
0004_Alarm_Keypad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008be4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002240  08008db4  08008db4  00009db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aff4  0800aff4  0000d074  2**0
                  CONTENTS
  4 .ARM          00000008  0800aff4  0800aff4  0000bff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800affc  0800affc  0000d074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800affc  0800affc  0000bffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b000  0800b000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b004  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005124  20000074  0800b078  0000d074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005198  0800b078  0000d198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ceac  00000000  00000000  0000d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d0e  00000000  00000000  00029f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001878  00000000  00000000  0002dc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001330  00000000  00000000  0002f4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002478f  00000000  00000000  00030808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001da6a  00000000  00000000  00054f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de6f2  00000000  00000000  00072a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001510f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d70  00000000  00000000  00151138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00157ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008d9c 	.word	0x08008d9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08008d9c 	.word	0x08008d9c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <Get_Key>:
*/

#include "Keypad4X4.h"
char key;
char Get_Key(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	int done=1;
 80005b6:	2301      	movs	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
	while(done)
 80005ba:	e19b      	b.n	80008f4 <Get_Key+0x344>
	{
	//COLUMN 3
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_SET);     // Pull the C0 HIGH
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005c2:	48b3      	ldr	r0, [pc, #716]	@ (8000890 <Get_Key+0x2e0>)
 80005c4:	f001 ffe2 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 80005c8:	2200      	movs	r2, #0
 80005ca:	2110      	movs	r1, #16
 80005cc:	48b0      	ldr	r0, [pc, #704]	@ (8000890 <Get_Key+0x2e0>)
 80005ce:	f001 ffdd 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 80005d2:	2200      	movs	r2, #0
 80005d4:	2120      	movs	r1, #32
 80005d6:	48ae      	ldr	r0, [pc, #696]	@ (8000890 <Get_Key+0x2e0>)
 80005d8:	f001 ffd8 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80005dc:	2200      	movs	r2, #0
 80005de:	2108      	movs	r1, #8
 80005e0:	48ab      	ldr	r0, [pc, #684]	@ (8000890 <Get_Key+0x2e0>)
 80005e2:	f001 ffd3 	bl	800258c <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80005e6:	2140      	movs	r1, #64	@ 0x40
 80005e8:	48a9      	ldr	r0, [pc, #676]	@ (8000890 <Get_Key+0x2e0>)
 80005ea:	f001 ffb7 	bl	800255c <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00b      	beq.n	800060c <Get_Key+0x5c>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 80005f4:	bf00      	nop
 80005f6:	2140      	movs	r1, #64	@ 0x40
 80005f8:	48a5      	ldr	r0, [pc, #660]	@ (8000890 <Get_Key+0x2e0>)
 80005fa:	f001 ffaf 	bl	800255c <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d1f8      	bne.n	80005f6 <Get_Key+0x46>
		key='1';
 8000604:	4ba3      	ldr	r3, [pc, #652]	@ (8000894 <Get_Key+0x2e4>)
 8000606:	2231      	movs	r2, #49	@ 0x31
 8000608:	701a      	strb	r2, [r3, #0]
		break;
 800060a:	e177      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 800060c:	2180      	movs	r1, #128	@ 0x80
 800060e:	48a2      	ldr	r0, [pc, #648]	@ (8000898 <Get_Key+0x2e8>)
 8000610:	f001 ffa4 	bl	800255c <HAL_GPIO_ReadPin>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d00b      	beq.n	8000632 <Get_Key+0x82>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 800061a:	bf00      	nop
 800061c:	2180      	movs	r1, #128	@ 0x80
 800061e:	489e      	ldr	r0, [pc, #632]	@ (8000898 <Get_Key+0x2e8>)
 8000620:	f001 ff9c 	bl	800255c <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d1f8      	bne.n	800061c <Get_Key+0x6c>
		key='4';
 800062a:	4b9a      	ldr	r3, [pc, #616]	@ (8000894 <Get_Key+0x2e4>)
 800062c:	2234      	movs	r2, #52	@ 0x34
 800062e:	701a      	strb	r2, [r3, #0]
		break;
 8000630:	e164      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 8000632:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000636:	4899      	ldr	r0, [pc, #612]	@ (800089c <Get_Key+0x2ec>)
 8000638:	f001 ff90 	bl	800255c <HAL_GPIO_ReadPin>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d00c      	beq.n	800065c <Get_Key+0xac>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 8000642:	bf00      	nop
 8000644:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000648:	4894      	ldr	r0, [pc, #592]	@ (800089c <Get_Key+0x2ec>)
 800064a:	f001 ff87 	bl	800255c <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d1f7      	bne.n	8000644 <Get_Key+0x94>
		key='7';
 8000654:	4b8f      	ldr	r3, [pc, #572]	@ (8000894 <Get_Key+0x2e4>)
 8000656:	2237      	movs	r2, #55	@ 0x37
 8000658:	701a      	strb	r2, [r3, #0]
		break;
 800065a:	e14f      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 800065c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000660:	488e      	ldr	r0, [pc, #568]	@ (800089c <Get_Key+0x2ec>)
 8000662:	f001 ff7b 	bl	800255c <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d00c      	beq.n	8000686 <Get_Key+0xd6>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 800066c:	bf00      	nop
 800066e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000672:	488a      	ldr	r0, [pc, #552]	@ (800089c <Get_Key+0x2ec>)
 8000674:	f001 ff72 	bl	800255c <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d1f7      	bne.n	800066e <Get_Key+0xbe>
		key='*';
 800067e:	4b85      	ldr	r3, [pc, #532]	@ (8000894 <Get_Key+0x2e4>)
 8000680:	222a      	movs	r2, #42	@ 0x2a
 8000682:	701a      	strb	r2, [r3, #0]
		break;
 8000684:	e13a      	b.n	80008fc <Get_Key+0x34c>
	}

	//COLUMN 2
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800068c:	4880      	ldr	r0, [pc, #512]	@ (8000890 <Get_Key+0x2e0>)
 800068e:	f001 ff7d 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_SET);     // Pull the C1 HIGH
 8000692:	2201      	movs	r2, #1
 8000694:	2110      	movs	r1, #16
 8000696:	487e      	ldr	r0, [pc, #504]	@ (8000890 <Get_Key+0x2e0>)
 8000698:	f001 ff78 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 800069c:	2200      	movs	r2, #0
 800069e:	2120      	movs	r1, #32
 80006a0:	487b      	ldr	r0, [pc, #492]	@ (8000890 <Get_Key+0x2e0>)
 80006a2:	f001 ff73 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80006a6:	2200      	movs	r2, #0
 80006a8:	2108      	movs	r1, #8
 80006aa:	4879      	ldr	r0, [pc, #484]	@ (8000890 <Get_Key+0x2e0>)
 80006ac:	f001 ff6e 	bl	800258c <HAL_GPIO_WritePin>
	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80006b0:	2140      	movs	r1, #64	@ 0x40
 80006b2:	4877      	ldr	r0, [pc, #476]	@ (8000890 <Get_Key+0x2e0>)
 80006b4:	f001 ff52 	bl	800255c <HAL_GPIO_ReadPin>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d00b      	beq.n	80006d6 <Get_Key+0x126>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 80006be:	bf00      	nop
 80006c0:	2140      	movs	r1, #64	@ 0x40
 80006c2:	4873      	ldr	r0, [pc, #460]	@ (8000890 <Get_Key+0x2e0>)
 80006c4:	f001 ff4a 	bl	800255c <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d1f8      	bne.n	80006c0 <Get_Key+0x110>
		key='2';
 80006ce:	4b71      	ldr	r3, [pc, #452]	@ (8000894 <Get_Key+0x2e4>)
 80006d0:	2232      	movs	r2, #50	@ 0x32
 80006d2:	701a      	strb	r2, [r3, #0]
		break;
 80006d4:	e112      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80006d6:	2180      	movs	r1, #128	@ 0x80
 80006d8:	486f      	ldr	r0, [pc, #444]	@ (8000898 <Get_Key+0x2e8>)
 80006da:	f001 ff3f 	bl	800255c <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00b      	beq.n	80006fc <Get_Key+0x14c>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80006e4:	bf00      	nop
 80006e6:	2180      	movs	r1, #128	@ 0x80
 80006e8:	486b      	ldr	r0, [pc, #428]	@ (8000898 <Get_Key+0x2e8>)
 80006ea:	f001 ff37 	bl	800255c <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d1f8      	bne.n	80006e6 <Get_Key+0x136>
		key='5';
 80006f4:	4b67      	ldr	r3, [pc, #412]	@ (8000894 <Get_Key+0x2e4>)
 80006f6:	2235      	movs	r2, #53	@ 0x35
 80006f8:	701a      	strb	r2, [r3, #0]
		break;
 80006fa:	e0ff      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80006fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000700:	4866      	ldr	r0, [pc, #408]	@ (800089c <Get_Key+0x2ec>)
 8000702:	f001 ff2b 	bl	800255c <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00c      	beq.n	8000726 <Get_Key+0x176>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 800070c:	bf00      	nop
 800070e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000712:	4862      	ldr	r0, [pc, #392]	@ (800089c <Get_Key+0x2ec>)
 8000714:	f001 ff22 	bl	800255c <HAL_GPIO_ReadPin>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d1f7      	bne.n	800070e <Get_Key+0x15e>
		key='8';
 800071e:	4b5d      	ldr	r3, [pc, #372]	@ (8000894 <Get_Key+0x2e4>)
 8000720:	2238      	movs	r2, #56	@ 0x38
 8000722:	701a      	strb	r2, [r3, #0]
		break;
 8000724:	e0ea      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 8000726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800072a:	485c      	ldr	r0, [pc, #368]	@ (800089c <Get_Key+0x2ec>)
 800072c:	f001 ff16 	bl	800255c <HAL_GPIO_ReadPin>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d00c      	beq.n	8000750 <Get_Key+0x1a0>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000736:	bf00      	nop
 8000738:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800073c:	4857      	ldr	r0, [pc, #348]	@ (800089c <Get_Key+0x2ec>)
 800073e:	f001 ff0d 	bl	800255c <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d1f7      	bne.n	8000738 <Get_Key+0x188>
		key='0';
 8000748:	4b52      	ldr	r3, [pc, #328]	@ (8000894 <Get_Key+0x2e4>)
 800074a:	2230      	movs	r2, #48	@ 0x30
 800074c:	701a      	strb	r2, [r3, #0]
		break;
 800074e:	e0d5      	b.n	80008fc <Get_Key+0x34c>
	}
	//COLUMN 1
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);  // Pull the C0 LOW  
 8000750:	2200      	movs	r2, #0
 8000752:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000756:	484e      	ldr	r0, [pc, #312]	@ (8000890 <Get_Key+0x2e0>)
 8000758:	f001 ff18 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);  // Pull the C1 LOW
 800075c:	2200      	movs	r2, #0
 800075e:	2110      	movs	r1, #16
 8000760:	484b      	ldr	r0, [pc, #300]	@ (8000890 <Get_Key+0x2e0>)
 8000762:	f001 ff13 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_SET);    // Pull the C2 HIGH
 8000766:	2201      	movs	r2, #1
 8000768:	2120      	movs	r1, #32
 800076a:	4849      	ldr	r0, [pc, #292]	@ (8000890 <Get_Key+0x2e0>)
 800076c:	f001 ff0e 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);  // Pull the C3 LOW
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	4846      	ldr	r0, [pc, #280]	@ (8000890 <Get_Key+0x2e0>)
 8000776:	f001 ff09 	bl	800258c <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4844      	ldr	r0, [pc, #272]	@ (8000890 <Get_Key+0x2e0>)
 800077e:	f001 feed 	bl	800255c <HAL_GPIO_ReadPin>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d00b      	beq.n	80007a0 <Get_Key+0x1f0>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000788:	bf00      	nop
 800078a:	2140      	movs	r1, #64	@ 0x40
 800078c:	4840      	ldr	r0, [pc, #256]	@ (8000890 <Get_Key+0x2e0>)
 800078e:	f001 fee5 	bl	800255c <HAL_GPIO_ReadPin>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1f8      	bne.n	800078a <Get_Key+0x1da>
		key='3';
 8000798:	4b3e      	ldr	r3, [pc, #248]	@ (8000894 <Get_Key+0x2e4>)
 800079a:	2233      	movs	r2, #51	@ 0x33
 800079c:	701a      	strb	r2, [r3, #0]
		break;
 800079e:	e0ad      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80007a0:	2180      	movs	r1, #128	@ 0x80
 80007a2:	483d      	ldr	r0, [pc, #244]	@ (8000898 <Get_Key+0x2e8>)
 80007a4:	f001 feda 	bl	800255c <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d00b      	beq.n	80007c6 <Get_Key+0x216>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80007ae:	bf00      	nop
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	4839      	ldr	r0, [pc, #228]	@ (8000898 <Get_Key+0x2e8>)
 80007b4:	f001 fed2 	bl	800255c <HAL_GPIO_ReadPin>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d1f8      	bne.n	80007b0 <Get_Key+0x200>
		key='6';
 80007be:	4b35      	ldr	r3, [pc, #212]	@ (8000894 <Get_Key+0x2e4>)
 80007c0:	2236      	movs	r2, #54	@ 0x36
 80007c2:	701a      	strb	r2, [r3, #0]
		break;
 80007c4:	e09a      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80007c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007ca:	4834      	ldr	r0, [pc, #208]	@ (800089c <Get_Key+0x2ec>)
 80007cc:	f001 fec6 	bl	800255c <HAL_GPIO_ReadPin>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d00c      	beq.n	80007f0 <Get_Key+0x240>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80007d6:	bf00      	nop
 80007d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007dc:	482f      	ldr	r0, [pc, #188]	@ (800089c <Get_Key+0x2ec>)
 80007de:	f001 febd 	bl	800255c <HAL_GPIO_ReadPin>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d1f7      	bne.n	80007d8 <Get_Key+0x228>
		key='9';
 80007e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <Get_Key+0x2e4>)
 80007ea:	2239      	movs	r2, #57	@ 0x39
 80007ec:	701a      	strb	r2, [r3, #0]
		break;
 80007ee:	e085      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80007f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f4:	4829      	ldr	r0, [pc, #164]	@ (800089c <Get_Key+0x2ec>)
 80007f6:	f001 feb1 	bl	800255c <HAL_GPIO_ReadPin>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d00c      	beq.n	800081a <Get_Key+0x26a>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000800:	bf00      	nop
 8000802:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000806:	4825      	ldr	r0, [pc, #148]	@ (800089c <Get_Key+0x2ec>)
 8000808:	f001 fea8 	bl	800255c <HAL_GPIO_ReadPin>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d1f7      	bne.n	8000802 <Get_Key+0x252>
		key='#';
 8000812:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <Get_Key+0x2e4>)
 8000814:	2223      	movs	r2, #35	@ 0x23
 8000816:	701a      	strb	r2, [r3, #0]
		break;
 8000818:	e070      	b.n	80008fc <Get_Key+0x34c>
	}
	//COLUMN 0
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000820:	481b      	ldr	r0, [pc, #108]	@ (8000890 <Get_Key+0x2e0>)
 8000822:	f001 feb3 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 8000826:	2200      	movs	r2, #0
 8000828:	2110      	movs	r1, #16
 800082a:	4819      	ldr	r0, [pc, #100]	@ (8000890 <Get_Key+0x2e0>)
 800082c:	f001 feae 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 8000830:	2200      	movs	r2, #0
 8000832:	2120      	movs	r1, #32
 8000834:	4816      	ldr	r0, [pc, #88]	@ (8000890 <Get_Key+0x2e0>)
 8000836:	f001 fea9 	bl	800258c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_SET);     // Pull the C3 HIGH
 800083a:	2201      	movs	r2, #1
 800083c:	2108      	movs	r1, #8
 800083e:	4814      	ldr	r0, [pc, #80]	@ (8000890 <Get_Key+0x2e0>)
 8000840:	f001 fea4 	bl	800258c <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 8000844:	2140      	movs	r1, #64	@ 0x40
 8000846:	4812      	ldr	r0, [pc, #72]	@ (8000890 <Get_Key+0x2e0>)
 8000848:	f001 fe88 	bl	800255c <HAL_GPIO_ReadPin>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00b      	beq.n	800086a <Get_Key+0x2ba>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000852:	bf00      	nop
 8000854:	2140      	movs	r1, #64	@ 0x40
 8000856:	480e      	ldr	r0, [pc, #56]	@ (8000890 <Get_Key+0x2e0>)
 8000858:	f001 fe80 	bl	800255c <HAL_GPIO_ReadPin>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1f8      	bne.n	8000854 <Get_Key+0x2a4>
		key='A';
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <Get_Key+0x2e4>)
 8000864:	2241      	movs	r2, #65	@ 0x41
 8000866:	701a      	strb	r2, [r3, #0]
		break;
 8000868:	e048      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 800086a:	2180      	movs	r1, #128	@ 0x80
 800086c:	480a      	ldr	r0, [pc, #40]	@ (8000898 <Get_Key+0x2e8>)
 800086e:	f001 fe75 	bl	800255c <HAL_GPIO_ReadPin>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d013      	beq.n	80008a0 <Get_Key+0x2f0>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 8000878:	bf00      	nop
 800087a:	2180      	movs	r1, #128	@ 0x80
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <Get_Key+0x2e8>)
 800087e:	f001 fe6d 	bl	800255c <HAL_GPIO_ReadPin>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d1f8      	bne.n	800087a <Get_Key+0x2ca>
		key='B';
 8000888:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <Get_Key+0x2e4>)
 800088a:	2242      	movs	r2, #66	@ 0x42
 800088c:	701a      	strb	r2, [r3, #0]
		break;
 800088e:	e035      	b.n	80008fc <Get_Key+0x34c>
 8000890:	40020400 	.word	0x40020400
 8000894:	20000090 	.word	0x20000090
 8000898:	40020800 	.word	0x40020800
 800089c:	40020000 	.word	0x40020000
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80008a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008a4:	481a      	ldr	r0, [pc, #104]	@ (8000910 <Get_Key+0x360>)
 80008a6:	f001 fe59 	bl	800255c <HAL_GPIO_ReadPin>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d00c      	beq.n	80008ca <Get_Key+0x31a>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80008b0:	bf00      	nop
 80008b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008b6:	4816      	ldr	r0, [pc, #88]	@ (8000910 <Get_Key+0x360>)
 80008b8:	f001 fe50 	bl	800255c <HAL_GPIO_ReadPin>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d1f7      	bne.n	80008b2 <Get_Key+0x302>
		key='C';
 80008c2:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <Get_Key+0x364>)
 80008c4:	2243      	movs	r2, #67	@ 0x43
 80008c6:	701a      	strb	r2, [r3, #0]
		break;
 80008c8:	e018      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80008ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ce:	4810      	ldr	r0, [pc, #64]	@ (8000910 <Get_Key+0x360>)
 80008d0:	f001 fe44 	bl	800255c <HAL_GPIO_ReadPin>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d00c      	beq.n	80008f4 <Get_Key+0x344>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 80008da:	bf00      	nop
 80008dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008e0:	480b      	ldr	r0, [pc, #44]	@ (8000910 <Get_Key+0x360>)
 80008e2:	f001 fe3b 	bl	800255c <HAL_GPIO_ReadPin>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1f7      	bne.n	80008dc <Get_Key+0x32c>
		key='D';
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <Get_Key+0x364>)
 80008ee:	2244      	movs	r2, #68	@ 0x44
 80008f0:	701a      	strb	r2, [r3, #0]
		break;
 80008f2:	e003      	b.n	80008fc <Get_Key+0x34c>
	while(done)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f47f ae60 	bne.w	80005bc <Get_Key+0xc>
	}
}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80008fc:	2120      	movs	r1, #32
 80008fe:	4804      	ldr	r0, [pc, #16]	@ (8000910 <Get_Key+0x360>)
 8000900:	f001 fe5d 	bl	80025be <HAL_GPIO_TogglePin>
	return(key);
 8000904:	4b03      	ldr	r3, [pc, #12]	@ (8000914 <Get_Key+0x364>)
 8000906:	781b      	ldrb	r3, [r3, #0]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40020000 	.word	0x40020000
 8000914:	20000090 	.word	0x20000090

08000918 <vTimerCallback>:
// Global flag to indicate the timer should be deleted
volatile uint8_t deleteTimerFlag = 0;
volatile uint8_t buzerFlag = 0;
volatile uint8_t sameCode = 1;
void vTimerCallback(TimerHandle_t xTimer)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

    secondes++;
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <vTimerCallback+0x48>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	b2db      	uxtb	r3, r3
 8000926:	3301      	adds	r3, #1
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4b0d      	ldr	r3, [pc, #52]	@ (8000960 <vTimerCallback+0x48>)
 800092c:	701a      	strb	r2, [r3, #0]

	// When 60 seconds have elapsed and the system is armed,
	// set the flag to indicate that the timer should be deleted.
	if (armed == 1 && secondes >= 60 && countcheck == 1)
 800092e:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <vTimerCallback+0x4c>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b01      	cmp	r3, #1
 8000934:	d10e      	bne.n	8000954 <vTimerCallback+0x3c>
 8000936:	4b0a      	ldr	r3, [pc, #40]	@ (8000960 <vTimerCallback+0x48>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b3b      	cmp	r3, #59	@ 0x3b
 800093e:	d909      	bls.n	8000954 <vTimerCallback+0x3c>
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <vTimerCallback+0x50>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d105      	bne.n	8000954 <vTimerCallback+0x3c>
	{

		deleteTimerFlag = 1;
 8000948:	4b08      	ldr	r3, [pc, #32]	@ (800096c <vTimerCallback+0x54>)
 800094a:	2201      	movs	r2, #1
 800094c:	701a      	strb	r2, [r3, #0]
		buzerFlag=1;
 800094e:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <vTimerCallback+0x58>)
 8000950:	2201      	movs	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
	}

}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	200001ec 	.word	0x200001ec
 8000964:	200001e5 	.word	0x200001e5
 8000968:	200001e8 	.word	0x200001e8
 800096c:	2000020c 	.word	0x2000020c
 8000970:	2000020d 	.word	0x2000020d

08000974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000978:	f001 fb14 	bl	8001fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097c:	f000 f86a 	bl	8000a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000980:	f000 fa06 	bl	8000d90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000984:	f000 f9da 	bl	8000d3c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000988:	f000 f8d2 	bl	8000b30 <MX_I2C1_Init>
  MX_TIM2_Init();
 800098c:	f000 f8fe 	bl	8000b8c <MX_TIM2_Init>
  MX_TIM12_Init();
 8000990:	f000 f972 	bl	8000c78 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8000994:	2104      	movs	r1, #4
 8000996:	4820      	ldr	r0, [pc, #128]	@ (8000a18 <main+0xa4>)
 8000998:	f003 fb2c 	bl	8003ff4 <HAL_TIM_PWM_Start>
	/* USER CODE BEGIN 2 */
	SSD1306_Init();
 800099c:	f000 fdd4 	bl	8001548 <SSD1306_Init>
	SSD1306_GotoXY(0, 0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	2000      	movs	r0, #0
 80009a4:	f000 ff3a 	bl	800181c <SSD1306_GotoXY>
	//SSD1306_Puts ("Voltage:", &Font_11x18, 1);
	SSD1306_Puts("Enter Code:", &Font_11x18, 1);
 80009a8:	2201      	movs	r2, #1
 80009aa:	491c      	ldr	r1, [pc, #112]	@ (8000a1c <main+0xa8>)
 80009ac:	481c      	ldr	r0, [pc, #112]	@ (8000a20 <main+0xac>)
 80009ae:	f000 ffc9 	bl	8001944 <SSD1306_Puts>
	SSD1306_GotoXY(0, 30);
 80009b2:	211e      	movs	r1, #30
 80009b4:	2000      	movs	r0, #0
 80009b6:	f000 ff31 	bl	800181c <SSD1306_GotoXY>
	SSD1306_UpdateScreen();
 80009ba:	f000 fe89 	bl	80016d0 <SSD1306_UpdateScreen>
	SSD1306_UpdateScreen();
 80009be:	f000 fe87 	bl	80016d0 <SSD1306_UpdateScreen>
	HAL_Delay(500);
 80009c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009c6:	f001 fb2f 	bl	8002028 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80009ca:	f004 fe79 	bl	80056c0 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of keypadTask */
  keypadTaskHandle = osThreadNew(StartKeypadTask, NULL, &keypadTask_attributes);
 80009ce:	4a15      	ldr	r2, [pc, #84]	@ (8000a24 <main+0xb0>)
 80009d0:	2100      	movs	r1, #0
 80009d2:	4815      	ldr	r0, [pc, #84]	@ (8000a28 <main+0xb4>)
 80009d4:	f004 febe 	bl	8005754 <osThreadNew>
 80009d8:	4603      	mov	r3, r0
 80009da:	4a14      	ldr	r2, [pc, #80]	@ (8000a2c <main+0xb8>)
 80009dc:	6013      	str	r3, [r2, #0]

  /* creation of oledTask */
  oledTaskHandle = osThreadNew(StartOledTask, NULL, &oledTask_attributes);
 80009de:	4a14      	ldr	r2, [pc, #80]	@ (8000a30 <main+0xbc>)
 80009e0:	2100      	movs	r1, #0
 80009e2:	4814      	ldr	r0, [pc, #80]	@ (8000a34 <main+0xc0>)
 80009e4:	f004 feb6 	bl	8005754 <osThreadNew>
 80009e8:	4603      	mov	r3, r0
 80009ea:	4a13      	ldr	r2, [pc, #76]	@ (8000a38 <main+0xc4>)
 80009ec:	6013      	str	r3, [r2, #0]

  /* creation of motionDetectTas */
  motionDetectTasHandle = osThreadNew(StartmotionDetectTask, NULL, &motionDetectTas_attributes);
 80009ee:	4a13      	ldr	r2, [pc, #76]	@ (8000a3c <main+0xc8>)
 80009f0:	2100      	movs	r1, #0
 80009f2:	4813      	ldr	r0, [pc, #76]	@ (8000a40 <main+0xcc>)
 80009f4:	f004 feae 	bl	8005754 <osThreadNew>
 80009f8:	4603      	mov	r3, r0
 80009fa:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <main+0xd0>)
 80009fc:	6013      	str	r3, [r2, #0]

  /* creation of TimerManagement */
  TimerManagementHandle = osThreadNew(StartTask04, NULL, &TimerManagement_attributes);
 80009fe:	4a12      	ldr	r2, [pc, #72]	@ (8000a48 <main+0xd4>)
 8000a00:	2100      	movs	r1, #0
 8000a02:	4812      	ldr	r0, [pc, #72]	@ (8000a4c <main+0xd8>)
 8000a04:	f004 fea6 	bl	8005754 <osThreadNew>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a11      	ldr	r2, [pc, #68]	@ (8000a50 <main+0xdc>)
 8000a0c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a0e:	f004 fe7b 	bl	8005708 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000a12:	bf00      	nop
 8000a14:	e7fd      	b.n	8000a12 <main+0x9e>
 8000a16:	bf00      	nop
 8000a18:	20000130 	.word	0x20000130
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	08008dec 	.word	0x08008dec
 8000a24:	0800af18 	.word	0x0800af18
 8000a28:	08000f55 	.word	0x08000f55
 8000a2c:	200001c0 	.word	0x200001c0
 8000a30:	0800af3c 	.word	0x0800af3c
 8000a34:	0800119d 	.word	0x0800119d
 8000a38:	200001c4 	.word	0x200001c4
 8000a3c:	0800af60 	.word	0x0800af60
 8000a40:	080013a9 	.word	0x080013a9
 8000a44:	200001c8 	.word	0x200001c8
 8000a48:	0800af84 	.word	0x0800af84
 8000a4c:	08001439 	.word	0x08001439
 8000a50:	200001cc 	.word	0x200001cc

08000a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b094      	sub	sp, #80	@ 0x50
 8000a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	2234      	movs	r2, #52	@ 0x34
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f007 fcc4 	bl	80083f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a68:	f107 0308 	add.w	r3, r7, #8
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a78:	2300      	movs	r3, #0
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a80:	4a29      	ldr	r2, [pc, #164]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a88:	4b27      	ldr	r3, [pc, #156]	@ (8000b28 <SystemClock_Config+0xd4>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a94:	2300      	movs	r3, #0
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	4b24      	ldr	r3, [pc, #144]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000aa0:	4a22      	ldr	r2, [pc, #136]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000aa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <SystemClock_Config+0xd8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000abc:	2310      	movs	r3, #16
 8000abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ac8:	2310      	movs	r3, #16
 8000aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000acc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ad0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ada:	2302      	movs	r3, #2
 8000adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f002 fece 	bl	8003884 <HAL_RCC_OscConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000aee:	f000 fd25 	bl	800153c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af6:	2302      	movs	r3, #2
 8000af8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	2102      	movs	r1, #2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f002 fb3c 	bl	800318c <HAL_RCC_ClockConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b1a:	f000 fd0f 	bl	800153c <Error_Handler>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	3750      	adds	r7, #80	@ 0x50
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40007000 	.word	0x40007000

08000b30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b36:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <MX_I2C1_Init+0x54>)
 8000b38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b3c:	4a12      	ldr	r2, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x58>)
 8000b3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b52:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <MX_I2C1_Init+0x50>)
 8000b6e:	f001 fd41 	bl	80025f4 <HAL_I2C_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b78:	f000 fce0 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000094 	.word	0x20000094
 8000b84:	40005400 	.word	0x40005400
 8000b88:	00061a80 	.word	0x00061a80

08000b8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08e      	sub	sp, #56	@ 0x38
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ba0:	f107 0320 	add.w	r3, r7, #32
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
 8000bb8:	615a      	str	r2, [r3, #20]
 8000bba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000bbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8000bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000bc6:	22c7      	movs	r2, #199	@ 0xc7
 8000bc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bca:	4b2a      	ldr	r3, [pc, #168]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8000bd0:	4b28      	ldr	r3, [pc, #160]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000bd2:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000bd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd8:	4b26      	ldr	r3, [pc, #152]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bde:	4b25      	ldr	r3, [pc, #148]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000be4:	4823      	ldr	r0, [pc, #140]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000be6:	f003 f8eb 	bl	8003dc0 <HAL_TIM_Base_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000bf0:	f000 fca4 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000bfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bfe:	4619      	mov	r1, r3
 8000c00:	481c      	ldr	r0, [pc, #112]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000c02:	f003 fc71 	bl	80044e8 <HAL_TIM_ConfigClockSource>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000c0c:	f000 fc96 	bl	800153c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c10:	4818      	ldr	r0, [pc, #96]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000c12:	f003 f995 	bl	8003f40 <HAL_TIM_PWM_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000c1c:	f000 fc8e 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c24:	2300      	movs	r3, #0
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c28:	f107 0320 	add.w	r3, r7, #32
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4811      	ldr	r0, [pc, #68]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000c30:	f004 f866 	bl	8004d00 <HAL_TIMEx_MasterConfigSynchronization>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000c3a:	f000 fc7f 	bl	800153c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c3e:	2360      	movs	r3, #96	@ 0x60
 8000c40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	2200      	movs	r2, #0
 8000c52:	4619      	mov	r1, r3
 8000c54:	4807      	ldr	r0, [pc, #28]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000c56:	f003 fb85 	bl	8004364 <HAL_TIM_PWM_ConfigChannel>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000c60:	f000 fc6c 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c64:	4803      	ldr	r0, [pc, #12]	@ (8000c74 <MX_TIM2_Init+0xe8>)
 8000c66:	f000 ffdf 	bl	8001c28 <HAL_TIM_MspPostInit>

}
 8000c6a:	bf00      	nop
 8000c6c:	3738      	adds	r7, #56	@ 0x38
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200000e8 	.word	0x200000e8

08000c78 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08c      	sub	sp, #48	@ 0x30
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7e:	f107 0320 	add.w	r3, r7, #32
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
 8000c9a:	615a      	str	r2, [r3, #20]
 8000c9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000c9e:	4b25      	ldr	r3, [pc, #148]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000ca0:	4a25      	ldr	r2, [pc, #148]	@ (8000d38 <MX_TIM12_Init+0xc0>)
 8000ca2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 180-1;
 8000ca4:	4b23      	ldr	r3, [pc, #140]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000ca6:	22b3      	movs	r2, #179	@ 0xb3
 8000ca8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000caa:	4b22      	ldr	r3, [pc, #136]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8000cb0:	4b20      	ldr	r3, [pc, #128]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cb6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8000cc4:	481b      	ldr	r0, [pc, #108]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cc6:	f003 f87b 	bl	8003dc0 <HAL_TIM_Base_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8000cd0:	f000 fc34 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8000cda:	f107 0320 	add.w	r3, r7, #32
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4814      	ldr	r0, [pc, #80]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000ce2:	f003 fc01 	bl	80044e8 <HAL_TIM_ConfigClockSource>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8000cec:	f000 fc26 	bl	800153c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8000cf0:	4810      	ldr	r0, [pc, #64]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000cf2:	f003 f925 	bl	8003f40 <HAL_TIM_PWM_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8000cfc:	f000 fc1e 	bl	800153c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d00:	2360      	movs	r3, #96	@ 0x60
 8000d02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2204      	movs	r2, #4
 8000d14:	4619      	mov	r1, r3
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000d18:	f003 fb24 	bl	8004364 <HAL_TIM_PWM_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8000d22:	f000 fc0b 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000d26:	4803      	ldr	r0, [pc, #12]	@ (8000d34 <MX_TIM12_Init+0xbc>)
 8000d28:	f000 ff7e 	bl	8001c28 <HAL_TIM_MspPostInit>

}
 8000d2c:	bf00      	nop
 8000d2e:	3730      	adds	r7, #48	@ 0x30
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000130 	.word	0x20000130
 8000d38:	40001800 	.word	0x40001800

08000d3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d42:	4a12      	ldr	r2, [pc, #72]	@ (8000d8c <MX_USART2_UART_Init+0x50>)
 8000d44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000d46:	4b10      	ldr	r3, [pc, #64]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d48:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d60:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d62:	220c      	movs	r2, #12
 8000d64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d72:	4805      	ldr	r0, [pc, #20]	@ (8000d88 <MX_USART2_UART_Init+0x4c>)
 8000d74:	f004 f854 	bl	8004e20 <HAL_UART_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d7e:	f000 fbdd 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000178 	.word	0x20000178
 8000d8c:	40004400 	.word	0x40004400

08000d90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
 8000da4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	613b      	str	r3, [r7, #16]
 8000daa:	4b58      	ldr	r3, [pc, #352]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a57      	ldr	r2, [pc, #348]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b55      	ldr	r3, [pc, #340]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	4b51      	ldr	r3, [pc, #324]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a50      	ldr	r2, [pc, #320]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b4e      	ldr	r3, [pc, #312]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	4b4a      	ldr	r3, [pc, #296]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a49      	ldr	r2, [pc, #292]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b47      	ldr	r3, [pc, #284]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	4b43      	ldr	r3, [pc, #268]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a42      	ldr	r2, [pc, #264]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b40      	ldr	r3, [pc, #256]	@ (8000f0c <MX_GPIO_Init+0x17c>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000e16:	2200      	movs	r2, #0
 8000e18:	21f2      	movs	r1, #242	@ 0xf2
 8000e1a:	483d      	ldr	r0, [pc, #244]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e1c:	f001 fbb6 	bl	800258c <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KC0_Pin|KC3_Pin|KC1_Pin|KC2_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 8000e26:	483b      	ldr	r0, [pc, #236]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000e28:	f001 fbb0 	bl	800258c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8000e2c:	f240 4301 	movw	r3, #1025	@ 0x401
 8000e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e32:	2300      	movs	r3, #0
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4833      	ldr	r0, [pc, #204]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e42:	f001 f9f7 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e46:	2302      	movs	r3, #2
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	482c      	ldr	r0, [pc, #176]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e5e:	f001 f9e9 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8000e62:	23d0      	movs	r3, #208	@ 0xd0
 8000e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	2301      	movs	r3, #1
 8000e68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4619      	mov	r1, r3
 8000e78:	4825      	ldr	r0, [pc, #148]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e7a:	f001 f9db 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e7e:	2320      	movs	r3, #32
 8000e80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e82:	2301      	movs	r3, #1
 8000e84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8e:	f107 0314 	add.w	r3, r7, #20
 8000e92:	4619      	mov	r1, r3
 8000e94:	481e      	ldr	r0, [pc, #120]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000e96:	f001 f9cd 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pins : KC0_Pin KC3_Pin KC1_Pin KC2_Pin */
  GPIO_InitStruct.Pin = KC0_Pin|KC3_Pin|KC1_Pin|KC2_Pin;
 8000e9a:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4818      	ldr	r0, [pc, #96]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000eb4:	f001 f9be 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR1_Pin */
  GPIO_InitStruct.Pin = KR1_Pin;
 8000eb8:	2380      	movs	r3, #128	@ 0x80
 8000eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR1_GPIO_Port, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4813      	ldr	r0, [pc, #76]	@ (8000f18 <MX_GPIO_Init+0x188>)
 8000ecc:	f001 f9b2 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pins : KR3_Pin KR2_Pin */
  GPIO_InitStruct.Pin = KR3_Pin|KR2_Pin;
 8000ed0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000eda:	2302      	movs	r3, #2
 8000edc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480a      	ldr	r0, [pc, #40]	@ (8000f10 <MX_GPIO_Init+0x180>)
 8000ee6:	f001 f9a5 	bl	8002234 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR0_Pin */
  GPIO_InitStruct.Pin = KR0_Pin;
 8000eea:	2340      	movs	r3, #64	@ 0x40
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR0_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <MX_GPIO_Init+0x184>)
 8000efe:	f001 f999 	bl	8002234 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	40020000 	.word	0x40020000
 8000f14:	40020400 	.word	0x40020400
 8000f18:	40020800 	.word	0x40020800

08000f1c <setNStars>:

/* USER CODE BEGIN 4 */
void setNStars(char *str, int n) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < n; i++) {
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	e007      	b.n	8000f3c <setNStars+0x20>
		str[i] = '*';
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	222a      	movs	r2, #42	@ 0x2a
 8000f34:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < n; i++) {
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	dbf3      	blt.n	8000f2c <setNStars+0x10>
	}
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <StartKeypadTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartKeypadTask */
void StartKeypadTask(void *argument)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b087      	sub	sp, #28
 8000f58:	af02      	add	r7, sp, #8
 8000f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		/* D10 to D7 as input pins for row 0 to row 3. D6 to D3 as output for column pins C1 to C3*/
		key = Get_Key();
 8000f5c:	f7ff fb28 	bl	80005b0 <Get_Key>
 8000f60:	4603      	mov	r3, r0
 8000f62:	461a      	mov	r2, r3
 8000f64:	4b78      	ldr	r3, [pc, #480]	@ (8001148 <StartKeypadTask+0x1f4>)
 8000f66:	701a      	strb	r2, [r3, #0]
		sprintf(hold, "%c", key);
 8000f68:	4b77      	ldr	r3, [pc, #476]	@ (8001148 <StartKeypadTask+0x1f4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4977      	ldr	r1, [pc, #476]	@ (800114c <StartKeypadTask+0x1f8>)
 8000f70:	4877      	ldr	r0, [pc, #476]	@ (8001150 <StartKeypadTask+0x1fc>)
 8000f72:	f007 fa1d 	bl	80083b0 <siprintf>
		code[codeIndex] = key;
 8000f76:	4b77      	ldr	r3, [pc, #476]	@ (8001154 <StartKeypadTask+0x200>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b72      	ldr	r3, [pc, #456]	@ (8001148 <StartKeypadTask+0x1f4>)
 8000f7e:	7819      	ldrb	r1, [r3, #0]
 8000f80:	4b75      	ldr	r3, [pc, #468]	@ (8001158 <StartKeypadTask+0x204>)
 8000f82:	5499      	strb	r1, [r3, r2]

		// Save the code if the config mode is activated
		if (configMode == 1 && codeIndex > 4) {
 8000f84:	4b75      	ldr	r3, [pc, #468]	@ (800115c <StartKeypadTask+0x208>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d12a      	bne.n	8000fe2 <StartKeypadTask+0x8e>
 8000f8c:	4b71      	ldr	r3, [pc, #452]	@ (8001154 <StartKeypadTask+0x200>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d926      	bls.n	8000fe2 <StartKeypadTask+0x8e>
			configMode = 0;
 8000f94:	4b71      	ldr	r3, [pc, #452]	@ (800115c <StartKeypadTask+0x208>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < strlen(code); i++) {
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	e00b      	b.n	8000fb8 <StartKeypadTask+0x64>
				savedCode[i] = code[i];
 8000fa0:	4a6d      	ldr	r2, [pc, #436]	@ (8001158 <StartKeypadTask+0x204>)
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	7819      	ldrb	r1, [r3, #0]
 8000fa8:	4a6d      	ldr	r2, [pc, #436]	@ (8001160 <StartKeypadTask+0x20c>)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	460a      	mov	r2, r1
 8000fb0:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < strlen(code); i++) {
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	4867      	ldr	r0, [pc, #412]	@ (8001158 <StartKeypadTask+0x204>)
 8000fba:	f7ff f929 	bl	8000210 <strlen>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d8ec      	bhi.n	8000fa0 <StartKeypadTask+0x4c>
			}
			codeIndex = 0;
 8000fc6:	4b63      	ldr	r3, [pc, #396]	@ (8001154 <StartKeypadTask+0x200>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2140      	movs	r1, #64	@ 0x40
 8000fd0:	4864      	ldr	r0, [pc, #400]	@ (8001164 <StartKeypadTask+0x210>)
 8000fd2:	f001 fadb 	bl	800258c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2180      	movs	r1, #128	@ 0x80
 8000fda:	4862      	ldr	r0, [pc, #392]	@ (8001164 <StartKeypadTask+0x210>)
 8000fdc:	f001 fad6 	bl	800258c <HAL_GPIO_WritePin>
 8000fe0:	e0a3      	b.n	800112a <StartKeypadTask+0x1d6>
		} else if (configMode == 0 && codeIndex > 4) {
 8000fe2:	4b5e      	ldr	r3, [pc, #376]	@ (800115c <StartKeypadTask+0x208>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f040 8099 	bne.w	800111e <StartKeypadTask+0x1ca>
 8000fec:	4b59      	ldr	r3, [pc, #356]	@ (8001154 <StartKeypadTask+0x200>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	f240 8094 	bls.w	800111e <StartKeypadTask+0x1ca>

			for (int i = 0; i < strlen(code); i++) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	e00f      	b.n	800101c <StartKeypadTask+0xc8>
				// Verify if the code corresponds to the saved code
				if (code[i] != savedCode[i]) {
 8000ffc:	4a56      	ldr	r2, [pc, #344]	@ (8001158 <StartKeypadTask+0x204>)
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	4413      	add	r3, r2
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4956      	ldr	r1, [pc, #344]	@ (8001160 <StartKeypadTask+0x20c>)
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	440b      	add	r3, r1
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	d002      	beq.n	8001016 <StartKeypadTask+0xc2>
					sameCode = 0;
 8001010:	4b55      	ldr	r3, [pc, #340]	@ (8001168 <StartKeypadTask+0x214>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < strlen(code); i++) {
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	3301      	adds	r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	484e      	ldr	r0, [pc, #312]	@ (8001158 <StartKeypadTask+0x204>)
 800101e:	f7ff f8f7 	bl	8000210 <strlen>
 8001022:	4602      	mov	r2, r0
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	429a      	cmp	r2, r3
 8001028:	d8e8      	bhi.n	8000ffc <StartKeypadTask+0xa8>
				}
			}
			// If the entered code matches arm or disarm
			if (sameCode == 1) {
 800102a:	4b4f      	ldr	r3, [pc, #316]	@ (8001168 <StartKeypadTask+0x214>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b01      	cmp	r3, #1
 8001032:	d170      	bne.n	8001116 <StartKeypadTask+0x1c2>
				if (armed == 1) {
 8001034:	4b4d      	ldr	r3, [pc, #308]	@ (800116c <StartKeypadTask+0x218>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d123      	bne.n	8001084 <StartKeypadTask+0x130>
					//Flags
					armed = 0;
 800103c:	4b4b      	ldr	r3, [pc, #300]	@ (800116c <StartKeypadTask+0x218>)
 800103e:	2200      	movs	r2, #0
 8001040:	701a      	strb	r2, [r3, #0]
					countcheck = 0;
 8001042:	4b4b      	ldr	r3, [pc, #300]	@ (8001170 <StartKeypadTask+0x21c>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
					buzerFlag = 0;
 8001048:	4b4a      	ldr	r3, [pc, #296]	@ (8001174 <StartKeypadTask+0x220>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]

					// change flag to delete the timer if exist
					if(xTimer != NULL){
 800104e:	4b4a      	ldr	r3, [pc, #296]	@ (8001178 <StartKeypadTask+0x224>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d002      	beq.n	800105c <StartKeypadTask+0x108>
						deleteTimerFlag = 1;
 8001056:	4b49      	ldr	r3, [pc, #292]	@ (800117c <StartKeypadTask+0x228>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
					}

					//Led management
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET); // Green led
 800105c:	2201      	movs	r2, #1
 800105e:	2140      	movs	r1, #64	@ 0x40
 8001060:	4840      	ldr	r0, [pc, #256]	@ (8001164 <StartKeypadTask+0x210>)
 8001062:	f001 fa93 	bl	800258c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //Red led
 8001066:	2200      	movs	r2, #0
 8001068:	2180      	movs	r1, #128	@ 0x80
 800106a:	483e      	ldr	r0, [pc, #248]	@ (8001164 <StartKeypadTask+0x210>)
 800106c:	f001 fa8e 	bl	800258c <HAL_GPIO_WritePin>

					//open the door
					__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_2, 750);
 8001070:	4b43      	ldr	r3, [pc, #268]	@ (8001180 <StartKeypadTask+0x22c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001078:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(1000);
 800107a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800107e:	f000 ffd3 	bl	8002028 <HAL_Delay>
 8001082:	e048      	b.n	8001116 <StartKeypadTask+0x1c2>
				} else {
					armed = 1;
 8001084:	4b39      	ldr	r3, [pc, #228]	@ (800116c <StartKeypadTask+0x218>)
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
					// Launch Timer
					if(countcheck == 0){
 800108a:	4b39      	ldr	r3, [pc, #228]	@ (8001170 <StartKeypadTask+0x21c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d12f      	bne.n	80010f2 <StartKeypadTask+0x19e>
						xTimer = xTimerCreate("Timer1Sec", pdMS_TO_TICKS(1000), pdTRUE, (void *)0, vTimerCallback);
 8001092:	4b3c      	ldr	r3, [pc, #240]	@ (8001184 <StartKeypadTask+0x230>)
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2300      	movs	r3, #0
 8001098:	2201      	movs	r2, #1
 800109a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800109e:	483a      	ldr	r0, [pc, #232]	@ (8001188 <StartKeypadTask+0x234>)
 80010a0:	f006 f96c 	bl	800737c <xTimerCreate>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4a34      	ldr	r2, [pc, #208]	@ (8001178 <StartKeypadTask+0x224>)
 80010a8:	6013      	str	r3, [r2, #0]
						  if (xTimer == NULL)
 80010aa:	4b33      	ldr	r3, [pc, #204]	@ (8001178 <StartKeypadTask+0x224>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d110      	bne.n	80010d4 <StartKeypadTask+0x180>
						  {
								  sprintf(msg, "%s \r\n","Erreur Timer");
 80010b2:	4a36      	ldr	r2, [pc, #216]	@ (800118c <StartKeypadTask+0x238>)
 80010b4:	4936      	ldr	r1, [pc, #216]	@ (8001190 <StartKeypadTask+0x23c>)
 80010b6:	4837      	ldr	r0, [pc, #220]	@ (8001194 <StartKeypadTask+0x240>)
 80010b8:	f007 f97a 	bl	80083b0 <siprintf>
								  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80010bc:	4835      	ldr	r0, [pc, #212]	@ (8001194 <StartKeypadTask+0x240>)
 80010be:	f7ff f8a7 	bl	8000210 <strlen>
 80010c2:	4603      	mov	r3, r0
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	4932      	ldr	r1, [pc, #200]	@ (8001194 <StartKeypadTask+0x240>)
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <StartKeypadTask+0x244>)
 80010ce:	f003 fef7 	bl	8004ec0 <HAL_UART_Transmit>
 80010d2:	e00e      	b.n	80010f2 <StartKeypadTask+0x19e>
						  }else{
							xTimerStart(xTimer, 0);
 80010d4:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <StartKeypadTask+0x224>)
 80010d6:	681c      	ldr	r4, [r3, #0]
 80010d8:	f005 fcdc 	bl	8006a94 <xTaskGetTickCount>
 80010dc:	4602      	mov	r2, r0
 80010de:	2300      	movs	r3, #0
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2300      	movs	r3, #0
 80010e4:	2101      	movs	r1, #1
 80010e6:	4620      	mov	r0, r4
 80010e8:	f006 f9a6 	bl	8007438 <xTimerGenericCommand>
							countcheck =1;
 80010ec:	4b20      	ldr	r3, [pc, #128]	@ (8001170 <StartKeypadTask+0x21c>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	601a      	str	r2, [r3, #0]
						}
					}

					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	2180      	movs	r1, #128	@ 0x80
 80010f6:	481b      	ldr	r0, [pc, #108]	@ (8001164 <StartKeypadTask+0x210>)
 80010f8:	f001 fa48 	bl	800258c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2140      	movs	r1, #64	@ 0x40
 8001100:	4818      	ldr	r0, [pc, #96]	@ (8001164 <StartKeypadTask+0x210>)
 8001102:	f001 fa43 	bl	800258c <HAL_GPIO_WritePin>
					//locking door
					__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_2, 250);
 8001106:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <StartKeypadTask+0x22c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	22fa      	movs	r2, #250	@ 0xfa
 800110c:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(1000);
 800110e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001112:	f000 ff89 	bl	8002028 <HAL_Delay>

				}
			}
			codeIndex = 0;
 8001116:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <StartKeypadTask+0x200>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	e005      	b.n	800112a <StartKeypadTask+0x1d6>
		} else {
			codeIndex = codeIndex + 1;
 800111e:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <StartKeypadTask+0x200>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	3301      	adds	r3, #1
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4b0b      	ldr	r3, [pc, #44]	@ (8001154 <StartKeypadTask+0x200>)
 8001128:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Transmit(&huart2, (uint8_t*) hold, strlen(hold), 100);
 800112a:	4809      	ldr	r0, [pc, #36]	@ (8001150 <StartKeypadTask+0x1fc>)
 800112c:	f7ff f870 	bl	8000210 <strlen>
 8001130:	4603      	mov	r3, r0
 8001132:	b29a      	uxth	r2, r3
 8001134:	2364      	movs	r3, #100	@ 0x64
 8001136:	4906      	ldr	r1, [pc, #24]	@ (8001150 <StartKeypadTask+0x1fc>)
 8001138:	4817      	ldr	r0, [pc, #92]	@ (8001198 <StartKeypadTask+0x244>)
 800113a:	f003 fec1 	bl	8004ec0 <HAL_UART_Transmit>
		HAL_Delay(500);
 800113e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001142:	f000 ff71 	bl	8002028 <HAL_Delay>
		key = Get_Key();
 8001146:	e709      	b.n	8000f5c <StartKeypadTask+0x8>
 8001148:	20000090 	.word	0x20000090
 800114c:	08008df8 	.word	0x08008df8
 8001150:	200001d0 	.word	0x200001d0
 8001154:	200001e4 	.word	0x200001e4
 8001158:	200001d4 	.word	0x200001d4
 800115c:	20000010 	.word	0x20000010
 8001160:	200001dc 	.word	0x200001dc
 8001164:	40020000 	.word	0x40020000
 8001168:	20000011 	.word	0x20000011
 800116c:	200001e5 	.word	0x200001e5
 8001170:	200001e8 	.word	0x200001e8
 8001174:	2000020d 	.word	0x2000020d
 8001178:	200001f0 	.word	0x200001f0
 800117c:	2000020c 	.word	0x2000020c
 8001180:	20000130 	.word	0x20000130
 8001184:	08000919 	.word	0x08000919
 8001188:	08008dfc 	.word	0x08008dfc
 800118c:	08008e08 	.word	0x08008e08
 8001190:	08008e18 	.word	0x08008e18
 8001194:	200001f4 	.word	0x200001f4
 8001198:	20000178 	.word	0x20000178

0800119c <StartOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartOledTask */
void StartOledTask(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b092      	sub	sp, #72	@ 0x48
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOledTask */
	/* Infinite loop */

	for (;;) {
		if (codeIndex > 0) {
 80011a4:	4b74      	ldr	r3, [pc, #464]	@ (8001378 <StartOledTask+0x1dc>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d03a      	beq.n	8001222 <StartOledTask+0x86>
			if (codeIndex == 1) {
 80011ac:	4b72      	ldr	r3, [pc, #456]	@ (8001378 <StartOledTask+0x1dc>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d10a      	bne.n	80011ca <StartOledTask+0x2e>
				SSD1306_GotoXY(0, 30);
 80011b4:	211e      	movs	r1, #30
 80011b6:	2000      	movs	r0, #0
 80011b8:	f000 fb30 	bl	800181c <SSD1306_GotoXY>
				SSD1306_UpdateScreen();
 80011bc:	f000 fa88 	bl	80016d0 <SSD1306_UpdateScreen>
				SSD1306_Puts("           ", &Font_16x26, 1);
 80011c0:	2201      	movs	r2, #1
 80011c2:	496e      	ldr	r1, [pc, #440]	@ (800137c <StartOledTask+0x1e0>)
 80011c4:	486e      	ldr	r0, [pc, #440]	@ (8001380 <StartOledTask+0x1e4>)
 80011c6:	f000 fbbd 	bl	8001944 <SSD1306_Puts>
			}
			char str[20] = "";
 80011ca:	2300      	movs	r3, #0
 80011cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80011ce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
			char str2[8] = "";
 80011dc:	2300      	movs	r3, #0
 80011de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011e0:	2300      	movs	r3, #0
 80011e2:	633b      	str	r3, [r7, #48]	@ 0x30
			setNStars(str2, codeIndex);
 80011e4:	4b64      	ldr	r3, [pc, #400]	@ (8001378 <StartOledTask+0x1dc>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	461a      	mov	r2, r3
 80011ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011ee:	4611      	mov	r1, r2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff fe93 	bl	8000f1c <setNStars>
			snprintf(str, sizeof(str2), str2);
 80011f6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80011fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011fe:	2108      	movs	r1, #8
 8001200:	4618      	mov	r0, r3
 8001202:	f007 f8a1 	bl	8008348 <sniprintf>
			SSD1306_GotoXY(0, 30);
 8001206:	211e      	movs	r1, #30
 8001208:	2000      	movs	r0, #0
 800120a:	f000 fb07 	bl	800181c <SSD1306_GotoXY>
			SSD1306_UpdateScreen();
 800120e:	f000 fa5f 	bl	80016d0 <SSD1306_UpdateScreen>
			SSD1306_Puts(str2, &Font_16x26, 1);
 8001212:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001216:	2201      	movs	r2, #1
 8001218:	4958      	ldr	r1, [pc, #352]	@ (800137c <StartOledTask+0x1e0>)
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fb92 	bl	8001944 <SSD1306_Puts>
 8001220:	e0a4      	b.n	800136c <StartOledTask+0x1d0>
		} else if (configMode == 0) {
 8001222:	4b58      	ldr	r3, [pc, #352]	@ (8001384 <StartOledTask+0x1e8>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	f040 80a0 	bne.w	800136c <StartOledTask+0x1d0>
			char str[10] = "";
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
 8001230:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	809a      	strh	r2, [r3, #4]
			if (armed == 1) {
 800123a:	4b53      	ldr	r3, [pc, #332]	@ (8001388 <StartOledTask+0x1ec>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d16d      	bne.n	800131e <StartOledTask+0x182>
				char msg[20] = "";
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	f107 0310 	add.w	r3, r7, #16
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
				// Show the timer update on the screen
				if(secondes > 0){
 8001254:	4b4d      	ldr	r3, [pc, #308]	@ (800138c <StartOledTask+0x1f0>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d01d      	beq.n	800129a <StartOledTask+0xfe>
				    snprintf(msg, sizeof(msg), "%d", 60 - (int)secondes);
 800125e:	4b4b      	ldr	r3, [pc, #300]	@ (800138c <StartOledTask+0x1f0>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f1c3 033c 	rsb	r3, r3, #60	@ 0x3c
 8001268:	f107 000c 	add.w	r0, r7, #12
 800126c:	4a48      	ldr	r2, [pc, #288]	@ (8001390 <StartOledTask+0x1f4>)
 800126e:	2114      	movs	r1, #20
 8001270:	f007 f86a 	bl	8008348 <sniprintf>
				    SSD1306_Clear();
 8001274:	f000 fb8b 	bl	800198e <SSD1306_Clear>
					// Set cursor position
					SSD1306_GotoXY(0, 30);
 8001278:	211e      	movs	r1, #30
 800127a:	2000      	movs	r0, #0
 800127c:	f000 face 	bl	800181c <SSD1306_GotoXY>
					// Write the counter on the display
					SSD1306_Puts(msg, &Font_11x18, 1);
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	2201      	movs	r2, #1
 8001286:	4943      	ldr	r1, [pc, #268]	@ (8001394 <StartOledTask+0x1f8>)
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fb5b 	bl	8001944 <SSD1306_Puts>
					// Refresh the screen to show the update
					SSD1306_UpdateScreen();
 800128e:	f000 fa1f 	bl	80016d0 <SSD1306_UpdateScreen>
					// Wait for 1 second before next count
					osDelay(1000);}
 8001292:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001296:	f004 faef 	bl	8005878 <osDelay>
				//Just to make sure that will display Armed after the timer is delete since when it's happen the secondes variable goes to 0
					if(secondes == 0){
 800129a:	4b3c      	ldr	r3, [pc, #240]	@ (800138c <StartOledTask+0x1f0>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d156      	bne.n	8001352 <StartOledTask+0x1b6>
						if(sameCode == 0){
 80012a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001398 <StartOledTask+0x1fc>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d11c      	bne.n	80012e8 <StartOledTask+0x14c>
							snprintf(str, sizeof(str), "Incorrect");
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	4a3a      	ldr	r2, [pc, #232]	@ (800139c <StartOledTask+0x200>)
 80012b4:	210a      	movs	r1, #10
 80012b6:	4618      	mov	r0, r3
 80012b8:	f007 f846 	bl	8008348 <sniprintf>
							// Clear previous
							SSD1306_Clear();
 80012bc:	f000 fb67 	bl	800198e <SSD1306_Clear>
							// Set cursor position
							SSD1306_GotoXY(0, 30);
 80012c0:	211e      	movs	r1, #30
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 faaa 	bl	800181c <SSD1306_GotoXY>
							// Write the counter on the display
							SSD1306_Puts(str, &Font_11x18, 1);
 80012c8:	f107 0320 	add.w	r3, r7, #32
 80012cc:	2201      	movs	r2, #1
 80012ce:	4931      	ldr	r1, [pc, #196]	@ (8001394 <StartOledTask+0x1f8>)
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fb37 	bl	8001944 <SSD1306_Puts>
							// Refresh the screen to show the update
							SSD1306_UpdateScreen();
 80012d6:	f000 f9fb 	bl	80016d0 <SSD1306_UpdateScreen>
							// Wait for 1 second before next count
							osDelay(1000);
 80012da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012de:	f004 facb 	bl	8005878 <osDelay>
							sameCode = 1;
 80012e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001398 <StartOledTask+0x1fc>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
						}
						snprintf(str, sizeof(str), "ARMED");
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	4a2c      	ldr	r2, [pc, #176]	@ (80013a0 <StartOledTask+0x204>)
 80012ee:	210a      	movs	r1, #10
 80012f0:	4618      	mov	r0, r3
 80012f2:	f007 f829 	bl	8008348 <sniprintf>
						// Clear previous
						SSD1306_Clear();
 80012f6:	f000 fb4a 	bl	800198e <SSD1306_Clear>
						// Set cursor position
						SSD1306_GotoXY(0, 30);
 80012fa:	211e      	movs	r1, #30
 80012fc:	2000      	movs	r0, #0
 80012fe:	f000 fa8d 	bl	800181c <SSD1306_GotoXY>
						// Write the counter on the display
						SSD1306_Puts(str, &Font_11x18, 1);
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	2201      	movs	r2, #1
 8001308:	4922      	ldr	r1, [pc, #136]	@ (8001394 <StartOledTask+0x1f8>)
 800130a:	4618      	mov	r0, r3
 800130c:	f000 fb1a 	bl	8001944 <SSD1306_Puts>
						// Refresh the screen to show the update
						SSD1306_UpdateScreen();
 8001310:	f000 f9de 	bl	80016d0 <SSD1306_UpdateScreen>
						// Wait for 1 second before next count
						osDelay(1000);
 8001314:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001318:	f004 faae 	bl	8005878 <osDelay>
 800131c:	e019      	b.n	8001352 <StartOledTask+0x1b6>
					}
			} else {
				snprintf(str, sizeof(str), "NOT ARMED");
 800131e:	f107 0320 	add.w	r3, r7, #32
 8001322:	4a20      	ldr	r2, [pc, #128]	@ (80013a4 <StartOledTask+0x208>)
 8001324:	210a      	movs	r1, #10
 8001326:	4618      	mov	r0, r3
 8001328:	f007 f80e 	bl	8008348 <sniprintf>
				// Clear previous content (optional, if you want a clean screen)
				SSD1306_Clear();
 800132c:	f000 fb2f 	bl	800198e <SSD1306_Clear>
				// Set cursor position
				SSD1306_GotoXY(0, 30);
 8001330:	211e      	movs	r1, #30
 8001332:	2000      	movs	r0, #0
 8001334:	f000 fa72 	bl	800181c <SSD1306_GotoXY>
				// Write the counter on the display
				SSD1306_Puts(str, &Font_11x18, 1);
 8001338:	f107 0320 	add.w	r3, r7, #32
 800133c:	2201      	movs	r2, #1
 800133e:	4915      	ldr	r1, [pc, #84]	@ (8001394 <StartOledTask+0x1f8>)
 8001340:	4618      	mov	r0, r3
 8001342:	f000 faff 	bl	8001944 <SSD1306_Puts>
				// Refresh the screen to show the update
				SSD1306_UpdateScreen();
 8001346:	f000 f9c3 	bl	80016d0 <SSD1306_UpdateScreen>
				// Wait for 1 second before next count
				osDelay(1000);
 800134a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800134e:	f004 fa93 	bl	8005878 <osDelay>
			}
			SSD1306_GotoXY(0, 30);
 8001352:	211e      	movs	r1, #30
 8001354:	2000      	movs	r0, #0
 8001356:	f000 fa61 	bl	800181c <SSD1306_GotoXY>
			SSD1306_UpdateScreen();
 800135a:	f000 f9b9 	bl	80016d0 <SSD1306_UpdateScreen>
			SSD1306_Puts(str, &Font_11x18, 1);
 800135e:	f107 0320 	add.w	r3, r7, #32
 8001362:	2201      	movs	r2, #1
 8001364:	490b      	ldr	r1, [pc, #44]	@ (8001394 <StartOledTask+0x1f8>)
 8001366:	4618      	mov	r0, r3
 8001368:	f000 faec 	bl	8001944 <SSD1306_Puts>
		}
		SSD1306_UpdateScreen();
 800136c:	f000 f9b0 	bl	80016d0 <SSD1306_UpdateScreen>
		osDelay(200);
 8001370:	20c8      	movs	r0, #200	@ 0xc8
 8001372:	f004 fa81 	bl	8005878 <osDelay>
		if (codeIndex > 0) {
 8001376:	e715      	b.n	80011a4 <StartOledTask+0x8>
 8001378:	200001e4 	.word	0x200001e4
 800137c:	20000008 	.word	0x20000008
 8001380:	08008e20 	.word	0x08008e20
 8001384:	20000010 	.word	0x20000010
 8001388:	200001e5 	.word	0x200001e5
 800138c:	200001ec 	.word	0x200001ec
 8001390:	08008e2c 	.word	0x08008e2c
 8001394:	20000000 	.word	0x20000000
 8001398:	20000011 	.word	0x20000011
 800139c:	08008e30 	.word	0x08008e30
 80013a0:	08008e3c 	.word	0x08008e3c
 80013a4:	08008e44 	.word	0x08008e44

080013a8 <StartmotionDetectTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartmotionDetectTask */
void StartmotionDetectTask(void *argument)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartmotionDetectTask */
  /* Infinite loop */
  for(;;)
  {
	if (armed == 1) {
 80013b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001420 <StartmotionDetectTask+0x78>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d129      	bne.n	800140c <StartmotionDetectTask+0x64>
		motion = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80013b8:	2101      	movs	r1, #1
 80013ba:	481a      	ldr	r0, [pc, #104]	@ (8001424 <StartmotionDetectTask+0x7c>)
 80013bc:	f001 f8ce 	bl	800255c <HAL_GPIO_ReadPin>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <StartmotionDetectTask+0x80>)
 80013c6:	601a      	str	r2, [r3, #0]
		if (buzerFlag ==1 && motion == 1) {
 80013c8:	4b18      	ldr	r3, [pc, #96]	@ (800142c <StartmotionDetectTask+0x84>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d121      	bne.n	8001416 <StartmotionDetectTask+0x6e>
 80013d2:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <StartmotionDetectTask+0x80>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d11d      	bne.n	8001416 <StartmotionDetectTask+0x6e>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2110      	movs	r1, #16
 80013de:	4811      	ldr	r0, [pc, #68]	@ (8001424 <StartmotionDetectTask+0x7c>)
 80013e0:	f001 f8d4 	bl	800258c <HAL_GPIO_WritePin>
			HAL_UART_Transmit(&huart2, (uint8_t*) "motion\n",
 80013e4:	2364      	movs	r3, #100	@ 0x64
 80013e6:	2207      	movs	r2, #7
 80013e8:	4911      	ldr	r1, [pc, #68]	@ (8001430 <StartmotionDetectTask+0x88>)
 80013ea:	4812      	ldr	r0, [pc, #72]	@ (8001434 <StartmotionDetectTask+0x8c>)
 80013ec:	f003 fd68 	bl	8004ec0 <HAL_UART_Transmit>
					strlen("motion\n"), 100);
			osDelay(6000); // Buzzer goes on for 6 seconds if motion is sensed
 80013f0:	f241 7070 	movw	r0, #6000	@ 0x1770
 80013f4:	f004 fa40 	bl	8005878 <osDelay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // buzzer off
 80013f8:	2200      	movs	r2, #0
 80013fa:	2110      	movs	r1, #16
 80013fc:	4809      	ldr	r0, [pc, #36]	@ (8001424 <StartmotionDetectTask+0x7c>)
 80013fe:	f001 f8c5 	bl	800258c <HAL_GPIO_WritePin>
			osDelay(6000); // Buzzer goes off for 6 seconds after before checking if there's still motion sensed
 8001402:	f241 7070 	movw	r0, #6000	@ 0x1770
 8001406:	f004 fa37 	bl	8005878 <osDelay>
 800140a:	e004      	b.n	8001416 <StartmotionDetectTask+0x6e>
		}
	}else{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // buzzer off
 800140c:	2200      	movs	r2, #0
 800140e:	2110      	movs	r1, #16
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <StartmotionDetectTask+0x7c>)
 8001412:	f001 f8bb 	bl	800258c <HAL_GPIO_WritePin>
	}
    osDelay(1);
 8001416:	2001      	movs	r0, #1
 8001418:	f004 fa2e 	bl	8005878 <osDelay>
	if (armed == 1) {
 800141c:	e7c8      	b.n	80013b0 <StartmotionDetectTask+0x8>
 800141e:	bf00      	nop
 8001420:	200001e5 	.word	0x200001e5
 8001424:	40020000 	.word	0x40020000
 8001428:	20000208 	.word	0x20000208
 800142c:	2000020d 	.word	0x2000020d
 8001430:	08008e50 	.word	0x08008e50
 8001434:	20000178 	.word	0x20000178

08001438 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	@ 0x38
 800143c:	af02      	add	r7, sp, #8
 800143e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

	  // Check if the timer should be deleted
	          if (deleteTimerFlag == 1)
 8001440:	4b2e      	ldr	r3, [pc, #184]	@ (80014fc <StartTask04+0xc4>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b01      	cmp	r3, #1
 8001448:	d153      	bne.n	80014f2 <StartTask04+0xba>
	          {
	        	  vTimerSetReloadMode(xTimer, pdFALSE);
 800144a:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <StartTask04+0xc8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f006 f83f 	bl	80074d4 <vTimerSetReloadMode>
	        	  if (armed == 1)
 8001456:	4b2b      	ldr	r3, [pc, #172]	@ (8001504 <StartTask04+0xcc>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d11a      	bne.n	8001494 <StartTask04+0x5c>
				  {
	        		  // Optionally update display before deletion
					  char msg[20];
					  snprintf(msg, sizeof(msg), "ARMED");
 800145e:	f107 031c 	add.w	r3, r7, #28
 8001462:	4a29      	ldr	r2, [pc, #164]	@ (8001508 <StartTask04+0xd0>)
 8001464:	2114      	movs	r1, #20
 8001466:	4618      	mov	r0, r3
 8001468:	f006 ff6e 	bl	8008348 <sniprintf>
					  SSD1306_Clear();
 800146c:	f000 fa8f 	bl	800198e <SSD1306_Clear>
					  SSD1306_GotoXY(0, 30);
 8001470:	211e      	movs	r1, #30
 8001472:	2000      	movs	r0, #0
 8001474:	f000 f9d2 	bl	800181c <SSD1306_GotoXY>
					  SSD1306_Puts(msg, &Font_11x18, 1);
 8001478:	f107 031c 	add.w	r3, r7, #28
 800147c:	2201      	movs	r2, #1
 800147e:	4923      	ldr	r1, [pc, #140]	@ (800150c <StartTask04+0xd4>)
 8001480:	4618      	mov	r0, r3
 8001482:	f000 fa5f 	bl	8001944 <SSD1306_Puts>
					  SSD1306_UpdateScreen();
 8001486:	f000 f923 	bl	80016d0 <SSD1306_UpdateScreen>
					  osDelay(1000);
 800148a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800148e:	f004 f9f3 	bl	8005878 <osDelay>
 8001492:	e019      	b.n	80014c8 <StartTask04+0x90>


				  }else{
					  // Optionally update display before deletion
					  char msg[20];
					  snprintf(msg, sizeof(msg), "NOT ARMED");
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	4a1d      	ldr	r2, [pc, #116]	@ (8001510 <StartTask04+0xd8>)
 800149a:	2114      	movs	r1, #20
 800149c:	4618      	mov	r0, r3
 800149e:	f006 ff53 	bl	8008348 <sniprintf>
					  SSD1306_Clear();
 80014a2:	f000 fa74 	bl	800198e <SSD1306_Clear>
					  SSD1306_GotoXY(0, 30);
 80014a6:	211e      	movs	r1, #30
 80014a8:	2000      	movs	r0, #0
 80014aa:	f000 f9b7 	bl	800181c <SSD1306_GotoXY>
					  SSD1306_Puts(msg, &Font_11x18, 1);
 80014ae:	f107 0308 	add.w	r3, r7, #8
 80014b2:	2201      	movs	r2, #1
 80014b4:	4915      	ldr	r1, [pc, #84]	@ (800150c <StartTask04+0xd4>)
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fa44 	bl	8001944 <SSD1306_Puts>
					  SSD1306_UpdateScreen();
 80014bc:	f000 f908 	bl	80016d0 <SSD1306_UpdateScreen>
					  osDelay(1000);
 80014c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014c4:	f004 f9d8 	bl	8005878 <osDelay>
				  }

	              // Delete the timer to stop further callbacks
	              if (xTimerDelete(xTimer, 0) == pdPASS)
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <StartTask04+0xc8>)
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	2300      	movs	r3, #0
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2300      	movs	r3, #0
 80014d2:	2200      	movs	r2, #0
 80014d4:	2105      	movs	r1, #5
 80014d6:	f005 ffaf 	bl	8007438 <xTimerGenericCommand>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d108      	bne.n	80014f2 <StartTask04+0xba>
	              {
	                  // Reset counter and flag
	                  secondes = 0;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <StartTask04+0xdc>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
	                  deleteTimerFlag = 0;
 80014e6:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <StartTask04+0xc4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
	                  xTimer = NULL;  // Mark the timer as deleted
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <StartTask04+0xc8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]

	              }
	          }
	          // Sleep for a short period before checking again
	          osDelay(100);
 80014f2:	2064      	movs	r0, #100	@ 0x64
 80014f4:	f004 f9c0 	bl	8005878 <osDelay>
	          if (deleteTimerFlag == 1)
 80014f8:	e7a2      	b.n	8001440 <StartTask04+0x8>
 80014fa:	bf00      	nop
 80014fc:	2000020c 	.word	0x2000020c
 8001500:	200001f0 	.word	0x200001f0
 8001504:	200001e5 	.word	0x200001e5
 8001508:	08008e3c 	.word	0x08008e3c
 800150c:	20000000 	.word	0x20000000
 8001510:	08008e44 	.word	0x08008e44
 8001514:	200001ec 	.word	0x200001ec

08001518 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a04      	ldr	r2, [pc, #16]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d101      	bne.n	800152e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800152a:	f000 fd5d 	bl	8001fe8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40001000 	.word	0x40001000

0800153c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001540:	b672      	cpsid	i
}
 8001542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <Error_Handler+0x8>

08001548 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800154e:	f000 fa27 	bl	80019a0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001552:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001556:	2201      	movs	r2, #1
 8001558:	2178      	movs	r1, #120	@ 0x78
 800155a:	485b      	ldr	r0, [pc, #364]	@ (80016c8 <SSD1306_Init+0x180>)
 800155c:	f001 fa8c 	bl	8002a78 <HAL_I2C_IsDeviceReady>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001566:	2300      	movs	r3, #0
 8001568:	e0a9      	b.n	80016be <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800156a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800156e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001570:	e002      	b.n	8001578 <SSD1306_Init+0x30>
		p--;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3b01      	subs	r3, #1
 8001576:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f9      	bne.n	8001572 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800157e:	22ae      	movs	r2, #174	@ 0xae
 8001580:	2100      	movs	r1, #0
 8001582:	2078      	movs	r0, #120	@ 0x78
 8001584:	f000 fa88 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001588:	2220      	movs	r2, #32
 800158a:	2100      	movs	r1, #0
 800158c:	2078      	movs	r0, #120	@ 0x78
 800158e:	f000 fa83 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001592:	2210      	movs	r2, #16
 8001594:	2100      	movs	r1, #0
 8001596:	2078      	movs	r0, #120	@ 0x78
 8001598:	f000 fa7e 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800159c:	22b0      	movs	r2, #176	@ 0xb0
 800159e:	2100      	movs	r1, #0
 80015a0:	2078      	movs	r0, #120	@ 0x78
 80015a2:	f000 fa79 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80015a6:	22c8      	movs	r2, #200	@ 0xc8
 80015a8:	2100      	movs	r1, #0
 80015aa:	2078      	movs	r0, #120	@ 0x78
 80015ac:	f000 fa74 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80015b0:	2200      	movs	r2, #0
 80015b2:	2100      	movs	r1, #0
 80015b4:	2078      	movs	r0, #120	@ 0x78
 80015b6:	f000 fa6f 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80015ba:	2210      	movs	r2, #16
 80015bc:	2100      	movs	r1, #0
 80015be:	2078      	movs	r0, #120	@ 0x78
 80015c0:	f000 fa6a 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80015c4:	2240      	movs	r2, #64	@ 0x40
 80015c6:	2100      	movs	r1, #0
 80015c8:	2078      	movs	r0, #120	@ 0x78
 80015ca:	f000 fa65 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80015ce:	2281      	movs	r2, #129	@ 0x81
 80015d0:	2100      	movs	r1, #0
 80015d2:	2078      	movs	r0, #120	@ 0x78
 80015d4:	f000 fa60 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80015d8:	22ff      	movs	r2, #255	@ 0xff
 80015da:	2100      	movs	r1, #0
 80015dc:	2078      	movs	r0, #120	@ 0x78
 80015de:	f000 fa5b 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80015e2:	22a1      	movs	r2, #161	@ 0xa1
 80015e4:	2100      	movs	r1, #0
 80015e6:	2078      	movs	r0, #120	@ 0x78
 80015e8:	f000 fa56 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80015ec:	22a6      	movs	r2, #166	@ 0xa6
 80015ee:	2100      	movs	r1, #0
 80015f0:	2078      	movs	r0, #120	@ 0x78
 80015f2:	f000 fa51 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80015f6:	22a8      	movs	r2, #168	@ 0xa8
 80015f8:	2100      	movs	r1, #0
 80015fa:	2078      	movs	r0, #120	@ 0x78
 80015fc:	f000 fa4c 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001600:	223f      	movs	r2, #63	@ 0x3f
 8001602:	2100      	movs	r1, #0
 8001604:	2078      	movs	r0, #120	@ 0x78
 8001606:	f000 fa47 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800160a:	22a4      	movs	r2, #164	@ 0xa4
 800160c:	2100      	movs	r1, #0
 800160e:	2078      	movs	r0, #120	@ 0x78
 8001610:	f000 fa42 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001614:	22d3      	movs	r2, #211	@ 0xd3
 8001616:	2100      	movs	r1, #0
 8001618:	2078      	movs	r0, #120	@ 0x78
 800161a:	f000 fa3d 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	2078      	movs	r0, #120	@ 0x78
 8001624:	f000 fa38 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001628:	22d5      	movs	r2, #213	@ 0xd5
 800162a:	2100      	movs	r1, #0
 800162c:	2078      	movs	r0, #120	@ 0x78
 800162e:	f000 fa33 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001632:	22f0      	movs	r2, #240	@ 0xf0
 8001634:	2100      	movs	r1, #0
 8001636:	2078      	movs	r0, #120	@ 0x78
 8001638:	f000 fa2e 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800163c:	22d9      	movs	r2, #217	@ 0xd9
 800163e:	2100      	movs	r1, #0
 8001640:	2078      	movs	r0, #120	@ 0x78
 8001642:	f000 fa29 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001646:	2222      	movs	r2, #34	@ 0x22
 8001648:	2100      	movs	r1, #0
 800164a:	2078      	movs	r0, #120	@ 0x78
 800164c:	f000 fa24 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001650:	22da      	movs	r2, #218	@ 0xda
 8001652:	2100      	movs	r1, #0
 8001654:	2078      	movs	r0, #120	@ 0x78
 8001656:	f000 fa1f 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800165a:	2212      	movs	r2, #18
 800165c:	2100      	movs	r1, #0
 800165e:	2078      	movs	r0, #120	@ 0x78
 8001660:	f000 fa1a 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001664:	22db      	movs	r2, #219	@ 0xdb
 8001666:	2100      	movs	r1, #0
 8001668:	2078      	movs	r0, #120	@ 0x78
 800166a:	f000 fa15 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800166e:	2220      	movs	r2, #32
 8001670:	2100      	movs	r1, #0
 8001672:	2078      	movs	r0, #120	@ 0x78
 8001674:	f000 fa10 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001678:	228d      	movs	r2, #141	@ 0x8d
 800167a:	2100      	movs	r1, #0
 800167c:	2078      	movs	r0, #120	@ 0x78
 800167e:	f000 fa0b 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001682:	2214      	movs	r2, #20
 8001684:	2100      	movs	r1, #0
 8001686:	2078      	movs	r0, #120	@ 0x78
 8001688:	f000 fa06 	bl	8001a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800168c:	22af      	movs	r2, #175	@ 0xaf
 800168e:	2100      	movs	r1, #0
 8001690:	2078      	movs	r0, #120	@ 0x78
 8001692:	f000 fa01 	bl	8001a98 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001696:	222e      	movs	r2, #46	@ 0x2e
 8001698:	2100      	movs	r1, #0
 800169a:	2078      	movs	r0, #120	@ 0x78
 800169c:	f000 f9fc 	bl	8001a98 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80016a0:	2000      	movs	r0, #0
 80016a2:	f000 f843 	bl	800172c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80016a6:	f000 f813 	bl	80016d0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80016aa:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <SSD1306_Init+0x184>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <SSD1306_Init+0x184>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80016b6:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <SSD1306_Init+0x184>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80016bc:	2301      	movs	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000094 	.word	0x20000094
 80016cc:	20000610 	.word	0x20000610

080016d0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
 80016da:	e01d      	b.n	8001718 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	3b50      	subs	r3, #80	@ 0x50
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	461a      	mov	r2, r3
 80016e4:	2100      	movs	r1, #0
 80016e6:	2078      	movs	r0, #120	@ 0x78
 80016e8:	f000 f9d6 	bl	8001a98 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2100      	movs	r1, #0
 80016f0:	2078      	movs	r0, #120	@ 0x78
 80016f2:	f000 f9d1 	bl	8001a98 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80016f6:	2210      	movs	r2, #16
 80016f8:	2100      	movs	r1, #0
 80016fa:	2078      	movs	r0, #120	@ 0x78
 80016fc:	f000 f9cc 	bl	8001a98 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	01db      	lsls	r3, r3, #7
 8001704:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <SSD1306_UpdateScreen+0x58>)
 8001706:	441a      	add	r2, r3
 8001708:	2380      	movs	r3, #128	@ 0x80
 800170a:	2140      	movs	r1, #64	@ 0x40
 800170c:	2078      	movs	r0, #120	@ 0x78
 800170e:	f000 f95d 	bl	80019cc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	3301      	adds	r3, #1
 8001716:	71fb      	strb	r3, [r7, #7]
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	2b07      	cmp	r3, #7
 800171c:	d9de      	bls.n	80016dc <SSD1306_UpdateScreen+0xc>
	}
}
 800171e:	bf00      	nop
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000210 	.word	0x20000210

0800172c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <SSD1306_Fill+0x14>
 800173c:	2300      	movs	r3, #0
 800173e:	e000      	b.n	8001742 <SSD1306_Fill+0x16>
 8001740:	23ff      	movs	r3, #255	@ 0xff
 8001742:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001746:	4619      	mov	r1, r3
 8001748:	4803      	ldr	r0, [pc, #12]	@ (8001758 <SSD1306_Fill+0x2c>)
 800174a:	f006 fe51 	bl	80083f0 <memset>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000210 	.word	0x20000210

0800175c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	80fb      	strh	r3, [r7, #6]
 8001766:	460b      	mov	r3, r1
 8001768:	80bb      	strh	r3, [r7, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	70fb      	strb	r3, [r7, #3]
	if (
 800176e:	88fb      	ldrh	r3, [r7, #6]
 8001770:	2b7f      	cmp	r3, #127	@ 0x7f
 8001772:	d848      	bhi.n	8001806 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001774:	88bb      	ldrh	r3, [r7, #4]
 8001776:	2b3f      	cmp	r3, #63	@ 0x3f
 8001778:	d845      	bhi.n	8001806 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800177a:	4b26      	ldr	r3, [pc, #152]	@ (8001814 <SSD1306_DrawPixel+0xb8>)
 800177c:	791b      	ldrb	r3, [r3, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d006      	beq.n	8001790 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	2b00      	cmp	r3, #0
 8001786:	bf0c      	ite	eq
 8001788:	2301      	moveq	r3, #1
 800178a:	2300      	movne	r3, #0
 800178c:	b2db      	uxtb	r3, r3
 800178e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001790:	78fb      	ldrb	r3, [r7, #3]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d11a      	bne.n	80017cc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001796:	88fa      	ldrh	r2, [r7, #6]
 8001798:	88bb      	ldrh	r3, [r7, #4]
 800179a:	08db      	lsrs	r3, r3, #3
 800179c:	b298      	uxth	r0, r3
 800179e:	4603      	mov	r3, r0
 80017a0:	01db      	lsls	r3, r3, #7
 80017a2:	4413      	add	r3, r2
 80017a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001818 <SSD1306_DrawPixel+0xbc>)
 80017a6:	5cd3      	ldrb	r3, [r2, r3]
 80017a8:	b25a      	sxtb	r2, r3
 80017aa:	88bb      	ldrh	r3, [r7, #4]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	2101      	movs	r1, #1
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b259      	sxtb	r1, r3
 80017bc:	88fa      	ldrh	r2, [r7, #6]
 80017be:	4603      	mov	r3, r0
 80017c0:	01db      	lsls	r3, r3, #7
 80017c2:	4413      	add	r3, r2
 80017c4:	b2c9      	uxtb	r1, r1
 80017c6:	4a14      	ldr	r2, [pc, #80]	@ (8001818 <SSD1306_DrawPixel+0xbc>)
 80017c8:	54d1      	strb	r1, [r2, r3]
 80017ca:	e01d      	b.n	8001808 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80017cc:	88fa      	ldrh	r2, [r7, #6]
 80017ce:	88bb      	ldrh	r3, [r7, #4]
 80017d0:	08db      	lsrs	r3, r3, #3
 80017d2:	b298      	uxth	r0, r3
 80017d4:	4603      	mov	r3, r0
 80017d6:	01db      	lsls	r3, r3, #7
 80017d8:	4413      	add	r3, r2
 80017da:	4a0f      	ldr	r2, [pc, #60]	@ (8001818 <SSD1306_DrawPixel+0xbc>)
 80017dc:	5cd3      	ldrb	r3, [r2, r3]
 80017de:	b25a      	sxtb	r2, r3
 80017e0:	88bb      	ldrh	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	2101      	movs	r1, #1
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	43db      	mvns	r3, r3
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	4013      	ands	r3, r2
 80017f4:	b259      	sxtb	r1, r3
 80017f6:	88fa      	ldrh	r2, [r7, #6]
 80017f8:	4603      	mov	r3, r0
 80017fa:	01db      	lsls	r3, r3, #7
 80017fc:	4413      	add	r3, r2
 80017fe:	b2c9      	uxtb	r1, r1
 8001800:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <SSD1306_DrawPixel+0xbc>)
 8001802:	54d1      	strb	r1, [r2, r3]
 8001804:	e000      	b.n	8001808 <SSD1306_DrawPixel+0xac>
		return;
 8001806:	bf00      	nop
	}
}
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	20000610 	.word	0x20000610
 8001818:	20000210 	.word	0x20000210

0800181c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	460a      	mov	r2, r1
 8001826:	80fb      	strh	r3, [r7, #6]
 8001828:	4613      	mov	r3, r2
 800182a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800182c:	4a05      	ldr	r2, [pc, #20]	@ (8001844 <SSD1306_GotoXY+0x28>)
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001832:	4a04      	ldr	r2, [pc, #16]	@ (8001844 <SSD1306_GotoXY+0x28>)
 8001834:	88bb      	ldrh	r3, [r7, #4]
 8001836:	8053      	strh	r3, [r2, #2]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	20000610 	.word	0x20000610

08001848 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	6039      	str	r1, [r7, #0]
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	4613      	mov	r3, r2
 8001856:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001858:	4b39      	ldr	r3, [pc, #228]	@ (8001940 <SSD1306_Putc+0xf8>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	461a      	mov	r2, r3
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4413      	add	r3, r2
	if (
 8001864:	2b7f      	cmp	r3, #127	@ 0x7f
 8001866:	dc07      	bgt.n	8001878 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001868:	4b35      	ldr	r3, [pc, #212]	@ (8001940 <SSD1306_Putc+0xf8>)
 800186a:	885b      	ldrh	r3, [r3, #2]
 800186c:	461a      	mov	r2, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	785b      	ldrb	r3, [r3, #1]
 8001872:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001874:	2b3f      	cmp	r3, #63	@ 0x3f
 8001876:	dd01      	ble.n	800187c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001878:	2300      	movs	r3, #0
 800187a:	e05d      	b.n	8001938 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	e04b      	b.n	800191a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685a      	ldr	r2, [r3, #4]
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	3b20      	subs	r3, #32
 800188a:	6839      	ldr	r1, [r7, #0]
 800188c:	7849      	ldrb	r1, [r1, #1]
 800188e:	fb01 f303 	mul.w	r3, r1, r3
 8001892:	4619      	mov	r1, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	440b      	add	r3, r1
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	e030      	b.n	8001908 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d010      	beq.n	80018d8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80018b6:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <SSD1306_Putc+0xf8>)
 80018b8:	881a      	ldrh	r2, [r3, #0]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	b29b      	uxth	r3, r3
 80018be:	4413      	add	r3, r2
 80018c0:	b298      	uxth	r0, r3
 80018c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <SSD1306_Putc+0xf8>)
 80018c4:	885a      	ldrh	r2, [r3, #2]
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	4413      	add	r3, r2
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	79ba      	ldrb	r2, [r7, #6]
 80018d0:	4619      	mov	r1, r3
 80018d2:	f7ff ff43 	bl	800175c <SSD1306_DrawPixel>
 80018d6:	e014      	b.n	8001902 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80018d8:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <SSD1306_Putc+0xf8>)
 80018da:	881a      	ldrh	r2, [r3, #0]
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	4413      	add	r3, r2
 80018e2:	b298      	uxth	r0, r3
 80018e4:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <SSD1306_Putc+0xf8>)
 80018e6:	885a      	ldrh	r2, [r3, #2]
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	4413      	add	r3, r2
 80018ee:	b299      	uxth	r1, r3
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	bf0c      	ite	eq
 80018f6:	2301      	moveq	r3, #1
 80018f8:	2300      	movne	r3, #0
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	461a      	mov	r2, r3
 80018fe:	f7ff ff2d 	bl	800175c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	3301      	adds	r3, #1
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	461a      	mov	r2, r3
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4293      	cmp	r3, r2
 8001912:	d3c8      	bcc.n	80018a6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3301      	adds	r3, #1
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	785b      	ldrb	r3, [r3, #1]
 800191e:	461a      	mov	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4293      	cmp	r3, r2
 8001924:	d3ad      	bcc.n	8001882 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <SSD1306_Putc+0xf8>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	7812      	ldrb	r2, [r2, #0]
 800192e:	4413      	add	r3, r2
 8001930:	b29a      	uxth	r2, r3
 8001932:	4b03      	ldr	r3, [pc, #12]	@ (8001940 <SSD1306_Putc+0xf8>)
 8001934:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001936:	79fb      	ldrb	r3, [r7, #7]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000610 	.word	0x20000610

08001944 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	4613      	mov	r3, r2
 8001950:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001952:	e012      	b.n	800197a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	79fa      	ldrb	r2, [r7, #7]
 800195a:	68b9      	ldr	r1, [r7, #8]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff73 	bl	8001848 <SSD1306_Putc>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d002      	beq.n	8001974 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	e008      	b.n	8001986 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	3301      	adds	r3, #1
 8001978:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1e8      	bne.n	8001954 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	781b      	ldrb	r3, [r3, #0]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff feca 	bl	800172c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001998:	f7ff fe9a 	bl	80016d0 <SSD1306_UpdateScreen>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80019a6:	4b08      	ldr	r3, [pc, #32]	@ (80019c8 <ssd1306_I2C_Init+0x28>)
 80019a8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019aa:	e002      	b.n	80019b2 <ssd1306_I2C_Init+0x12>
		p--;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f9      	bne.n	80019ac <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	0003d090 	.word	0x0003d090

080019cc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80019cc:	b590      	push	{r4, r7, lr}
 80019ce:	b0c7      	sub	sp, #284	@ 0x11c
 80019d0:	af02      	add	r7, sp, #8
 80019d2:	4604      	mov	r4, r0
 80019d4:	4608      	mov	r0, r1
 80019d6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80019da:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80019de:	600a      	str	r2, [r1, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019e6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80019ea:	4622      	mov	r2, r4
 80019ec:	701a      	strb	r2, [r3, #0]
 80019ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019f2:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80019f6:	4602      	mov	r2, r0
 80019f8:	701a      	strb	r2, [r3, #0]
 80019fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019fe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a02:	460a      	mov	r2, r1
 8001a04:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001a06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a0e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a12:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001a16:	7812      	ldrb	r2, [r2, #0]
 8001a18:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a20:	e015      	b.n	8001a4e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001a22:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a26:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a2a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	441a      	add	r2, r3
 8001a32:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a36:	3301      	adds	r3, #1
 8001a38:	7811      	ldrb	r1, [r2, #0]
 8001a3a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a3e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001a42:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001a44:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a48:	3301      	adds	r3, #1
 8001a4a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a4e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a58:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001a5c:	8812      	ldrh	r2, [r2, #0]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d8df      	bhi.n	8001a22 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001a62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a66:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	b299      	uxth	r1, r3
 8001a6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a72:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	f107 020c 	add.w	r2, r7, #12
 8001a80:	200a      	movs	r0, #10
 8001a82:	9000      	str	r0, [sp, #0]
 8001a84:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <ssd1306_I2C_WriteMulti+0xc8>)
 8001a86:	f000 fef9 	bl	800287c <HAL_I2C_Master_Transmit>
}
 8001a8a:	bf00      	nop
 8001a8c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd90      	pop	{r4, r7, pc}
 8001a94:	20000094 	.word	0x20000094

08001a98 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af02      	add	r7, sp, #8
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	71bb      	strb	r3, [r7, #6]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001aaa:	79bb      	ldrb	r3, [r7, #6]
 8001aac:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001aae:	797b      	ldrb	r3, [r7, #5]
 8001ab0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	b299      	uxth	r1, r3
 8001ab6:	f107 020c 	add.w	r2, r7, #12
 8001aba:	230a      	movs	r3, #10
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2302      	movs	r3, #2
 8001ac0:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <ssd1306_I2C_Write+0x38>)
 8001ac2:	f000 fedb 	bl	800287c <HAL_I2C_Master_Transmit>
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000094 	.word	0x20000094

08001ad4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <HAL_MspInit+0x54>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <HAL_MspInit+0x54>)
 8001ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aea:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <HAL_MspInit+0x54>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <HAL_MspInit+0x54>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <HAL_MspInit+0x54>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b06:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <HAL_MspInit+0x54>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	210f      	movs	r1, #15
 8001b16:	f06f 0001 	mvn.w	r0, #1
 8001b1a:	f000 fb61 	bl	80021e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023800 	.word	0x40023800

08001b2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	@ 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a19      	ldr	r2, [pc, #100]	@ (8001bb0 <HAL_I2C_MspInit+0x84>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d12c      	bne.n	8001ba8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	4b18      	ldr	r3, [pc, #96]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a17      	ldr	r2, [pc, #92]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b15      	ldr	r3, [pc, #84]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b6a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b70:	2312      	movs	r3, #18
 8001b72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b7c:	2304      	movs	r3, #4
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4619      	mov	r1, r3
 8001b86:	480c      	ldr	r0, [pc, #48]	@ (8001bb8 <HAL_I2C_MspInit+0x8c>)
 8001b88:	f000 fb54 	bl	8002234 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b94:	4a07      	ldr	r2, [pc, #28]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9c:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <HAL_I2C_MspInit+0x88>)
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ba8:	bf00      	nop
 8001baa:	3728      	adds	r7, #40	@ 0x28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40005400 	.word	0x40005400
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40020400 	.word	0x40020400

08001bbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bcc:	d10e      	bne.n	8001bec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	4a12      	ldr	r2, [pc, #72]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bde:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001bea:	e012      	b.n	8001c12 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM12)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8001c24 <HAL_TIM_Base_MspInit+0x68>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d10d      	bne.n	8001c12 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_TIM_Base_MspInit+0x64>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
}
 8001c12:	bf00      	nop
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40001800 	.word	0x40001800

08001c28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	@ 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c48:	d11f      	bne.n	8001c8a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b23      	ldr	r3, [pc, #140]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	4a22      	ldr	r2, [pc, #136]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5a:	4b20      	ldr	r3, [pc, #128]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	4619      	mov	r1, r3
 8001c82:	4817      	ldr	r0, [pc, #92]	@ (8001ce0 <HAL_TIM_MspPostInit+0xb8>)
 8001c84:	f000 fad6 	bl	8002234 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001c88:	e023      	b.n	8001cd2 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM12)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ce4 <HAL_TIM_MspPostInit+0xbc>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d11e      	bne.n	8001cd2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	4b10      	ldr	r3, [pc, #64]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cdc <HAL_TIM_MspPostInit+0xb4>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001cc2:	2309      	movs	r3, #9
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc6:	f107 0314 	add.w	r3, r7, #20
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4806      	ldr	r0, [pc, #24]	@ (8001ce8 <HAL_TIM_MspPostInit+0xc0>)
 8001cce:	f000 fab1 	bl	8002234 <HAL_GPIO_Init>
}
 8001cd2:	bf00      	nop
 8001cd4:	3728      	adds	r7, #40	@ 0x28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40020000 	.word	0x40020000
 8001ce4:	40001800 	.word	0x40001800
 8001ce8:	40020400 	.word	0x40020400

08001cec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a19      	ldr	r2, [pc, #100]	@ (8001d70 <HAL_UART_MspInit+0x84>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d12b      	bne.n	8001d66 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b18      	ldr	r3, [pc, #96]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	4a17      	ldr	r2, [pc, #92]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a10      	ldr	r2, [pc, #64]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <HAL_UART_MspInit+0x88>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d46:	230c      	movs	r3, #12
 8001d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d56:	2307      	movs	r3, #7
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4805      	ldr	r0, [pc, #20]	@ (8001d78 <HAL_UART_MspInit+0x8c>)
 8001d62:	f000 fa67 	bl	8002234 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	@ 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40004400 	.word	0x40004400
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020000 	.word	0x40020000

08001d7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08e      	sub	sp, #56	@ 0x38
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	4b33      	ldr	r3, [pc, #204]	@ (8001e60 <HAL_InitTick+0xe4>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	4a32      	ldr	r2, [pc, #200]	@ (8001e60 <HAL_InitTick+0xe4>)
 8001d96:	f043 0310 	orr.w	r3, r3, #16
 8001d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9c:	4b30      	ldr	r3, [pc, #192]	@ (8001e60 <HAL_InitTick+0xe4>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001da8:	f107 0210 	add.w	r2, r7, #16
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f001 fb04 	bl	80033c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001db8:	6a3b      	ldr	r3, [r7, #32]
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d103      	bne.n	8001dca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001dc2:	f001 fad5 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8001dc6:	6378      	str	r0, [r7, #52]	@ 0x34
 8001dc8:	e004      	b.n	8001dd4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001dca:	f001 fad1 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dd6:	4a23      	ldr	r2, [pc, #140]	@ (8001e64 <HAL_InitTick+0xe8>)
 8001dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ddc:	0c9b      	lsrs	r3, r3, #18
 8001dde:	3b01      	subs	r3, #1
 8001de0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001de2:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <HAL_InitTick+0xec>)
 8001de4:	4a21      	ldr	r2, [pc, #132]	@ (8001e6c <HAL_InitTick+0xf0>)
 8001de6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001de8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <HAL_InitTick+0xec>)
 8001dea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001dee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001df0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e68 <HAL_InitTick+0xec>)
 8001df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001df6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <HAL_InitTick+0xec>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <HAL_InitTick+0xec>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	4b19      	ldr	r3, [pc, #100]	@ (8001e68 <HAL_InitTick+0xec>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e08:	4817      	ldr	r0, [pc, #92]	@ (8001e68 <HAL_InitTick+0xec>)
 8001e0a:	f001 ffd9 	bl	8003dc0 <HAL_TIM_Base_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e14:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d11b      	bne.n	8001e54 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e1c:	4812      	ldr	r0, [pc, #72]	@ (8001e68 <HAL_InitTick+0xec>)
 8001e1e:	f002 f81f 	bl	8003e60 <HAL_TIM_Base_Start_IT>
 8001e22:	4603      	mov	r3, r0
 8001e24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d111      	bne.n	8001e54 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e30:	2036      	movs	r0, #54	@ 0x36
 8001e32:	f000 f9f1 	bl	8002218 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b0f      	cmp	r3, #15
 8001e3a:	d808      	bhi.n	8001e4e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	2036      	movs	r0, #54	@ 0x36
 8001e42:	f000 f9cd 	bl	80021e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <HAL_InitTick+0xf4>)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6013      	str	r3, [r2, #0]
 8001e4c:	e002      	b.n	8001e54 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3738      	adds	r7, #56	@ 0x38
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40023800 	.word	0x40023800
 8001e64:	431bde83 	.word	0x431bde83
 8001e68:	20000618 	.word	0x20000618
 8001e6c:	40001000 	.word	0x40001000
 8001e70:	20000018 	.word	0x20000018

08001e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <NMI_Handler+0x4>

08001e7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <HardFault_Handler+0x4>

08001e84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e88:	bf00      	nop
 8001e8a:	e7fd      	b.n	8001e88 <MemManage_Handler+0x4>

08001e8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <BusFault_Handler+0x4>

08001e94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <UsageFault_Handler+0x4>

08001e9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001eb0:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <TIM6_DAC_IRQHandler+0x10>)
 8001eb2:	f002 f967 	bl	8004184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000618 	.word	0x20000618

08001ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec8:	4a14      	ldr	r2, [pc, #80]	@ (8001f1c <_sbrk+0x5c>)
 8001eca:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <_sbrk+0x60>)
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed4:	4b13      	ldr	r3, [pc, #76]	@ (8001f24 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d102      	bne.n	8001ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <_sbrk+0x64>)
 8001ede:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <_sbrk+0x68>)
 8001ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee2:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <_sbrk+0x64>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d207      	bcs.n	8001f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef0:	f006 fadc 	bl	80084ac <__errno>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	e009      	b.n	8001f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f00:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f06:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a05      	ldr	r2, [pc, #20]	@ (8001f24 <_sbrk+0x64>)
 8001f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20020000 	.word	0x20020000
 8001f20:	00000400 	.word	0x00000400
 8001f24:	20000660 	.word	0x20000660
 8001f28:	20005198 	.word	0x20005198

08001f2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <SystemInit+0x20>)
 8001f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f36:	4a05      	ldr	r2, [pc, #20]	@ (8001f4c <SystemInit+0x20>)
 8001f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f54:	f7ff ffea 	bl	8001f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f58:	480c      	ldr	r0, [pc, #48]	@ (8001f8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f5a:	490d      	ldr	r1, [pc, #52]	@ (8001f90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f60:	e002      	b.n	8001f68 <LoopCopyDataInit>

08001f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f66:	3304      	adds	r3, #4

08001f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f6c:	d3f9      	bcc.n	8001f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f70:	4c0a      	ldr	r4, [pc, #40]	@ (8001f9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f74:	e001      	b.n	8001f7a <LoopFillZerobss>

08001f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f78:	3204      	adds	r2, #4

08001f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f7c:	d3fb      	bcc.n	8001f76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f7e:	f006 fa9b 	bl	80084b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f82:	f7fe fcf7 	bl	8000974 <main>
  bx  lr    
 8001f86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f90:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001f94:	0800b004 	.word	0x0800b004
  ldr r2, =_sbss
 8001f98:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001f9c:	20005198 	.word	0x20005198

08001fa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fa0:	e7fe      	b.n	8001fa0 <ADC_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe4 <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe4 <HAL_Init+0x40>)
 8001fae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe4 <HAL_Init+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe4 <HAL_Init+0x40>)
 8001fba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc0:	4b08      	ldr	r3, [pc, #32]	@ (8001fe4 <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a07      	ldr	r2, [pc, #28]	@ (8001fe4 <HAL_Init+0x40>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f000 f8fc 	bl	80021ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7ff fed2 	bl	8001d7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd8:	f7ff fd7c 	bl	8001ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023c00 	.word	0x40023c00

08001fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <HAL_IncTick+0x20>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_IncTick+0x24>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4a04      	ldr	r2, [pc, #16]	@ (800200c <HAL_IncTick+0x24>)
 8001ffa:	6013      	str	r3, [r2, #0]
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	2000001c 	.word	0x2000001c
 800200c:	20000664 	.word	0x20000664

08002010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return uwTick;
 8002014:	4b03      	ldr	r3, [pc, #12]	@ (8002024 <HAL_GetTick+0x14>)
 8002016:	681b      	ldr	r3, [r3, #0]
}
 8002018:	4618      	mov	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20000664 	.word	0x20000664

08002028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002030:	f7ff ffee 	bl	8002010 <HAL_GetTick>
 8002034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002040:	d005      	beq.n	800204e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002042:	4b0a      	ldr	r3, [pc, #40]	@ (800206c <HAL_Delay+0x44>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4413      	add	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800204e:	bf00      	nop
 8002050:	f7ff ffde 	bl	8002010 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	429a      	cmp	r2, r3
 800205e:	d8f7      	bhi.n	8002050 <HAL_Delay+0x28>
  {
  }
}
 8002060:	bf00      	nop
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	2000001c 	.word	0x2000001c

08002070 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800208c:	4013      	ands	r3, r2
 800208e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002098:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800209c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020a2:	4a04      	ldr	r2, [pc, #16]	@ (80020b4 <__NVIC_SetPriorityGrouping+0x44>)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	60d3      	str	r3, [r2, #12]
}
 80020a8:	bf00      	nop
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020bc:	4b04      	ldr	r3, [pc, #16]	@ (80020d0 <__NVIC_GetPriorityGrouping+0x18>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	0a1b      	lsrs	r3, r3, #8
 80020c2:	f003 0307 	and.w	r3, r3, #7
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	e000ed00 	.word	0xe000ed00

080020d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	db0b      	blt.n	80020fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	f003 021f 	and.w	r2, r3, #31
 80020ec:	4907      	ldr	r1, [pc, #28]	@ (800210c <__NVIC_EnableIRQ+0x38>)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	095b      	lsrs	r3, r3, #5
 80020f4:	2001      	movs	r0, #1
 80020f6:	fa00 f202 	lsl.w	r2, r0, r2
 80020fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	e000e100 	.word	0xe000e100

08002110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	6039      	str	r1, [r7, #0]
 800211a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002120:	2b00      	cmp	r3, #0
 8002122:	db0a      	blt.n	800213a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	b2da      	uxtb	r2, r3
 8002128:	490c      	ldr	r1, [pc, #48]	@ (800215c <__NVIC_SetPriority+0x4c>)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	0112      	lsls	r2, r2, #4
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	440b      	add	r3, r1
 8002134:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002138:	e00a      	b.n	8002150 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4908      	ldr	r1, [pc, #32]	@ (8002160 <__NVIC_SetPriority+0x50>)
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	3b04      	subs	r3, #4
 8002148:	0112      	lsls	r2, r2, #4
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	440b      	add	r3, r1
 800214e:	761a      	strb	r2, [r3, #24]
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr
 800215c:	e000e100 	.word	0xe000e100
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002164:	b480      	push	{r7}
 8002166:	b089      	sub	sp, #36	@ 0x24
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	f1c3 0307 	rsb	r3, r3, #7
 800217e:	2b04      	cmp	r3, #4
 8002180:	bf28      	it	cs
 8002182:	2304      	movcs	r3, #4
 8002184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3304      	adds	r3, #4
 800218a:	2b06      	cmp	r3, #6
 800218c:	d902      	bls.n	8002194 <NVIC_EncodePriority+0x30>
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3b03      	subs	r3, #3
 8002192:	e000      	b.n	8002196 <NVIC_EncodePriority+0x32>
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002198:	f04f 32ff 	mov.w	r2, #4294967295
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	43da      	mvns	r2, r3
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	401a      	ands	r2, r3
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
 80021b6:	43d9      	mvns	r1, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021bc:	4313      	orrs	r3, r2
         );
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3724      	adds	r7, #36	@ 0x24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7ff ff4c 	bl	8002070 <__NVIC_SetPriorityGrouping>
}
 80021d8:	bf00      	nop
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f2:	f7ff ff61 	bl	80020b8 <__NVIC_GetPriorityGrouping>
 80021f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	6978      	ldr	r0, [r7, #20]
 80021fe:	f7ff ffb1 	bl	8002164 <NVIC_EncodePriority>
 8002202:	4602      	mov	r2, r0
 8002204:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff80 	bl	8002110 <__NVIC_SetPriority>
}
 8002210:	bf00      	nop
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff54 	bl	80020d4 <__NVIC_EnableIRQ>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002234:	b480      	push	{r7}
 8002236:	b089      	sub	sp, #36	@ 0x24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002242:	2300      	movs	r3, #0
 8002244:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002246:	2300      	movs	r3, #0
 8002248:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	e165      	b.n	800251c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002250:	2201      	movs	r2, #1
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4013      	ands	r3, r2
 8002262:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	429a      	cmp	r2, r3
 800226a:	f040 8154 	bne.w	8002516 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b01      	cmp	r3, #1
 8002278:	d005      	beq.n	8002286 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002282:	2b02      	cmp	r3, #2
 8002284:	d130      	bne.n	80022e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	2203      	movs	r2, #3
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4013      	ands	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022bc:	2201      	movs	r2, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4013      	ands	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	f003 0201 	and.w	r2, r3, #1
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d017      	beq.n	8002324 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d123      	bne.n	8002378 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	08da      	lsrs	r2, r3, #3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3208      	adds	r2, #8
 8002338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	220f      	movs	r2, #15
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	08da      	lsrs	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3208      	adds	r2, #8
 8002372:	69b9      	ldr	r1, [r7, #24]
 8002374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0203 	and.w	r2, r3, #3
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80ae 	beq.w	8002516 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	4b5d      	ldr	r3, [pc, #372]	@ (8002534 <HAL_GPIO_Init+0x300>)
 80023c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c2:	4a5c      	ldr	r2, [pc, #368]	@ (8002534 <HAL_GPIO_Init+0x300>)
 80023c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ca:	4b5a      	ldr	r3, [pc, #360]	@ (8002534 <HAL_GPIO_Init+0x300>)
 80023cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023d6:	4a58      	ldr	r2, [pc, #352]	@ (8002538 <HAL_GPIO_Init+0x304>)
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	3302      	adds	r3, #2
 80023de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	220f      	movs	r2, #15
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4013      	ands	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a4f      	ldr	r2, [pc, #316]	@ (800253c <HAL_GPIO_Init+0x308>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d025      	beq.n	800244e <HAL_GPIO_Init+0x21a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a4e      	ldr	r2, [pc, #312]	@ (8002540 <HAL_GPIO_Init+0x30c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d01f      	beq.n	800244a <HAL_GPIO_Init+0x216>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a4d      	ldr	r2, [pc, #308]	@ (8002544 <HAL_GPIO_Init+0x310>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d019      	beq.n	8002446 <HAL_GPIO_Init+0x212>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a4c      	ldr	r2, [pc, #304]	@ (8002548 <HAL_GPIO_Init+0x314>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <HAL_GPIO_Init+0x20e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a4b      	ldr	r2, [pc, #300]	@ (800254c <HAL_GPIO_Init+0x318>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00d      	beq.n	800243e <HAL_GPIO_Init+0x20a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a4a      	ldr	r2, [pc, #296]	@ (8002550 <HAL_GPIO_Init+0x31c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_Init+0x206>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a49      	ldr	r2, [pc, #292]	@ (8002554 <HAL_GPIO_Init+0x320>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_GPIO_Init+0x202>
 8002432:	2306      	movs	r3, #6
 8002434:	e00c      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002436:	2307      	movs	r3, #7
 8002438:	e00a      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800243a:	2305      	movs	r3, #5
 800243c:	e008      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800243e:	2304      	movs	r3, #4
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002442:	2303      	movs	r3, #3
 8002444:	e004      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 8002446:	2302      	movs	r3, #2
 8002448:	e002      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <HAL_GPIO_Init+0x21c>
 800244e:	2300      	movs	r3, #0
 8002450:	69fa      	ldr	r2, [r7, #28]
 8002452:	f002 0203 	and.w	r2, r2, #3
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4093      	lsls	r3, r2
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002460:	4935      	ldr	r1, [pc, #212]	@ (8002538 <HAL_GPIO_Init+0x304>)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800246e:	4b3a      	ldr	r3, [pc, #232]	@ (8002558 <HAL_GPIO_Init+0x324>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002492:	4a31      	ldr	r2, [pc, #196]	@ (8002558 <HAL_GPIO_Init+0x324>)
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002498:	4b2f      	ldr	r3, [pc, #188]	@ (8002558 <HAL_GPIO_Init+0x324>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024bc:	4a26      	ldr	r2, [pc, #152]	@ (8002558 <HAL_GPIO_Init+0x324>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024c2:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <HAL_GPIO_Init+0x324>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	43db      	mvns	r3, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4013      	ands	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002558 <HAL_GPIO_Init+0x324>)
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002558 <HAL_GPIO_Init+0x324>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002510:	4a11      	ldr	r2, [pc, #68]	@ (8002558 <HAL_GPIO_Init+0x324>)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	3301      	adds	r3, #1
 800251a:	61fb      	str	r3, [r7, #28]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b0f      	cmp	r3, #15
 8002520:	f67f ae96 	bls.w	8002250 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	3724      	adds	r7, #36	@ 0x24
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	40013800 	.word	0x40013800
 800253c:	40020000 	.word	0x40020000
 8002540:	40020400 	.word	0x40020400
 8002544:	40020800 	.word	0x40020800
 8002548:	40020c00 	.word	0x40020c00
 800254c:	40021000 	.word	0x40021000
 8002550:	40021400 	.word	0x40021400
 8002554:	40021800 	.word	0x40021800
 8002558:	40013c00 	.word	0x40013c00

0800255c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	887b      	ldrh	r3, [r7, #2]
 800256e:	4013      	ands	r3, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	e001      	b.n	800257e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800257e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
 8002598:	4613      	mov	r3, r2
 800259a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800259c:	787b      	ldrb	r3, [r7, #1]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025a2:	887a      	ldrh	r2, [r7, #2]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025a8:	e003      	b.n	80025b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025aa:	887b      	ldrh	r3, [r7, #2]
 80025ac:	041a      	lsls	r2, r3, #16
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	619a      	str	r2, [r3, #24]
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025be:	b480      	push	{r7}
 80025c0:	b085      	sub	sp, #20
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
 80025c6:	460b      	mov	r3, r1
 80025c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025d0:	887a      	ldrh	r2, [r7, #2]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4013      	ands	r3, r2
 80025d6:	041a      	lsls	r2, r3, #16
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	43d9      	mvns	r1, r3
 80025dc:	887b      	ldrh	r3, [r7, #2]
 80025de:	400b      	ands	r3, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	619a      	str	r2, [r3, #24]
}
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
	...

080025f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e12b      	b.n	800285e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fa86 	bl	8001b2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2224      	movs	r2, #36	@ 0x24
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0201 	bic.w	r2, r2, #1
 8002636:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002646:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002656:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002658:	f000 fe8a 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 800265c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	4a81      	ldr	r2, [pc, #516]	@ (8002868 <HAL_I2C_Init+0x274>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d807      	bhi.n	8002678 <HAL_I2C_Init+0x84>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4a80      	ldr	r2, [pc, #512]	@ (800286c <HAL_I2C_Init+0x278>)
 800266c:	4293      	cmp	r3, r2
 800266e:	bf94      	ite	ls
 8002670:	2301      	movls	r3, #1
 8002672:	2300      	movhi	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	e006      	b.n	8002686 <HAL_I2C_Init+0x92>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4a7d      	ldr	r2, [pc, #500]	@ (8002870 <HAL_I2C_Init+0x27c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	bf94      	ite	ls
 8002680:	2301      	movls	r3, #1
 8002682:	2300      	movhi	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e0e7      	b.n	800285e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4a78      	ldr	r2, [pc, #480]	@ (8002874 <HAL_I2C_Init+0x280>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	0c9b      	lsrs	r3, r3, #18
 8002698:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002868 <HAL_I2C_Init+0x274>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d802      	bhi.n	80026c8 <HAL_I2C_Init+0xd4>
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	3301      	adds	r3, #1
 80026c6:	e009      	b.n	80026dc <HAL_I2C_Init+0xe8>
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026ce:	fb02 f303 	mul.w	r3, r2, r3
 80026d2:	4a69      	ldr	r2, [pc, #420]	@ (8002878 <HAL_I2C_Init+0x284>)
 80026d4:	fba2 2303 	umull	r2, r3, r2, r3
 80026d8:	099b      	lsrs	r3, r3, #6
 80026da:	3301      	adds	r3, #1
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	430b      	orrs	r3, r1
 80026e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	495c      	ldr	r1, [pc, #368]	@ (8002868 <HAL_I2C_Init+0x274>)
 80026f8:	428b      	cmp	r3, r1
 80026fa:	d819      	bhi.n	8002730 <HAL_I2C_Init+0x13c>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1e59      	subs	r1, r3, #1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	fbb1 f3f3 	udiv	r3, r1, r3
 800270a:	1c59      	adds	r1, r3, #1
 800270c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002710:	400b      	ands	r3, r1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00a      	beq.n	800272c <HAL_I2C_Init+0x138>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	1e59      	subs	r1, r3, #1
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	fbb1 f3f3 	udiv	r3, r1, r3
 8002724:	3301      	adds	r3, #1
 8002726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272a:	e051      	b.n	80027d0 <HAL_I2C_Init+0x1dc>
 800272c:	2304      	movs	r3, #4
 800272e:	e04f      	b.n	80027d0 <HAL_I2C_Init+0x1dc>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d111      	bne.n	800275c <HAL_I2C_Init+0x168>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1e58      	subs	r0, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	440b      	add	r3, r1
 8002746:	fbb0 f3f3 	udiv	r3, r0, r3
 800274a:	3301      	adds	r3, #1
 800274c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002750:	2b00      	cmp	r3, #0
 8002752:	bf0c      	ite	eq
 8002754:	2301      	moveq	r3, #1
 8002756:	2300      	movne	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	e012      	b.n	8002782 <HAL_I2C_Init+0x18e>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	1e58      	subs	r0, r3, #1
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6859      	ldr	r1, [r3, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	440b      	add	r3, r1
 800276a:	0099      	lsls	r1, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002772:	3301      	adds	r3, #1
 8002774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002778:	2b00      	cmp	r3, #0
 800277a:	bf0c      	ite	eq
 800277c:	2301      	moveq	r3, #1
 800277e:	2300      	movne	r3, #0
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_I2C_Init+0x196>
 8002786:	2301      	movs	r3, #1
 8002788:	e022      	b.n	80027d0 <HAL_I2C_Init+0x1dc>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10e      	bne.n	80027b0 <HAL_I2C_Init+0x1bc>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1e58      	subs	r0, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6859      	ldr	r1, [r3, #4]
 800279a:	460b      	mov	r3, r1
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	440b      	add	r3, r1
 80027a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a4:	3301      	adds	r3, #1
 80027a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ae:	e00f      	b.n	80027d0 <HAL_I2C_Init+0x1dc>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1e58      	subs	r0, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6859      	ldr	r1, [r3, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	0099      	lsls	r1, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c6:	3301      	adds	r3, #1
 80027c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	6809      	ldr	r1, [r1, #0]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69da      	ldr	r2, [r3, #28]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	431a      	orrs	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6911      	ldr	r1, [r2, #16]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	68d2      	ldr	r2, [r2, #12]
 800280a:	4311      	orrs	r1, r2
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	430b      	orrs	r3, r1
 8002812:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2220      	movs	r2, #32
 800284a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	000186a0 	.word	0x000186a0
 800286c:	001e847f 	.word	0x001e847f
 8002870:	003d08ff 	.word	0x003d08ff
 8002874:	431bde83 	.word	0x431bde83
 8002878:	10624dd3 	.word	0x10624dd3

0800287c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	607a      	str	r2, [r7, #4]
 8002886:	461a      	mov	r2, r3
 8002888:	460b      	mov	r3, r1
 800288a:	817b      	strh	r3, [r7, #10]
 800288c:	4613      	mov	r3, r2
 800288e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff fbbe 	bl	8002010 <HAL_GetTick>
 8002894:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b20      	cmp	r3, #32
 80028a0:	f040 80e0 	bne.w	8002a64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	2319      	movs	r3, #25
 80028aa:	2201      	movs	r2, #1
 80028ac:	4970      	ldr	r1, [pc, #448]	@ (8002a70 <HAL_I2C_Master_Transmit+0x1f4>)
 80028ae:	68f8      	ldr	r0, [r7, #12]
 80028b0:	f000 fa92 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
 80028bc:	e0d3      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_I2C_Master_Transmit+0x50>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e0cc      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d007      	beq.n	80028f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002900:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2221      	movs	r2, #33	@ 0x21
 8002906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2210      	movs	r2, #16
 800290e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	893a      	ldrh	r2, [r7, #8]
 8002922:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	4a50      	ldr	r2, [pc, #320]	@ (8002a74 <HAL_I2C_Master_Transmit+0x1f8>)
 8002932:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002934:	8979      	ldrh	r1, [r7, #10]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	6a3a      	ldr	r2, [r7, #32]
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f9ca 	bl	8002cd4 <I2C_MasterRequestWrite>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e08d      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	613b      	str	r3, [r7, #16]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002960:	e066      	b.n	8002a30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	6a39      	ldr	r1, [r7, #32]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 fb50 	bl	800300c <I2C_WaitOnTXEFlagUntilTimeout>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00d      	beq.n	800298e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	2b04      	cmp	r3, #4
 8002978:	d107      	bne.n	800298a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002988:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e06b      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	781a      	ldrb	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	3b01      	subs	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	d11b      	bne.n	8002a04 <HAL_I2C_Master_Transmit+0x188>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d017      	beq.n	8002a04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d8:	781a      	ldrb	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	3b01      	subs	r3, #1
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	6a39      	ldr	r1, [r7, #32]
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 fb47 	bl	800309c <I2C_WaitOnBTFFlagUntilTimeout>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00d      	beq.n	8002a30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d107      	bne.n	8002a2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e01a      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d194      	bne.n	8002962 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	e000      	b.n	8002a66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a64:	2302      	movs	r3, #2
  }
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	00100002 	.word	0x00100002
 8002a74:	ffff0000 	.word	0xffff0000

08002a78 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	@ 0x28
 8002a7c:	af02      	add	r7, sp, #8
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	607a      	str	r2, [r7, #4]
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	460b      	mov	r3, r1
 8002a86:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002a88:	f7ff fac2 	bl	8002010 <HAL_GetTick>
 8002a8c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b20      	cmp	r3, #32
 8002a9c:	f040 8111 	bne.w	8002cc2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2319      	movs	r3, #25
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4988      	ldr	r1, [pc, #544]	@ (8002ccc <HAL_I2C_IsDeviceReady+0x254>)
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 f994 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e104      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_I2C_IsDeviceReady+0x50>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e0fd      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d007      	beq.n	8002aee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f042 0201 	orr.w	r2, r2, #1
 8002aec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002afc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2224      	movs	r2, #36	@ 0x24
 8002b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4a70      	ldr	r2, [pc, #448]	@ (8002cd0 <HAL_I2C_IsDeviceReady+0x258>)
 8002b10:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b20:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 f952 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00d      	beq.n	8002b56 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b48:	d103      	bne.n	8002b52 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b50:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e0b6      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b56:	897b      	ldrh	r3, [r7, #10]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b64:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002b66:	f7ff fa53 	bl	8002010 <HAL_GetTick>
 8002b6a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	bf0c      	ite	eq
 8002b7a:	2301      	moveq	r3, #1
 8002b7c:	2300      	movne	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b90:	bf0c      	ite	eq
 8002b92:	2301      	moveq	r3, #1
 8002b94:	2300      	movne	r3, #0
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002b9a:	e025      	b.n	8002be8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b9c:	f7ff fa38 	bl	8002010 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d302      	bcc.n	8002bb2 <HAL_I2C_IsDeviceReady+0x13a>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d103      	bne.n	8002bba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	22a0      	movs	r2, #160	@ 0xa0
 8002bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	695b      	ldr	r3, [r3, #20]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2301      	moveq	r3, #1
 8002bca:	2300      	movne	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bde:	bf0c      	ite	eq
 8002be0:	2301      	moveq	r3, #1
 8002be2:	2300      	movne	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2ba0      	cmp	r3, #160	@ 0xa0
 8002bf2:	d005      	beq.n	8002c00 <HAL_I2C_IsDeviceReady+0x188>
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d102      	bne.n	8002c00 <HAL_I2C_IsDeviceReady+0x188>
 8002bfa:	7dbb      	ldrb	r3, [r7, #22]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0cd      	beq.n	8002b9c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d129      	bne.n	8002c6a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c24:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	613b      	str	r3, [r7, #16]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	2319      	movs	r3, #25
 8002c42:	2201      	movs	r2, #1
 8002c44:	4921      	ldr	r1, [pc, #132]	@ (8002ccc <HAL_I2C_IsDeviceReady+0x254>)
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f8c6 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e036      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e02c      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c78:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c82:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	2319      	movs	r3, #25
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	490f      	ldr	r1, [pc, #60]	@ (8002ccc <HAL_I2C_IsDeviceReady+0x254>)
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f8a2 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e012      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	f4ff af32 	bcc.w	8002b12 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002cc2:	2302      	movs	r3, #2
  }
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3720      	adds	r7, #32
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	00100002 	.word	0x00100002
 8002cd0:	ffff0000 	.word	0xffff0000

08002cd4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d006      	beq.n	8002cfe <I2C_MasterRequestWrite+0x2a>
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d003      	beq.n	8002cfe <I2C_MasterRequestWrite+0x2a>
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cfc:	d108      	bne.n	8002d10 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e00b      	b.n	8002d28 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d14:	2b12      	cmp	r3, #18
 8002d16:	d107      	bne.n	8002d28 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d26:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f84f 	bl	8002dd8 <I2C_WaitOnFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00d      	beq.n	8002d5c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d4e:	d103      	bne.n	8002d58 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e035      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d64:	d108      	bne.n	8002d78 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d66:	897b      	ldrh	r3, [r7, #10]
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d74:	611a      	str	r2, [r3, #16]
 8002d76:	e01b      	b.n	8002db0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d78:	897b      	ldrh	r3, [r7, #10]
 8002d7a:	11db      	asrs	r3, r3, #7
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f003 0306 	and.w	r3, r3, #6
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f063 030f 	orn	r3, r3, #15
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	490e      	ldr	r1, [pc, #56]	@ (8002dd0 <I2C_MasterRequestWrite+0xfc>)
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f898 	bl	8002ecc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e010      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002da6:	897b      	ldrh	r3, [r7, #10]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	4907      	ldr	r1, [pc, #28]	@ (8002dd4 <I2C_MasterRequestWrite+0x100>)
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 f888 	bl	8002ecc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	00010008 	.word	0x00010008
 8002dd4:	00010002 	.word	0x00010002

08002dd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	4613      	mov	r3, r2
 8002de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002de8:	e048      	b.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d044      	beq.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df2:	f7ff f90d 	bl	8002010 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d302      	bcc.n	8002e08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d139      	bne.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	0c1b      	lsrs	r3, r3, #16
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d10d      	bne.n	8002e2e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	43da      	mvns	r2, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	bf0c      	ite	eq
 8002e24:	2301      	moveq	r3, #1
 8002e26:	2300      	movne	r3, #0
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	e00c      	b.n	8002e48 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	43da      	mvns	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf0c      	ite	eq
 8002e40:	2301      	moveq	r3, #1
 8002e42:	2300      	movne	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	461a      	mov	r2, r3
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d116      	bne.n	8002e7c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	f043 0220 	orr.w	r2, r3, #32
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e023      	b.n	8002ec4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	0c1b      	lsrs	r3, r3, #16
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d10d      	bne.n	8002ea2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	43da      	mvns	r2, r3
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	4013      	ands	r3, r2
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	bf0c      	ite	eq
 8002e98:	2301      	moveq	r3, #1
 8002e9a:	2300      	movne	r3, #0
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	e00c      	b.n	8002ebc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	43da      	mvns	r2, r3
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	4013      	ands	r3, r2
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf0c      	ite	eq
 8002eb4:	2301      	moveq	r3, #1
 8002eb6:	2300      	movne	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	461a      	mov	r2, r3
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d093      	beq.n	8002dea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002eda:	e071      	b.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	695b      	ldr	r3, [r3, #20]
 8002ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eea:	d123      	bne.n	8002f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002efa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f20:	f043 0204 	orr.w	r2, r3, #4
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e067      	b.n	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f3a:	d041      	beq.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f3c:	f7ff f868 	bl	8002010 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d302      	bcc.n	8002f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d136      	bne.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	0c1b      	lsrs	r3, r3, #16
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d10c      	bne.n	8002f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	43da      	mvns	r2, r3
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	4013      	ands	r3, r2
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	bf14      	ite	ne
 8002f6e:	2301      	movne	r3, #1
 8002f70:	2300      	moveq	r3, #0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	e00b      	b.n	8002f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	43da      	mvns	r2, r3
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	4013      	ands	r3, r2
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	bf14      	ite	ne
 8002f88:	2301      	movne	r3, #1
 8002f8a:	2300      	moveq	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d016      	beq.n	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	f043 0220 	orr.w	r2, r3, #32
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e021      	b.n	8003004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	0c1b      	lsrs	r3, r3, #16
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d10c      	bne.n	8002fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf14      	ite	ne
 8002fdc:	2301      	movne	r3, #1
 8002fde:	2300      	moveq	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	e00b      	b.n	8002ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	43da      	mvns	r2, r3
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	bf14      	ite	ne
 8002ff6:	2301      	movne	r3, #1
 8002ff8:	2300      	moveq	r3, #0
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f47f af6d 	bne.w	8002edc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003018:	e034      	b.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f886 	bl	800312c <I2C_IsAcknowledgeFailed>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e034      	b.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003030:	d028      	beq.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003032:	f7fe ffed 	bl	8002010 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	429a      	cmp	r2, r3
 8003040:	d302      	bcc.n	8003048 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d11d      	bne.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003052:	2b80      	cmp	r3, #128	@ 0x80
 8003054:	d016      	beq.n	8003084 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	f043 0220 	orr.w	r2, r3, #32
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e007      	b.n	8003094 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800308e:	2b80      	cmp	r3, #128	@ 0x80
 8003090:	d1c3      	bne.n	800301a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030a8:	e034      	b.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 f83e 	bl	800312c <I2C_IsAcknowledgeFailed>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e034      	b.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c0:	d028      	beq.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c2:	f7fe ffa5 	bl	8002010 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d302      	bcc.n	80030d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d11d      	bne.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d016      	beq.n	8003114 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e007      	b.n	8003124 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b04      	cmp	r3, #4
 8003120:	d1c3      	bne.n	80030aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800313e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003142:	d11b      	bne.n	800317c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800314c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2220      	movs	r2, #32
 8003158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	f043 0204 	orr.w	r2, r3, #4
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
	...

0800318c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0cc      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a0:	4b68      	ldr	r3, [pc, #416]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d90c      	bls.n	80031c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ae:	4b65      	ldr	r3, [pc, #404]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b6:	4b63      	ldr	r3, [pc, #396]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d001      	beq.n	80031c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0b8      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031e0:	4b59      	ldr	r3, [pc, #356]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4a58      	ldr	r2, [pc, #352]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f8:	4b53      	ldr	r3, [pc, #332]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4a52      	ldr	r2, [pc, #328]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003202:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003204:	4b50      	ldr	r3, [pc, #320]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	494d      	ldr	r1, [pc, #308]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	4313      	orrs	r3, r2
 8003214:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d044      	beq.n	80032ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d107      	bne.n	800323a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322a:	4b47      	ldr	r3, [pc, #284]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d119      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e07f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b02      	cmp	r3, #2
 8003240:	d003      	beq.n	800324a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003246:	2b03      	cmp	r3, #3
 8003248:	d107      	bne.n	800325a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800324a:	4b3f      	ldr	r3, [pc, #252]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d109      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e06f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325a:	4b3b      	ldr	r3, [pc, #236]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e067      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800326a:	4b37      	ldr	r3, [pc, #220]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f023 0203 	bic.w	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4934      	ldr	r1, [pc, #208]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	4313      	orrs	r3, r2
 800327a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800327c:	f7fe fec8 	bl	8002010 <HAL_GetTick>
 8003280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003282:	e00a      	b.n	800329a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003284:	f7fe fec4 	bl	8002010 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003292:	4293      	cmp	r3, r2
 8003294:	d901      	bls.n	800329a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e04f      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800329a:	4b2b      	ldr	r3, [pc, #172]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 020c 	and.w	r2, r3, #12
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d1eb      	bne.n	8003284 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032ac:	4b25      	ldr	r3, [pc, #148]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 030f 	and.w	r3, r3, #15
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d20c      	bcs.n	80032d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ba:	4b22      	ldr	r3, [pc, #136]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b20      	ldr	r3, [pc, #128]	@ (8003344 <HAL_RCC_ClockConfig+0x1b8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e032      	b.n	800333a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e0:	4b19      	ldr	r3, [pc, #100]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	4916      	ldr	r1, [pc, #88]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032fe:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	490e      	ldr	r1, [pc, #56]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003312:	f000 f887 	bl	8003424 <HAL_RCC_GetSysClockFreq>
 8003316:	4602      	mov	r2, r0
 8003318:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <HAL_RCC_ClockConfig+0x1bc>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	091b      	lsrs	r3, r3, #4
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	490a      	ldr	r1, [pc, #40]	@ (800334c <HAL_RCC_ClockConfig+0x1c0>)
 8003324:	5ccb      	ldrb	r3, [r1, r3]
 8003326:	fa22 f303 	lsr.w	r3, r2, r3
 800332a:	4a09      	ldr	r2, [pc, #36]	@ (8003350 <HAL_RCC_ClockConfig+0x1c4>)
 800332c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800332e:	4b09      	ldr	r3, [pc, #36]	@ (8003354 <HAL_RCC_ClockConfig+0x1c8>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fd22 	bl	8001d7c <HAL_InitTick>

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40023c00 	.word	0x40023c00
 8003348:	40023800 	.word	0x40023800
 800334c:	0800afa8 	.word	0x0800afa8
 8003350:	20000014 	.word	0x20000014
 8003354:	20000018 	.word	0x20000018

08003358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800335c:	4b03      	ldr	r3, [pc, #12]	@ (800336c <HAL_RCC_GetHCLKFreq+0x14>)
 800335e:	681b      	ldr	r3, [r3, #0]
}
 8003360:	4618      	mov	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	20000014 	.word	0x20000014

08003370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003374:	f7ff fff0 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	0a9b      	lsrs	r3, r3, #10
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	4903      	ldr	r1, [pc, #12]	@ (8003394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	bd80      	pop	{r7, pc}
 8003390:	40023800 	.word	0x40023800
 8003394:	0800afb8 	.word	0x0800afb8

08003398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800339c:	f7ff ffdc 	bl	8003358 <HAL_RCC_GetHCLKFreq>
 80033a0:	4602      	mov	r2, r0
 80033a2:	4b05      	ldr	r3, [pc, #20]	@ (80033b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	0b5b      	lsrs	r3, r3, #13
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	4903      	ldr	r1, [pc, #12]	@ (80033bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ae:	5ccb      	ldrb	r3, [r1, r3]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40023800 	.word	0x40023800
 80033bc:	0800afb8 	.word	0x0800afb8

080033c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	220f      	movs	r2, #15
 80033ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033d0:	4b12      	ldr	r3, [pc, #72]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033dc:	4b0f      	ldr	r3, [pc, #60]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033e8:	4b0c      	ldr	r3, [pc, #48]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <HAL_RCC_GetClockConfig+0x5c>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	08db      	lsrs	r3, r3, #3
 80033fa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003402:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <HAL_RCC_GetClockConfig+0x60>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	601a      	str	r2, [r3, #0]
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	40023c00 	.word	0x40023c00

08003424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003428:	b0ae      	sub	sp, #184	@ 0xb8
 800342a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003432:	2300      	movs	r3, #0
 8003434:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800343e:	2300      	movs	r3, #0
 8003440:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003444:	2300      	movs	r3, #0
 8003446:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800344a:	4bcb      	ldr	r3, [pc, #812]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 030c 	and.w	r3, r3, #12
 8003452:	2b0c      	cmp	r3, #12
 8003454:	f200 8206 	bhi.w	8003864 <HAL_RCC_GetSysClockFreq+0x440>
 8003458:	a201      	add	r2, pc, #4	@ (adr r2, 8003460 <HAL_RCC_GetSysClockFreq+0x3c>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003495 	.word	0x08003495
 8003464:	08003865 	.word	0x08003865
 8003468:	08003865 	.word	0x08003865
 800346c:	08003865 	.word	0x08003865
 8003470:	0800349d 	.word	0x0800349d
 8003474:	08003865 	.word	0x08003865
 8003478:	08003865 	.word	0x08003865
 800347c:	08003865 	.word	0x08003865
 8003480:	080034a5 	.word	0x080034a5
 8003484:	08003865 	.word	0x08003865
 8003488:	08003865 	.word	0x08003865
 800348c:	08003865 	.word	0x08003865
 8003490:	08003695 	.word	0x08003695
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003494:	4bb9      	ldr	r3, [pc, #740]	@ (800377c <HAL_RCC_GetSysClockFreq+0x358>)
 8003496:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800349a:	e1e7      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800349c:	4bb8      	ldr	r3, [pc, #736]	@ (8003780 <HAL_RCC_GetSysClockFreq+0x35c>)
 800349e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034a2:	e1e3      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034a4:	4bb4      	ldr	r3, [pc, #720]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034b0:	4bb1      	ldr	r3, [pc, #708]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d071      	beq.n	80035a0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034bc:	4bae      	ldr	r3, [pc, #696]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	099b      	lsrs	r3, r3, #6
 80034c2:	2200      	movs	r2, #0
 80034c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034c8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80034cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80034d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034d8:	2300      	movs	r3, #0
 80034da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80034de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034e2:	4622      	mov	r2, r4
 80034e4:	462b      	mov	r3, r5
 80034e6:	f04f 0000 	mov.w	r0, #0
 80034ea:	f04f 0100 	mov.w	r1, #0
 80034ee:	0159      	lsls	r1, r3, #5
 80034f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034f4:	0150      	lsls	r0, r2, #5
 80034f6:	4602      	mov	r2, r0
 80034f8:	460b      	mov	r3, r1
 80034fa:	4621      	mov	r1, r4
 80034fc:	1a51      	subs	r1, r2, r1
 80034fe:	6439      	str	r1, [r7, #64]	@ 0x40
 8003500:	4629      	mov	r1, r5
 8003502:	eb63 0301 	sbc.w	r3, r3, r1
 8003506:	647b      	str	r3, [r7, #68]	@ 0x44
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003514:	4649      	mov	r1, r9
 8003516:	018b      	lsls	r3, r1, #6
 8003518:	4641      	mov	r1, r8
 800351a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800351e:	4641      	mov	r1, r8
 8003520:	018a      	lsls	r2, r1, #6
 8003522:	4641      	mov	r1, r8
 8003524:	1a51      	subs	r1, r2, r1
 8003526:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003528:	4649      	mov	r1, r9
 800352a:	eb63 0301 	sbc.w	r3, r3, r1
 800352e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800353c:	4649      	mov	r1, r9
 800353e:	00cb      	lsls	r3, r1, #3
 8003540:	4641      	mov	r1, r8
 8003542:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003546:	4641      	mov	r1, r8
 8003548:	00ca      	lsls	r2, r1, #3
 800354a:	4610      	mov	r0, r2
 800354c:	4619      	mov	r1, r3
 800354e:	4603      	mov	r3, r0
 8003550:	4622      	mov	r2, r4
 8003552:	189b      	adds	r3, r3, r2
 8003554:	633b      	str	r3, [r7, #48]	@ 0x30
 8003556:	462b      	mov	r3, r5
 8003558:	460a      	mov	r2, r1
 800355a:	eb42 0303 	adc.w	r3, r2, r3
 800355e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	f04f 0300 	mov.w	r3, #0
 8003568:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800356c:	4629      	mov	r1, r5
 800356e:	024b      	lsls	r3, r1, #9
 8003570:	4621      	mov	r1, r4
 8003572:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003576:	4621      	mov	r1, r4
 8003578:	024a      	lsls	r2, r1, #9
 800357a:	4610      	mov	r0, r2
 800357c:	4619      	mov	r1, r3
 800357e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003582:	2200      	movs	r2, #0
 8003584:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003588:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800358c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003590:	f7fc fe96 	bl	80002c0 <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4613      	mov	r3, r2
 800359a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800359e:	e067      	b.n	8003670 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035a0:	4b75      	ldr	r3, [pc, #468]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	2200      	movs	r2, #0
 80035a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035ac:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80035b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035ba:	2300      	movs	r3, #0
 80035bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035be:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80035c2:	4622      	mov	r2, r4
 80035c4:	462b      	mov	r3, r5
 80035c6:	f04f 0000 	mov.w	r0, #0
 80035ca:	f04f 0100 	mov.w	r1, #0
 80035ce:	0159      	lsls	r1, r3, #5
 80035d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d4:	0150      	lsls	r0, r2, #5
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	4621      	mov	r1, r4
 80035dc:	1a51      	subs	r1, r2, r1
 80035de:	62b9      	str	r1, [r7, #40]	@ 0x28
 80035e0:	4629      	mov	r1, r5
 80035e2:	eb63 0301 	sbc.w	r3, r3, r1
 80035e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80035f4:	4649      	mov	r1, r9
 80035f6:	018b      	lsls	r3, r1, #6
 80035f8:	4641      	mov	r1, r8
 80035fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035fe:	4641      	mov	r1, r8
 8003600:	018a      	lsls	r2, r1, #6
 8003602:	4641      	mov	r1, r8
 8003604:	ebb2 0a01 	subs.w	sl, r2, r1
 8003608:	4649      	mov	r1, r9
 800360a:	eb63 0b01 	sbc.w	fp, r3, r1
 800360e:	f04f 0200 	mov.w	r2, #0
 8003612:	f04f 0300 	mov.w	r3, #0
 8003616:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800361a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800361e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003622:	4692      	mov	sl, r2
 8003624:	469b      	mov	fp, r3
 8003626:	4623      	mov	r3, r4
 8003628:	eb1a 0303 	adds.w	r3, sl, r3
 800362c:	623b      	str	r3, [r7, #32]
 800362e:	462b      	mov	r3, r5
 8003630:	eb4b 0303 	adc.w	r3, fp, r3
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
 8003636:	f04f 0200 	mov.w	r2, #0
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003642:	4629      	mov	r1, r5
 8003644:	028b      	lsls	r3, r1, #10
 8003646:	4621      	mov	r1, r4
 8003648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800364c:	4621      	mov	r1, r4
 800364e:	028a      	lsls	r2, r1, #10
 8003650:	4610      	mov	r0, r2
 8003652:	4619      	mov	r1, r3
 8003654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003658:	2200      	movs	r2, #0
 800365a:	673b      	str	r3, [r7, #112]	@ 0x70
 800365c:	677a      	str	r2, [r7, #116]	@ 0x74
 800365e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003662:	f7fc fe2d 	bl	80002c0 <__aeabi_uldivmod>
 8003666:	4602      	mov	r2, r0
 8003668:	460b      	mov	r3, r1
 800366a:	4613      	mov	r3, r2
 800366c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003670:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	0c1b      	lsrs	r3, r3, #16
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	3301      	adds	r3, #1
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8003682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800368a:	fbb2 f3f3 	udiv	r3, r2, r3
 800368e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003692:	e0eb      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003694:	4b38      	ldr	r3, [pc, #224]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800369c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036a0:	4b35      	ldr	r3, [pc, #212]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d06b      	beq.n	8003784 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ac:	4b32      	ldr	r3, [pc, #200]	@ (8003778 <HAL_RCC_GetSysClockFreq+0x354>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	099b      	lsrs	r3, r3, #6
 80036b2:	2200      	movs	r2, #0
 80036b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036be:	663b      	str	r3, [r7, #96]	@ 0x60
 80036c0:	2300      	movs	r3, #0
 80036c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80036c4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80036c8:	4622      	mov	r2, r4
 80036ca:	462b      	mov	r3, r5
 80036cc:	f04f 0000 	mov.w	r0, #0
 80036d0:	f04f 0100 	mov.w	r1, #0
 80036d4:	0159      	lsls	r1, r3, #5
 80036d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036da:	0150      	lsls	r0, r2, #5
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	4621      	mov	r1, r4
 80036e2:	1a51      	subs	r1, r2, r1
 80036e4:	61b9      	str	r1, [r7, #24]
 80036e6:	4629      	mov	r1, r5
 80036e8:	eb63 0301 	sbc.w	r3, r3, r1
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	f04f 0300 	mov.w	r3, #0
 80036f6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80036fa:	4659      	mov	r1, fp
 80036fc:	018b      	lsls	r3, r1, #6
 80036fe:	4651      	mov	r1, sl
 8003700:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003704:	4651      	mov	r1, sl
 8003706:	018a      	lsls	r2, r1, #6
 8003708:	4651      	mov	r1, sl
 800370a:	ebb2 0801 	subs.w	r8, r2, r1
 800370e:	4659      	mov	r1, fp
 8003710:	eb63 0901 	sbc.w	r9, r3, r1
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003720:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003724:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003728:	4690      	mov	r8, r2
 800372a:	4699      	mov	r9, r3
 800372c:	4623      	mov	r3, r4
 800372e:	eb18 0303 	adds.w	r3, r8, r3
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	462b      	mov	r3, r5
 8003736:	eb49 0303 	adc.w	r3, r9, r3
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	f04f 0200 	mov.w	r2, #0
 8003740:	f04f 0300 	mov.w	r3, #0
 8003744:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003748:	4629      	mov	r1, r5
 800374a:	024b      	lsls	r3, r1, #9
 800374c:	4621      	mov	r1, r4
 800374e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003752:	4621      	mov	r1, r4
 8003754:	024a      	lsls	r2, r1, #9
 8003756:	4610      	mov	r0, r2
 8003758:	4619      	mov	r1, r3
 800375a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800375e:	2200      	movs	r2, #0
 8003760:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003762:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003764:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003768:	f7fc fdaa 	bl	80002c0 <__aeabi_uldivmod>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4613      	mov	r3, r2
 8003772:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003776:	e065      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x420>
 8003778:	40023800 	.word	0x40023800
 800377c:	00f42400 	.word	0x00f42400
 8003780:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003784:	4b3d      	ldr	r3, [pc, #244]	@ (800387c <HAL_RCC_GetSysClockFreq+0x458>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	099b      	lsrs	r3, r3, #6
 800378a:	2200      	movs	r2, #0
 800378c:	4618      	mov	r0, r3
 800378e:	4611      	mov	r1, r2
 8003790:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003794:	653b      	str	r3, [r7, #80]	@ 0x50
 8003796:	2300      	movs	r3, #0
 8003798:	657b      	str	r3, [r7, #84]	@ 0x54
 800379a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800379e:	4642      	mov	r2, r8
 80037a0:	464b      	mov	r3, r9
 80037a2:	f04f 0000 	mov.w	r0, #0
 80037a6:	f04f 0100 	mov.w	r1, #0
 80037aa:	0159      	lsls	r1, r3, #5
 80037ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037b0:	0150      	lsls	r0, r2, #5
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4641      	mov	r1, r8
 80037b8:	1a51      	subs	r1, r2, r1
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	4649      	mov	r1, r9
 80037be:	eb63 0301 	sbc.w	r3, r3, r1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80037d0:	4659      	mov	r1, fp
 80037d2:	018b      	lsls	r3, r1, #6
 80037d4:	4651      	mov	r1, sl
 80037d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037da:	4651      	mov	r1, sl
 80037dc:	018a      	lsls	r2, r1, #6
 80037de:	4651      	mov	r1, sl
 80037e0:	1a54      	subs	r4, r2, r1
 80037e2:	4659      	mov	r1, fp
 80037e4:	eb63 0501 	sbc.w	r5, r3, r1
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	00eb      	lsls	r3, r5, #3
 80037f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037f6:	00e2      	lsls	r2, r4, #3
 80037f8:	4614      	mov	r4, r2
 80037fa:	461d      	mov	r5, r3
 80037fc:	4643      	mov	r3, r8
 80037fe:	18e3      	adds	r3, r4, r3
 8003800:	603b      	str	r3, [r7, #0]
 8003802:	464b      	mov	r3, r9
 8003804:	eb45 0303 	adc.w	r3, r5, r3
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003816:	4629      	mov	r1, r5
 8003818:	028b      	lsls	r3, r1, #10
 800381a:	4621      	mov	r1, r4
 800381c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003820:	4621      	mov	r1, r4
 8003822:	028a      	lsls	r2, r1, #10
 8003824:	4610      	mov	r0, r2
 8003826:	4619      	mov	r1, r3
 8003828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800382c:	2200      	movs	r2, #0
 800382e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003830:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003832:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003836:	f7fc fd43 	bl	80002c0 <__aeabi_uldivmod>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4613      	mov	r3, r2
 8003840:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003844:	4b0d      	ldr	r3, [pc, #52]	@ (800387c <HAL_RCC_GetSysClockFreq+0x458>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	0f1b      	lsrs	r3, r3, #28
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8003852:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003856:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800385a:	fbb2 f3f3 	udiv	r3, r2, r3
 800385e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003862:	e003      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003864:	4b06      	ldr	r3, [pc, #24]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800386a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800386c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003870:	4618      	mov	r0, r3
 8003872:	37b8      	adds	r7, #184	@ 0xb8
 8003874:	46bd      	mov	sp, r7
 8003876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800387a:	bf00      	nop
 800387c:	40023800 	.word	0x40023800
 8003880:	00f42400 	.word	0x00f42400

08003884 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e28d      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 8083 	beq.w	80039aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80038a4:	4b94      	ldr	r3, [pc, #592]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b04      	cmp	r3, #4
 80038ae:	d019      	beq.n	80038e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80038b0:	4b91      	ldr	r3, [pc, #580]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d106      	bne.n	80038ca <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80038bc:	4b8e      	ldr	r3, [pc, #568]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038c8:	d00c      	beq.n	80038e4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ca:	4b8b      	ldr	r3, [pc, #556]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80038d2:	2b0c      	cmp	r3, #12
 80038d4:	d112      	bne.n	80038fc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038d6:	4b88      	ldr	r3, [pc, #544]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038e2:	d10b      	bne.n	80038fc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e4:	4b84      	ldr	r3, [pc, #528]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d05b      	beq.n	80039a8 <HAL_RCC_OscConfig+0x124>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d157      	bne.n	80039a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e25a      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003904:	d106      	bne.n	8003914 <HAL_RCC_OscConfig+0x90>
 8003906:	4b7c      	ldr	r3, [pc, #496]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7b      	ldr	r2, [pc, #492]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800390c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	e01d      	b.n	8003950 <HAL_RCC_OscConfig+0xcc>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800391c:	d10c      	bne.n	8003938 <HAL_RCC_OscConfig+0xb4>
 800391e:	4b76      	ldr	r3, [pc, #472]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a75      	ldr	r2, [pc, #468]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	4b73      	ldr	r3, [pc, #460]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a72      	ldr	r2, [pc, #456]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0xcc>
 8003938:	4b6f      	ldr	r3, [pc, #444]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a6e      	ldr	r2, [pc, #440]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800393e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	4b6c      	ldr	r3, [pc, #432]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6b      	ldr	r2, [pc, #428]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800394a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d013      	beq.n	8003980 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fe fb5a 	bl	8002010 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003960:	f7fe fb56 	bl	8002010 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b64      	cmp	r3, #100	@ 0x64
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e21f      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003972:	4b61      	ldr	r3, [pc, #388]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0f0      	beq.n	8003960 <HAL_RCC_OscConfig+0xdc>
 800397e:	e014      	b.n	80039aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7fe fb46 	bl	8002010 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003988:	f7fe fb42 	bl	8002010 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b64      	cmp	r3, #100	@ 0x64
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e20b      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399a:	4b57      	ldr	r3, [pc, #348]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x104>
 80039a6:	e000      	b.n	80039aa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d06f      	beq.n	8003a96 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80039b6:	4b50      	ldr	r3, [pc, #320]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d017      	beq.n	80039f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039c2:	4b4d      	ldr	r3, [pc, #308]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d105      	bne.n	80039da <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039ce:	4b4a      	ldr	r3, [pc, #296]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039da:	4b47      	ldr	r3, [pc, #284]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039e2:	2b0c      	cmp	r3, #12
 80039e4:	d11c      	bne.n	8003a20 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039e6:	4b44      	ldr	r3, [pc, #272]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d116      	bne.n	8003a20 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039f2:	4b41      	ldr	r3, [pc, #260]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <HAL_RCC_OscConfig+0x186>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d001      	beq.n	8003a0a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e1d3      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a0a:	4b3b      	ldr	r3, [pc, #236]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4937      	ldr	r1, [pc, #220]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1e:	e03a      	b.n	8003a96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d020      	beq.n	8003a6a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a28:	4b34      	ldr	r3, [pc, #208]	@ (8003afc <HAL_RCC_OscConfig+0x278>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2e:	f7fe faef 	bl	8002010 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a34:	e008      	b.n	8003a48 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a36:	f7fe faeb 	bl	8002010 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d901      	bls.n	8003a48 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e1b4      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a48:	4b2b      	ldr	r3, [pc, #172]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0f0      	beq.n	8003a36 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a54:	4b28      	ldr	r3, [pc, #160]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	4925      	ldr	r1, [pc, #148]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	600b      	str	r3, [r1, #0]
 8003a68:	e015      	b.n	8003a96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a6a:	4b24      	ldr	r3, [pc, #144]	@ (8003afc <HAL_RCC_OscConfig+0x278>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7fe face 	bl	8002010 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a78:	f7fe faca 	bl	8002010 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e193      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d036      	beq.n	8003b10 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d016      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aaa:	4b15      	ldr	r3, [pc, #84]	@ (8003b00 <HAL_RCC_OscConfig+0x27c>)
 8003aac:	2201      	movs	r2, #1
 8003aae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab0:	f7fe faae 	bl	8002010 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ab8:	f7fe faaa 	bl	8002010 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e173      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aca:	4b0b      	ldr	r3, [pc, #44]	@ (8003af8 <HAL_RCC_OscConfig+0x274>)
 8003acc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x234>
 8003ad6:	e01b      	b.n	8003b10 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad8:	4b09      	ldr	r3, [pc, #36]	@ (8003b00 <HAL_RCC_OscConfig+0x27c>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ade:	f7fe fa97 	bl	8002010 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae4:	e00e      	b.n	8003b04 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae6:	f7fe fa93 	bl	8002010 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d907      	bls.n	8003b04 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e15c      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
 8003af8:	40023800 	.word	0x40023800
 8003afc:	42470000 	.word	0x42470000
 8003b00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b04:	4b8a      	ldr	r3, [pc, #552]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1ea      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 8097 	beq.w	8003c4c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b22:	4b83      	ldr	r3, [pc, #524]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10f      	bne.n	8003b4e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	4b7f      	ldr	r3, [pc, #508]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	4a7e      	ldr	r2, [pc, #504]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b3e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b46:	60bb      	str	r3, [r7, #8]
 8003b48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4e:	4b79      	ldr	r3, [pc, #484]	@ (8003d34 <HAL_RCC_OscConfig+0x4b0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d118      	bne.n	8003b8c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b5a:	4b76      	ldr	r3, [pc, #472]	@ (8003d34 <HAL_RCC_OscConfig+0x4b0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a75      	ldr	r2, [pc, #468]	@ (8003d34 <HAL_RCC_OscConfig+0x4b0>)
 8003b60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b66:	f7fe fa53 	bl	8002010 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b6e:	f7fe fa4f 	bl	8002010 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e118      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b80:	4b6c      	ldr	r3, [pc, #432]	@ (8003d34 <HAL_RCC_OscConfig+0x4b0>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0f0      	beq.n	8003b6e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d106      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x31e>
 8003b94:	4b66      	ldr	r3, [pc, #408]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b98:	4a65      	ldr	r2, [pc, #404]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba0:	e01c      	b.n	8003bdc <HAL_RCC_OscConfig+0x358>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	2b05      	cmp	r3, #5
 8003ba8:	d10c      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x340>
 8003baa:	4b61      	ldr	r3, [pc, #388]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bae:	4a60      	ldr	r2, [pc, #384]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bb0:	f043 0304 	orr.w	r3, r3, #4
 8003bb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb6:	4b5e      	ldr	r3, [pc, #376]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bba:	4a5d      	ldr	r2, [pc, #372]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc2:	e00b      	b.n	8003bdc <HAL_RCC_OscConfig+0x358>
 8003bc4:	4b5a      	ldr	r3, [pc, #360]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc8:	4a59      	ldr	r2, [pc, #356]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bca:	f023 0301 	bic.w	r3, r3, #1
 8003bce:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd0:	4b57      	ldr	r3, [pc, #348]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd4:	4a56      	ldr	r2, [pc, #344]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003bd6:	f023 0304 	bic.w	r3, r3, #4
 8003bda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d015      	beq.n	8003c10 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be4:	f7fe fa14 	bl	8002010 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bea:	e00a      	b.n	8003c02 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bec:	f7fe fa10 	bl	8002010 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e0d7      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c02:	4b4b      	ldr	r3, [pc, #300]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0ee      	beq.n	8003bec <HAL_RCC_OscConfig+0x368>
 8003c0e:	e014      	b.n	8003c3a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c10:	f7fe f9fe 	bl	8002010 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c16:	e00a      	b.n	8003c2e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c18:	f7fe f9fa 	bl	8002010 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e0c1      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c2e:	4b40      	ldr	r3, [pc, #256]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1ee      	bne.n	8003c18 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c3a:	7dfb      	ldrb	r3, [r7, #23]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d105      	bne.n	8003c4c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c40:	4b3b      	ldr	r3, [pc, #236]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	4a3a      	ldr	r2, [pc, #232]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80ad 	beq.w	8003db0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c56:	4b36      	ldr	r3, [pc, #216]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	2b08      	cmp	r3, #8
 8003c60:	d060      	beq.n	8003d24 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d145      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6a:	4b33      	ldr	r3, [pc, #204]	@ (8003d38 <HAL_RCC_OscConfig+0x4b4>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fe f9ce 	bl	8002010 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c78:	f7fe f9ca 	bl	8002010 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e093      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8a:	4b29      	ldr	r3, [pc, #164]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69da      	ldr	r2, [r3, #28]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca4:	019b      	lsls	r3, r3, #6
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cac:	085b      	lsrs	r3, r3, #1
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	041b      	lsls	r3, r3, #16
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb8:	061b      	lsls	r3, r3, #24
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc0:	071b      	lsls	r3, r3, #28
 8003cc2:	491b      	ldr	r1, [pc, #108]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d38 <HAL_RCC_OscConfig+0x4b4>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cce:	f7fe f99f 	bl	8002010 <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cd6:	f7fe f99b 	bl	8002010 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e064      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce8:	4b11      	ldr	r3, [pc, #68]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x452>
 8003cf4:	e05c      	b.n	8003db0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cf6:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <HAL_RCC_OscConfig+0x4b4>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfc:	f7fe f988 	bl	8002010 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d04:	f7fe f984 	bl	8002010 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e04d      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_RCC_OscConfig+0x4ac>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f0      	bne.n	8003d04 <HAL_RCC_OscConfig+0x480>
 8003d22:	e045      	b.n	8003db0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d107      	bne.n	8003d3c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e040      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
 8003d30:	40023800 	.word	0x40023800
 8003d34:	40007000 	.word	0x40007000
 8003d38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d3c:	4b1f      	ldr	r3, [pc, #124]	@ (8003dbc <HAL_RCC_OscConfig+0x538>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d030      	beq.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d129      	bne.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d122      	bne.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d119      	bne.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d82:	085b      	lsrs	r3, r3, #1
 8003d84:	3b01      	subs	r3, #1
 8003d86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d10f      	bne.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e000      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023800 	.word	0x40023800

08003dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e041      	b.n	8003e56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d106      	bne.n	8003dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7fd fee8 	bl	8001bbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f000 fc62 	bl	80046c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d001      	beq.n	8003e78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e04e      	b.n	8003f16 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a23      	ldr	r2, [pc, #140]	@ (8003f24 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d022      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea2:	d01d      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8003f28 <HAL_TIM_Base_Start_IT+0xc8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d018      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8003f2c <HAL_TIM_Base_Start_IT+0xcc>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d013      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8003f30 <HAL_TIM_Base_Start_IT+0xd0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d00e      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8003f34 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d009      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a19      	ldr	r2, [pc, #100]	@ (8003f38 <HAL_TIM_Base_Start_IT+0xd8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d004      	beq.n	8003ee0 <HAL_TIM_Base_Start_IT+0x80>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a18      	ldr	r2, [pc, #96]	@ (8003f3c <HAL_TIM_Base_Start_IT+0xdc>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d111      	bne.n	8003f04 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b06      	cmp	r3, #6
 8003ef0:	d010      	beq.n	8003f14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0201 	orr.w	r2, r2, #1
 8003f00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f02:	e007      	b.n	8003f14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 0201 	orr.w	r2, r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	40010000 	.word	0x40010000
 8003f28:	40000400 	.word	0x40000400
 8003f2c:	40000800 	.word	0x40000800
 8003f30:	40000c00 	.word	0x40000c00
 8003f34:	40010400 	.word	0x40010400
 8003f38:	40014000 	.word	0x40014000
 8003f3c:	40001800 	.word	0x40001800

08003f40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e041      	b.n	8003fd6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f839 	bl	8003fde <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f000 fba2 	bl	80046c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
	...

08003ff4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d109      	bne.n	8004018 <HAL_TIM_PWM_Start+0x24>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b01      	cmp	r3, #1
 800400e:	bf14      	ite	ne
 8004010:	2301      	movne	r3, #1
 8004012:	2300      	moveq	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	e022      	b.n	800405e <HAL_TIM_PWM_Start+0x6a>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	2b04      	cmp	r3, #4
 800401c:	d109      	bne.n	8004032 <HAL_TIM_PWM_Start+0x3e>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b01      	cmp	r3, #1
 8004028:	bf14      	ite	ne
 800402a:	2301      	movne	r3, #1
 800402c:	2300      	moveq	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	e015      	b.n	800405e <HAL_TIM_PWM_Start+0x6a>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b08      	cmp	r3, #8
 8004036:	d109      	bne.n	800404c <HAL_TIM_PWM_Start+0x58>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	bf14      	ite	ne
 8004044:	2301      	movne	r3, #1
 8004046:	2300      	moveq	r3, #0
 8004048:	b2db      	uxtb	r3, r3
 800404a:	e008      	b.n	800405e <HAL_TIM_PWM_Start+0x6a>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b01      	cmp	r3, #1
 8004056:	bf14      	ite	ne
 8004058:	2301      	movne	r3, #1
 800405a:	2300      	moveq	r3, #0
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e07c      	b.n	8004160 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d104      	bne.n	8004076 <HAL_TIM_PWM_Start+0x82>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004074:	e013      	b.n	800409e <HAL_TIM_PWM_Start+0xaa>
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b04      	cmp	r3, #4
 800407a:	d104      	bne.n	8004086 <HAL_TIM_PWM_Start+0x92>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004084:	e00b      	b.n	800409e <HAL_TIM_PWM_Start+0xaa>
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d104      	bne.n	8004096 <HAL_TIM_PWM_Start+0xa2>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004094:	e003      	b.n	800409e <HAL_TIM_PWM_Start+0xaa>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2201      	movs	r2, #1
 80040a4:	6839      	ldr	r1, [r7, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fe04 	bl	8004cb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004168 <HAL_TIM_PWM_Start+0x174>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d004      	beq.n	80040c0 <HAL_TIM_PWM_Start+0xcc>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a2c      	ldr	r2, [pc, #176]	@ (800416c <HAL_TIM_PWM_Start+0x178>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d101      	bne.n	80040c4 <HAL_TIM_PWM_Start+0xd0>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <HAL_TIM_PWM_Start+0xd2>
 80040c4:	2300      	movs	r3, #0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d007      	beq.n	80040da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a22      	ldr	r2, [pc, #136]	@ (8004168 <HAL_TIM_PWM_Start+0x174>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d022      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ec:	d01d      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004170 <HAL_TIM_PWM_Start+0x17c>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d018      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004174 <HAL_TIM_PWM_Start+0x180>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d013      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a1c      	ldr	r2, [pc, #112]	@ (8004178 <HAL_TIM_PWM_Start+0x184>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d00e      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a16      	ldr	r2, [pc, #88]	@ (800416c <HAL_TIM_PWM_Start+0x178>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d009      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a18      	ldr	r2, [pc, #96]	@ (800417c <HAL_TIM_PWM_Start+0x188>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d004      	beq.n	800412a <HAL_TIM_PWM_Start+0x136>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a16      	ldr	r2, [pc, #88]	@ (8004180 <HAL_TIM_PWM_Start+0x18c>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d111      	bne.n	800414e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2b06      	cmp	r3, #6
 800413a:	d010      	beq.n	800415e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414c:	e007      	b.n	800415e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0201 	orr.w	r2, r2, #1
 800415c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40010000 	.word	0x40010000
 800416c:	40010400 	.word	0x40010400
 8004170:	40000400 	.word	0x40000400
 8004174:	40000800 	.word	0x40000800
 8004178:	40000c00 	.word	0x40000c00
 800417c:	40014000 	.word	0x40014000
 8004180:	40001800 	.word	0x40001800

08004184 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d020      	beq.n	80041e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d01b      	beq.n	80041e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0202 	mvn.w	r2, #2
 80041b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fa5b 	bl	800468a <HAL_TIM_IC_CaptureCallback>
 80041d4:	e005      	b.n	80041e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fa4d 	bl	8004676 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 fa5e 	bl	800469e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d020      	beq.n	8004234 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d01b      	beq.n	8004234 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f06f 0204 	mvn.w	r2, #4
 8004204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa35 	bl	800468a <HAL_TIM_IC_CaptureCallback>
 8004220:	e005      	b.n	800422e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa27 	bl	8004676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 fa38 	bl	800469e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b00      	cmp	r3, #0
 800423c:	d020      	beq.n	8004280 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01b      	beq.n	8004280 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f06f 0208 	mvn.w	r2, #8
 8004250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2204      	movs	r2, #4
 8004256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 fa0f 	bl	800468a <HAL_TIM_IC_CaptureCallback>
 800426c:	e005      	b.n	800427a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fa01 	bl	8004676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 fa12 	bl	800469e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	2b00      	cmp	r3, #0
 8004288:	d020      	beq.n	80042cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01b      	beq.n	80042cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0210 	mvn.w	r2, #16
 800429c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2208      	movs	r2, #8
 80042a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f9e9 	bl	800468a <HAL_TIM_IC_CaptureCallback>
 80042b8:	e005      	b.n	80042c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9db 	bl	8004676 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f9ec 	bl	800469e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00c      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d007      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f06f 0201 	mvn.w	r2, #1
 80042e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fd f914 	bl	8001518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00c      	beq.n	8004314 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004300:	2b00      	cmp	r3, #0
 8004302:	d007      	beq.n	8004314 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800430c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fd7c 	bl	8004e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00c      	beq.n	8004338 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f9bd 	bl	80046b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00c      	beq.n	800435c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d007      	beq.n	800435c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f06f 0220 	mvn.w	r2, #32
 8004354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fd4e 	bl	8004df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800435c:	bf00      	nop
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004370:	2300      	movs	r3, #0
 8004372:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800437a:	2b01      	cmp	r3, #1
 800437c:	d101      	bne.n	8004382 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800437e:	2302      	movs	r3, #2
 8004380:	e0ae      	b.n	80044e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b0c      	cmp	r3, #12
 800438e:	f200 809f 	bhi.w	80044d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004392:	a201      	add	r2, pc, #4	@ (adr r2, 8004398 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004398:	080043cd 	.word	0x080043cd
 800439c:	080044d1 	.word	0x080044d1
 80043a0:	080044d1 	.word	0x080044d1
 80043a4:	080044d1 	.word	0x080044d1
 80043a8:	0800440d 	.word	0x0800440d
 80043ac:	080044d1 	.word	0x080044d1
 80043b0:	080044d1 	.word	0x080044d1
 80043b4:	080044d1 	.word	0x080044d1
 80043b8:	0800444f 	.word	0x0800444f
 80043bc:	080044d1 	.word	0x080044d1
 80043c0:	080044d1 	.word	0x080044d1
 80043c4:	080044d1 	.word	0x080044d1
 80043c8:	0800448f 	.word	0x0800448f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fa24 	bl	8004820 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0208 	orr.w	r2, r2, #8
 80043e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	699a      	ldr	r2, [r3, #24]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0204 	bic.w	r2, r2, #4
 80043f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6999      	ldr	r1, [r3, #24]
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	619a      	str	r2, [r3, #24]
      break;
 800440a:	e064      	b.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fa74 	bl	8004900 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699a      	ldr	r2, [r3, #24]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699a      	ldr	r2, [r3, #24]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6999      	ldr	r1, [r3, #24]
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	021a      	lsls	r2, r3, #8
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	619a      	str	r2, [r3, #24]
      break;
 800444c:	e043      	b.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68b9      	ldr	r1, [r7, #8]
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fac9 	bl	80049ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0208 	orr.w	r2, r2, #8
 8004468:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	69da      	ldr	r2, [r3, #28]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0204 	bic.w	r2, r2, #4
 8004478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69d9      	ldr	r1, [r3, #28]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	61da      	str	r2, [r3, #28]
      break;
 800448c:	e023      	b.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68b9      	ldr	r1, [r7, #8]
 8004494:	4618      	mov	r0, r3
 8004496:	f000 fb1d 	bl	8004ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69da      	ldr	r2, [r3, #28]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	69da      	ldr	r2, [r3, #28]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	69d9      	ldr	r1, [r3, #28]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	021a      	lsls	r2, r3, #8
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	61da      	str	r2, [r3, #28]
      break;
 80044ce:	e002      	b.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	75fb      	strb	r3, [r7, #23]
      break;
 80044d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044de:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3718      	adds	r7, #24
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_TIM_ConfigClockSource+0x1c>
 8004500:	2302      	movs	r3, #2
 8004502:	e0b4      	b.n	800466e <HAL_TIM_ConfigClockSource+0x186>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2202      	movs	r2, #2
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004522:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800452a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800453c:	d03e      	beq.n	80045bc <HAL_TIM_ConfigClockSource+0xd4>
 800453e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004542:	f200 8087 	bhi.w	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800454a:	f000 8086 	beq.w	800465a <HAL_TIM_ConfigClockSource+0x172>
 800454e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004552:	d87f      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b70      	cmp	r3, #112	@ 0x70
 8004556:	d01a      	beq.n	800458e <HAL_TIM_ConfigClockSource+0xa6>
 8004558:	2b70      	cmp	r3, #112	@ 0x70
 800455a:	d87b      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b60      	cmp	r3, #96	@ 0x60
 800455e:	d050      	beq.n	8004602 <HAL_TIM_ConfigClockSource+0x11a>
 8004560:	2b60      	cmp	r3, #96	@ 0x60
 8004562:	d877      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b50      	cmp	r3, #80	@ 0x50
 8004566:	d03c      	beq.n	80045e2 <HAL_TIM_ConfigClockSource+0xfa>
 8004568:	2b50      	cmp	r3, #80	@ 0x50
 800456a:	d873      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 800456c:	2b40      	cmp	r3, #64	@ 0x40
 800456e:	d058      	beq.n	8004622 <HAL_TIM_ConfigClockSource+0x13a>
 8004570:	2b40      	cmp	r3, #64	@ 0x40
 8004572:	d86f      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 8004574:	2b30      	cmp	r3, #48	@ 0x30
 8004576:	d064      	beq.n	8004642 <HAL_TIM_ConfigClockSource+0x15a>
 8004578:	2b30      	cmp	r3, #48	@ 0x30
 800457a:	d86b      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 800457c:	2b20      	cmp	r3, #32
 800457e:	d060      	beq.n	8004642 <HAL_TIM_ConfigClockSource+0x15a>
 8004580:	2b20      	cmp	r3, #32
 8004582:	d867      	bhi.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
 8004584:	2b00      	cmp	r3, #0
 8004586:	d05c      	beq.n	8004642 <HAL_TIM_ConfigClockSource+0x15a>
 8004588:	2b10      	cmp	r3, #16
 800458a:	d05a      	beq.n	8004642 <HAL_TIM_ConfigClockSource+0x15a>
 800458c:	e062      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800459e:	f000 fb69 	bl	8004c74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	609a      	str	r2, [r3, #8]
      break;
 80045ba:	e04f      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045cc:	f000 fb52 	bl	8004c74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689a      	ldr	r2, [r3, #8]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045de:	609a      	str	r2, [r3, #8]
      break;
 80045e0:	e03c      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ee:	461a      	mov	r2, r3
 80045f0:	f000 fac6 	bl	8004b80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2150      	movs	r1, #80	@ 0x50
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fb1f 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004600:	e02c      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800460e:	461a      	mov	r2, r3
 8004610:	f000 fae5 	bl	8004bde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2160      	movs	r1, #96	@ 0x60
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fb0f 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004620:	e01c      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800462e:	461a      	mov	r2, r3
 8004630:	f000 faa6 	bl	8004b80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2140      	movs	r1, #64	@ 0x40
 800463a:	4618      	mov	r0, r3
 800463c:	f000 faff 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004640:	e00c      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4619      	mov	r1, r3
 800464c:	4610      	mov	r0, r2
 800464e:	f000 faf6 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 8004652:	e003      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	73fb      	strb	r3, [r7, #15]
      break;
 8004658:	e000      	b.n	800465c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800465a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800466c:	7bfb      	ldrb	r3, [r7, #15]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a46      	ldr	r2, [pc, #280]	@ (80047f4 <TIM_Base_SetConfig+0x12c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d013      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e6:	d00f      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a43      	ldr	r2, [pc, #268]	@ (80047f8 <TIM_Base_SetConfig+0x130>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a42      	ldr	r2, [pc, #264]	@ (80047fc <TIM_Base_SetConfig+0x134>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a41      	ldr	r2, [pc, #260]	@ (8004800 <TIM_Base_SetConfig+0x138>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0x40>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a40      	ldr	r2, [pc, #256]	@ (8004804 <TIM_Base_SetConfig+0x13c>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d108      	bne.n	800471a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800470e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a35      	ldr	r2, [pc, #212]	@ (80047f4 <TIM_Base_SetConfig+0x12c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d02b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004728:	d027      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a32      	ldr	r2, [pc, #200]	@ (80047f8 <TIM_Base_SetConfig+0x130>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d023      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a31      	ldr	r2, [pc, #196]	@ (80047fc <TIM_Base_SetConfig+0x134>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d01f      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a30      	ldr	r2, [pc, #192]	@ (8004800 <TIM_Base_SetConfig+0x138>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d01b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a2f      	ldr	r2, [pc, #188]	@ (8004804 <TIM_Base_SetConfig+0x13c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d017      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a2e      	ldr	r2, [pc, #184]	@ (8004808 <TIM_Base_SetConfig+0x140>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d013      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a2d      	ldr	r2, [pc, #180]	@ (800480c <TIM_Base_SetConfig+0x144>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d00f      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a2c      	ldr	r2, [pc, #176]	@ (8004810 <TIM_Base_SetConfig+0x148>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00b      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a2b      	ldr	r2, [pc, #172]	@ (8004814 <TIM_Base_SetConfig+0x14c>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d007      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2a      	ldr	r2, [pc, #168]	@ (8004818 <TIM_Base_SetConfig+0x150>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d003      	beq.n	800477a <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a29      	ldr	r2, [pc, #164]	@ (800481c <TIM_Base_SetConfig+0x154>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d108      	bne.n	800478c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4313      	orrs	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	4313      	orrs	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a10      	ldr	r2, [pc, #64]	@ (80047f4 <TIM_Base_SetConfig+0x12c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d003      	beq.n	80047c0 <TIM_Base_SetConfig+0xf8>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a12      	ldr	r2, [pc, #72]	@ (8004804 <TIM_Base_SetConfig+0x13c>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d103      	bne.n	80047c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	691a      	ldr	r2, [r3, #16]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d105      	bne.n	80047e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	f023 0201 	bic.w	r2, r3, #1
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	611a      	str	r2, [r3, #16]
  }
}
 80047e6:	bf00      	nop
 80047e8:	3714      	adds	r7, #20
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40010000 	.word	0x40010000
 80047f8:	40000400 	.word	0x40000400
 80047fc:	40000800 	.word	0x40000800
 8004800:	40000c00 	.word	0x40000c00
 8004804:	40010400 	.word	0x40010400
 8004808:	40014000 	.word	0x40014000
 800480c:	40014400 	.word	0x40014400
 8004810:	40014800 	.word	0x40014800
 8004814:	40001800 	.word	0x40001800
 8004818:	40001c00 	.word	0x40001c00
 800481c:	40002000 	.word	0x40002000

08004820 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f023 0201 	bic.w	r2, r3, #1
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f023 0303 	bic.w	r3, r3, #3
 8004856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f023 0302 	bic.w	r3, r3, #2
 8004868:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a20      	ldr	r2, [pc, #128]	@ (80048f8 <TIM_OC1_SetConfig+0xd8>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d003      	beq.n	8004884 <TIM_OC1_SetConfig+0x64>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a1f      	ldr	r2, [pc, #124]	@ (80048fc <TIM_OC1_SetConfig+0xdc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d10c      	bne.n	800489e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f023 0308 	bic.w	r3, r3, #8
 800488a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	f023 0304 	bic.w	r3, r3, #4
 800489c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a15      	ldr	r2, [pc, #84]	@ (80048f8 <TIM_OC1_SetConfig+0xd8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d003      	beq.n	80048ae <TIM_OC1_SetConfig+0x8e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a14      	ldr	r2, [pc, #80]	@ (80048fc <TIM_OC1_SetConfig+0xdc>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d111      	bne.n	80048d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	621a      	str	r2, [r3, #32]
}
 80048ec:	bf00      	nop
 80048ee:	371c      	adds	r7, #28
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	40010000 	.word	0x40010000
 80048fc:	40010400 	.word	0x40010400

08004900 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004900:	b480      	push	{r7}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a1b      	ldr	r3, [r3, #32]
 8004914:	f023 0210 	bic.w	r2, r3, #16
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800492e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004936:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	021b      	lsls	r3, r3, #8
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f023 0320 	bic.w	r3, r3, #32
 800494a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	4313      	orrs	r3, r2
 8004956:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a22      	ldr	r2, [pc, #136]	@ (80049e4 <TIM_OC2_SetConfig+0xe4>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d003      	beq.n	8004968 <TIM_OC2_SetConfig+0x68>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a21      	ldr	r2, [pc, #132]	@ (80049e8 <TIM_OC2_SetConfig+0xe8>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d10d      	bne.n	8004984 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800496e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004982:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a17      	ldr	r2, [pc, #92]	@ (80049e4 <TIM_OC2_SetConfig+0xe4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_OC2_SetConfig+0x94>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a16      	ldr	r2, [pc, #88]	@ (80049e8 <TIM_OC2_SetConfig+0xe8>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d113      	bne.n	80049bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800499a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	621a      	str	r2, [r3, #32]
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40010000 	.word	0x40010000
 80049e8:	40010400 	.word	0x40010400

080049ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0303 	bic.w	r3, r3, #3
 8004a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a21      	ldr	r2, [pc, #132]	@ (8004acc <TIM_OC3_SetConfig+0xe0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d003      	beq.n	8004a52 <TIM_OC3_SetConfig+0x66>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ad0 <TIM_OC3_SetConfig+0xe4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d10d      	bne.n	8004a6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	021b      	lsls	r3, r3, #8
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a16      	ldr	r2, [pc, #88]	@ (8004acc <TIM_OC3_SetConfig+0xe0>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d003      	beq.n	8004a7e <TIM_OC3_SetConfig+0x92>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a15      	ldr	r2, [pc, #84]	@ (8004ad0 <TIM_OC3_SetConfig+0xe4>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d113      	bne.n	8004aa6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	621a      	str	r2, [r3, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	40010000 	.word	0x40010000
 8004ad0:	40010400 	.word	0x40010400

08004ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	021b      	lsls	r3, r3, #8
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	031b      	lsls	r3, r3, #12
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a12      	ldr	r2, [pc, #72]	@ (8004b78 <TIM_OC4_SetConfig+0xa4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d003      	beq.n	8004b3c <TIM_OC4_SetConfig+0x68>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a11      	ldr	r2, [pc, #68]	@ (8004b7c <TIM_OC4_SetConfig+0xa8>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d109      	bne.n	8004b50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	019b      	lsls	r3, r3, #6
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40010000 	.word	0x40010000
 8004b7c:	40010400 	.word	0x40010400

08004b80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	f023 0201 	bic.w	r2, r3, #1
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004baa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f023 030a 	bic.w	r3, r3, #10
 8004bbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	621a      	str	r2, [r3, #32]
}
 8004bd2:	bf00      	nop
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b087      	sub	sp, #28
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	f023 0210 	bic.w	r2, r3, #16
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	031b      	lsls	r3, r3, #12
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f043 0307 	orr.w	r3, r3, #7
 8004c60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	609a      	str	r2, [r3, #8]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
 8004c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	021a      	lsls	r2, r3, #8
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	609a      	str	r2, [r3, #8]
}
 8004ca8:	bf00      	nop
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a1a      	ldr	r2, [r3, #32]
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	401a      	ands	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a1a      	ldr	r2, [r3, #32]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	f003 031f 	and.w	r3, r3, #31
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8004cec:	431a      	orrs	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	621a      	str	r2, [r3, #32]
}
 8004cf2:	bf00      	nop
 8004cf4:	371c      	adds	r7, #28
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
	...

08004d00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d14:	2302      	movs	r3, #2
 8004d16:	e05a      	b.n	8004dce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a21      	ldr	r2, [pc, #132]	@ (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d022      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d64:	d01d      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d018      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a1b      	ldr	r2, [pc, #108]	@ (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d013      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1a      	ldr	r2, [pc, #104]	@ (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00e      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a18      	ldr	r2, [pc, #96]	@ (8004dec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d009      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a17      	ldr	r2, [pc, #92]	@ (8004df0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a15      	ldr	r2, [pc, #84]	@ (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d10c      	bne.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004da8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68ba      	ldr	r2, [r7, #8]
 8004dba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3714      	adds	r7, #20
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40010000 	.word	0x40010000
 8004de0:	40000400 	.word	0x40000400
 8004de4:	40000800 	.word	0x40000800
 8004de8:	40000c00 	.word	0x40000c00
 8004dec:	40010400 	.word	0x40010400
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40001800 	.word	0x40001800

08004df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e042      	b.n	8004eb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d106      	bne.n	8004e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc ff50 	bl	8001cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2224      	movs	r2, #36	@ 0x24
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f973 	bl	8005150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08a      	sub	sp, #40	@ 0x28
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	603b      	str	r3, [r7, #0]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d175      	bne.n	8004fcc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_UART_Transmit+0x2c>
 8004ee6:	88fb      	ldrh	r3, [r7, #6]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e06e      	b.n	8004fce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2221      	movs	r2, #33	@ 0x21
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004efe:	f7fd f887 	bl	8002010 <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	88fa      	ldrh	r2, [r7, #6]
 8004f0e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f18:	d108      	bne.n	8004f2c <HAL_UART_Transmit+0x6c>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d104      	bne.n	8004f2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f22:	2300      	movs	r3, #0
 8004f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	e003      	b.n	8004f34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f34:	e02e      	b.n	8004f94 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2180      	movs	r1, #128	@ 0x80
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f848 	bl	8004fd6 <UART_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e03a      	b.n	8004fce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10b      	bne.n	8004f76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	881b      	ldrh	r3, [r3, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	3302      	adds	r3, #2
 8004f72:	61bb      	str	r3, [r7, #24]
 8004f74:	e007      	b.n	8004f86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	781a      	ldrb	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	3301      	adds	r3, #1
 8004f84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1cb      	bne.n	8004f36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2140      	movs	r1, #64	@ 0x40
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f814 	bl	8004fd6 <UART_WaitOnFlagUntilTimeout>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e006      	b.n	8004fce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	e000      	b.n	8004fce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004fcc:	2302      	movs	r3, #2
  }
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3720      	adds	r7, #32
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b086      	sub	sp, #24
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	60b9      	str	r1, [r7, #8]
 8004fe0:	603b      	str	r3, [r7, #0]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe6:	e03b      	b.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fee:	d037      	beq.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ff0:	f7fd f80e 	bl	8002010 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	6a3a      	ldr	r2, [r7, #32]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d302      	bcc.n	8005006 <UART_WaitOnFlagUntilTimeout+0x30>
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e03a      	b.n	8005080 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f003 0304 	and.w	r3, r3, #4
 8005014:	2b00      	cmp	r3, #0
 8005016:	d023      	beq.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b80      	cmp	r3, #128	@ 0x80
 800501c:	d020      	beq.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2b40      	cmp	r3, #64	@ 0x40
 8005022:	d01d      	beq.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b08      	cmp	r3, #8
 8005030:	d116      	bne.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005032:	2300      	movs	r3, #0
 8005034:	617b      	str	r3, [r7, #20]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	617b      	str	r3, [r7, #20]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	617b      	str	r3, [r7, #20]
 8005046:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f000 f81d 	bl	8005088 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2208      	movs	r2, #8
 8005052:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e00f      	b.n	8005080 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	4013      	ands	r3, r2
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	429a      	cmp	r2, r3
 800506e:	bf0c      	ite	eq
 8005070:	2301      	moveq	r3, #1
 8005072:	2300      	movne	r3, #0
 8005074:	b2db      	uxtb	r3, r3
 8005076:	461a      	mov	r2, r3
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	429a      	cmp	r2, r3
 800507c:	d0b4      	beq.n	8004fe8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005088:	b480      	push	{r7}
 800508a:	b095      	sub	sp, #84	@ 0x54
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	330c      	adds	r3, #12
 8005096:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800509a:	e853 3f00 	ldrex	r3, [r3]
 800509e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	330c      	adds	r3, #12
 80050ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050b0:	643a      	str	r2, [r7, #64]	@ 0x40
 80050b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050b8:	e841 2300 	strex	r3, r2, [r1]
 80050bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d1e5      	bne.n	8005090 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3314      	adds	r3, #20
 80050ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	e853 3f00 	ldrex	r3, [r3]
 80050d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f023 0301 	bic.w	r3, r3, #1
 80050da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3314      	adds	r3, #20
 80050e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050ec:	e841 2300 	strex	r3, r2, [r1]
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1e5      	bne.n	80050c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d119      	bne.n	8005134 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	330c      	adds	r3, #12
 8005106:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	e853 3f00 	ldrex	r3, [r3]
 800510e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	f023 0310 	bic.w	r3, r3, #16
 8005116:	647b      	str	r3, [r7, #68]	@ 0x44
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	330c      	adds	r3, #12
 800511e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005120:	61ba      	str	r2, [r7, #24]
 8005122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005124:	6979      	ldr	r1, [r7, #20]
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	e841 2300 	strex	r3, r2, [r1]
 800512c:	613b      	str	r3, [r7, #16]
   return(result);
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1e5      	bne.n	8005100 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005142:	bf00      	nop
 8005144:	3754      	adds	r7, #84	@ 0x54
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
	...

08005150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005154:	b0c0      	sub	sp, #256	@ 0x100
 8005156:	af00      	add	r7, sp, #0
 8005158:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800515c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516c:	68d9      	ldr	r1, [r3, #12]
 800516e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	ea40 0301 	orr.w	r3, r0, r1
 8005178:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800517a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	431a      	orrs	r2, r3
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	431a      	orrs	r2, r3
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	4313      	orrs	r3, r2
 8005198:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800519c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051a8:	f021 010c 	bic.w	r1, r1, #12
 80051ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051b6:	430b      	orrs	r3, r1
 80051b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ca:	6999      	ldr	r1, [r3, #24]
 80051cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	ea40 0301 	orr.w	r3, r0, r1
 80051d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b8f      	ldr	r3, [pc, #572]	@ (800541c <UART_SetConfig+0x2cc>)
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d005      	beq.n	80051f0 <UART_SetConfig+0xa0>
 80051e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	4b8d      	ldr	r3, [pc, #564]	@ (8005420 <UART_SetConfig+0x2d0>)
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d104      	bne.n	80051fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051f0:	f7fe f8d2 	bl	8003398 <HAL_RCC_GetPCLK2Freq>
 80051f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051f8:	e003      	b.n	8005202 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051fa:	f7fe f8b9 	bl	8003370 <HAL_RCC_GetPCLK1Freq>
 80051fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800520c:	f040 810c 	bne.w	8005428 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005214:	2200      	movs	r2, #0
 8005216:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800521a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800521e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005222:	4622      	mov	r2, r4
 8005224:	462b      	mov	r3, r5
 8005226:	1891      	adds	r1, r2, r2
 8005228:	65b9      	str	r1, [r7, #88]	@ 0x58
 800522a:	415b      	adcs	r3, r3
 800522c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800522e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005232:	4621      	mov	r1, r4
 8005234:	eb12 0801 	adds.w	r8, r2, r1
 8005238:	4629      	mov	r1, r5
 800523a:	eb43 0901 	adc.w	r9, r3, r1
 800523e:	f04f 0200 	mov.w	r2, #0
 8005242:	f04f 0300 	mov.w	r3, #0
 8005246:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800524a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800524e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005252:	4690      	mov	r8, r2
 8005254:	4699      	mov	r9, r3
 8005256:	4623      	mov	r3, r4
 8005258:	eb18 0303 	adds.w	r3, r8, r3
 800525c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005260:	462b      	mov	r3, r5
 8005262:	eb49 0303 	adc.w	r3, r9, r3
 8005266:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800526a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005276:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800527a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800527e:	460b      	mov	r3, r1
 8005280:	18db      	adds	r3, r3, r3
 8005282:	653b      	str	r3, [r7, #80]	@ 0x50
 8005284:	4613      	mov	r3, r2
 8005286:	eb42 0303 	adc.w	r3, r2, r3
 800528a:	657b      	str	r3, [r7, #84]	@ 0x54
 800528c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005290:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005294:	f7fb f814 	bl	80002c0 <__aeabi_uldivmod>
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	4b61      	ldr	r3, [pc, #388]	@ (8005424 <UART_SetConfig+0x2d4>)
 800529e:	fba3 2302 	umull	r2, r3, r3, r2
 80052a2:	095b      	lsrs	r3, r3, #5
 80052a4:	011c      	lsls	r4, r3, #4
 80052a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052aa:	2200      	movs	r2, #0
 80052ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052b8:	4642      	mov	r2, r8
 80052ba:	464b      	mov	r3, r9
 80052bc:	1891      	adds	r1, r2, r2
 80052be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052c0:	415b      	adcs	r3, r3
 80052c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052c8:	4641      	mov	r1, r8
 80052ca:	eb12 0a01 	adds.w	sl, r2, r1
 80052ce:	4649      	mov	r1, r9
 80052d0:	eb43 0b01 	adc.w	fp, r3, r1
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052e8:	4692      	mov	sl, r2
 80052ea:	469b      	mov	fp, r3
 80052ec:	4643      	mov	r3, r8
 80052ee:	eb1a 0303 	adds.w	r3, sl, r3
 80052f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052f6:	464b      	mov	r3, r9
 80052f8:	eb4b 0303 	adc.w	r3, fp, r3
 80052fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800530c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005310:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005314:	460b      	mov	r3, r1
 8005316:	18db      	adds	r3, r3, r3
 8005318:	643b      	str	r3, [r7, #64]	@ 0x40
 800531a:	4613      	mov	r3, r2
 800531c:	eb42 0303 	adc.w	r3, r2, r3
 8005320:	647b      	str	r3, [r7, #68]	@ 0x44
 8005322:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005326:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800532a:	f7fa ffc9 	bl	80002c0 <__aeabi_uldivmod>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4611      	mov	r1, r2
 8005334:	4b3b      	ldr	r3, [pc, #236]	@ (8005424 <UART_SetConfig+0x2d4>)
 8005336:	fba3 2301 	umull	r2, r3, r3, r1
 800533a:	095b      	lsrs	r3, r3, #5
 800533c:	2264      	movs	r2, #100	@ 0x64
 800533e:	fb02 f303 	mul.w	r3, r2, r3
 8005342:	1acb      	subs	r3, r1, r3
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800534a:	4b36      	ldr	r3, [pc, #216]	@ (8005424 <UART_SetConfig+0x2d4>)
 800534c:	fba3 2302 	umull	r2, r3, r3, r2
 8005350:	095b      	lsrs	r3, r3, #5
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005358:	441c      	add	r4, r3
 800535a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800535e:	2200      	movs	r2, #0
 8005360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005364:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005368:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800536c:	4642      	mov	r2, r8
 800536e:	464b      	mov	r3, r9
 8005370:	1891      	adds	r1, r2, r2
 8005372:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005374:	415b      	adcs	r3, r3
 8005376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005378:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800537c:	4641      	mov	r1, r8
 800537e:	1851      	adds	r1, r2, r1
 8005380:	6339      	str	r1, [r7, #48]	@ 0x30
 8005382:	4649      	mov	r1, r9
 8005384:	414b      	adcs	r3, r1
 8005386:	637b      	str	r3, [r7, #52]	@ 0x34
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	f04f 0300 	mov.w	r3, #0
 8005390:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005394:	4659      	mov	r1, fp
 8005396:	00cb      	lsls	r3, r1, #3
 8005398:	4651      	mov	r1, sl
 800539a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800539e:	4651      	mov	r1, sl
 80053a0:	00ca      	lsls	r2, r1, #3
 80053a2:	4610      	mov	r0, r2
 80053a4:	4619      	mov	r1, r3
 80053a6:	4603      	mov	r3, r0
 80053a8:	4642      	mov	r2, r8
 80053aa:	189b      	adds	r3, r3, r2
 80053ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053b0:	464b      	mov	r3, r9
 80053b2:	460a      	mov	r2, r1
 80053b4:	eb42 0303 	adc.w	r3, r2, r3
 80053b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053d0:	460b      	mov	r3, r1
 80053d2:	18db      	adds	r3, r3, r3
 80053d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053d6:	4613      	mov	r3, r2
 80053d8:	eb42 0303 	adc.w	r3, r2, r3
 80053dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053e6:	f7fa ff6b 	bl	80002c0 <__aeabi_uldivmod>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005424 <UART_SetConfig+0x2d4>)
 80053f0:	fba3 1302 	umull	r1, r3, r3, r2
 80053f4:	095b      	lsrs	r3, r3, #5
 80053f6:	2164      	movs	r1, #100	@ 0x64
 80053f8:	fb01 f303 	mul.w	r3, r1, r3
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	3332      	adds	r3, #50	@ 0x32
 8005402:	4a08      	ldr	r2, [pc, #32]	@ (8005424 <UART_SetConfig+0x2d4>)
 8005404:	fba2 2303 	umull	r2, r3, r2, r3
 8005408:	095b      	lsrs	r3, r3, #5
 800540a:	f003 0207 	and.w	r2, r3, #7
 800540e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4422      	add	r2, r4
 8005416:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005418:	e106      	b.n	8005628 <UART_SetConfig+0x4d8>
 800541a:	bf00      	nop
 800541c:	40011000 	.word	0x40011000
 8005420:	40011400 	.word	0x40011400
 8005424:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005428:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800542c:	2200      	movs	r2, #0
 800542e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005432:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005436:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800543a:	4642      	mov	r2, r8
 800543c:	464b      	mov	r3, r9
 800543e:	1891      	adds	r1, r2, r2
 8005440:	6239      	str	r1, [r7, #32]
 8005442:	415b      	adcs	r3, r3
 8005444:	627b      	str	r3, [r7, #36]	@ 0x24
 8005446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800544a:	4641      	mov	r1, r8
 800544c:	1854      	adds	r4, r2, r1
 800544e:	4649      	mov	r1, r9
 8005450:	eb43 0501 	adc.w	r5, r3, r1
 8005454:	f04f 0200 	mov.w	r2, #0
 8005458:	f04f 0300 	mov.w	r3, #0
 800545c:	00eb      	lsls	r3, r5, #3
 800545e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005462:	00e2      	lsls	r2, r4, #3
 8005464:	4614      	mov	r4, r2
 8005466:	461d      	mov	r5, r3
 8005468:	4643      	mov	r3, r8
 800546a:	18e3      	adds	r3, r4, r3
 800546c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005470:	464b      	mov	r3, r9
 8005472:	eb45 0303 	adc.w	r3, r5, r3
 8005476:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800547a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005486:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800548a:	f04f 0200 	mov.w	r2, #0
 800548e:	f04f 0300 	mov.w	r3, #0
 8005492:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005496:	4629      	mov	r1, r5
 8005498:	008b      	lsls	r3, r1, #2
 800549a:	4621      	mov	r1, r4
 800549c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054a0:	4621      	mov	r1, r4
 80054a2:	008a      	lsls	r2, r1, #2
 80054a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054a8:	f7fa ff0a 	bl	80002c0 <__aeabi_uldivmod>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4b60      	ldr	r3, [pc, #384]	@ (8005634 <UART_SetConfig+0x4e4>)
 80054b2:	fba3 2302 	umull	r2, r3, r3, r2
 80054b6:	095b      	lsrs	r3, r3, #5
 80054b8:	011c      	lsls	r4, r3, #4
 80054ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054be:	2200      	movs	r2, #0
 80054c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054cc:	4642      	mov	r2, r8
 80054ce:	464b      	mov	r3, r9
 80054d0:	1891      	adds	r1, r2, r2
 80054d2:	61b9      	str	r1, [r7, #24]
 80054d4:	415b      	adcs	r3, r3
 80054d6:	61fb      	str	r3, [r7, #28]
 80054d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054dc:	4641      	mov	r1, r8
 80054de:	1851      	adds	r1, r2, r1
 80054e0:	6139      	str	r1, [r7, #16]
 80054e2:	4649      	mov	r1, r9
 80054e4:	414b      	adcs	r3, r1
 80054e6:	617b      	str	r3, [r7, #20]
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054f4:	4659      	mov	r1, fp
 80054f6:	00cb      	lsls	r3, r1, #3
 80054f8:	4651      	mov	r1, sl
 80054fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054fe:	4651      	mov	r1, sl
 8005500:	00ca      	lsls	r2, r1, #3
 8005502:	4610      	mov	r0, r2
 8005504:	4619      	mov	r1, r3
 8005506:	4603      	mov	r3, r0
 8005508:	4642      	mov	r2, r8
 800550a:	189b      	adds	r3, r3, r2
 800550c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005510:	464b      	mov	r3, r9
 8005512:	460a      	mov	r2, r1
 8005514:	eb42 0303 	adc.w	r3, r2, r3
 8005518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800551c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005526:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005528:	f04f 0200 	mov.w	r2, #0
 800552c:	f04f 0300 	mov.w	r3, #0
 8005530:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005534:	4649      	mov	r1, r9
 8005536:	008b      	lsls	r3, r1, #2
 8005538:	4641      	mov	r1, r8
 800553a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800553e:	4641      	mov	r1, r8
 8005540:	008a      	lsls	r2, r1, #2
 8005542:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005546:	f7fa febb 	bl	80002c0 <__aeabi_uldivmod>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	4611      	mov	r1, r2
 8005550:	4b38      	ldr	r3, [pc, #224]	@ (8005634 <UART_SetConfig+0x4e4>)
 8005552:	fba3 2301 	umull	r2, r3, r3, r1
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	2264      	movs	r2, #100	@ 0x64
 800555a:	fb02 f303 	mul.w	r3, r2, r3
 800555e:	1acb      	subs	r3, r1, r3
 8005560:	011b      	lsls	r3, r3, #4
 8005562:	3332      	adds	r3, #50	@ 0x32
 8005564:	4a33      	ldr	r2, [pc, #204]	@ (8005634 <UART_SetConfig+0x4e4>)
 8005566:	fba2 2303 	umull	r2, r3, r2, r3
 800556a:	095b      	lsrs	r3, r3, #5
 800556c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005570:	441c      	add	r4, r3
 8005572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005576:	2200      	movs	r2, #0
 8005578:	673b      	str	r3, [r7, #112]	@ 0x70
 800557a:	677a      	str	r2, [r7, #116]	@ 0x74
 800557c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005580:	4642      	mov	r2, r8
 8005582:	464b      	mov	r3, r9
 8005584:	1891      	adds	r1, r2, r2
 8005586:	60b9      	str	r1, [r7, #8]
 8005588:	415b      	adcs	r3, r3
 800558a:	60fb      	str	r3, [r7, #12]
 800558c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005590:	4641      	mov	r1, r8
 8005592:	1851      	adds	r1, r2, r1
 8005594:	6039      	str	r1, [r7, #0]
 8005596:	4649      	mov	r1, r9
 8005598:	414b      	adcs	r3, r1
 800559a:	607b      	str	r3, [r7, #4]
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055a8:	4659      	mov	r1, fp
 80055aa:	00cb      	lsls	r3, r1, #3
 80055ac:	4651      	mov	r1, sl
 80055ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055b2:	4651      	mov	r1, sl
 80055b4:	00ca      	lsls	r2, r1, #3
 80055b6:	4610      	mov	r0, r2
 80055b8:	4619      	mov	r1, r3
 80055ba:	4603      	mov	r3, r0
 80055bc:	4642      	mov	r2, r8
 80055be:	189b      	adds	r3, r3, r2
 80055c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055c2:	464b      	mov	r3, r9
 80055c4:	460a      	mov	r2, r1
 80055c6:	eb42 0303 	adc.w	r3, r2, r3
 80055ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80055d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80055d8:	f04f 0200 	mov.w	r2, #0
 80055dc:	f04f 0300 	mov.w	r3, #0
 80055e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055e4:	4649      	mov	r1, r9
 80055e6:	008b      	lsls	r3, r1, #2
 80055e8:	4641      	mov	r1, r8
 80055ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055ee:	4641      	mov	r1, r8
 80055f0:	008a      	lsls	r2, r1, #2
 80055f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055f6:	f7fa fe63 	bl	80002c0 <__aeabi_uldivmod>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <UART_SetConfig+0x4e4>)
 8005600:	fba3 1302 	umull	r1, r3, r3, r2
 8005604:	095b      	lsrs	r3, r3, #5
 8005606:	2164      	movs	r1, #100	@ 0x64
 8005608:	fb01 f303 	mul.w	r3, r1, r3
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	011b      	lsls	r3, r3, #4
 8005610:	3332      	adds	r3, #50	@ 0x32
 8005612:	4a08      	ldr	r2, [pc, #32]	@ (8005634 <UART_SetConfig+0x4e4>)
 8005614:	fba2 2303 	umull	r2, r3, r2, r3
 8005618:	095b      	lsrs	r3, r3, #5
 800561a:	f003 020f 	and.w	r2, r3, #15
 800561e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4422      	add	r2, r4
 8005626:	609a      	str	r2, [r3, #8]
}
 8005628:	bf00      	nop
 800562a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800562e:	46bd      	mov	sp, r7
 8005630:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005634:	51eb851f 	.word	0x51eb851f

08005638 <__NVIC_SetPriority>:
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	6039      	str	r1, [r7, #0]
 8005642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005648:	2b00      	cmp	r3, #0
 800564a:	db0a      	blt.n	8005662 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	b2da      	uxtb	r2, r3
 8005650:	490c      	ldr	r1, [pc, #48]	@ (8005684 <__NVIC_SetPriority+0x4c>)
 8005652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005656:	0112      	lsls	r2, r2, #4
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	440b      	add	r3, r1
 800565c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005660:	e00a      	b.n	8005678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	b2da      	uxtb	r2, r3
 8005666:	4908      	ldr	r1, [pc, #32]	@ (8005688 <__NVIC_SetPriority+0x50>)
 8005668:	79fb      	ldrb	r3, [r7, #7]
 800566a:	f003 030f 	and.w	r3, r3, #15
 800566e:	3b04      	subs	r3, #4
 8005670:	0112      	lsls	r2, r2, #4
 8005672:	b2d2      	uxtb	r2, r2
 8005674:	440b      	add	r3, r1
 8005676:	761a      	strb	r2, [r3, #24]
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	e000e100 	.word	0xe000e100
 8005688:	e000ed00 	.word	0xe000ed00

0800568c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005690:	4b05      	ldr	r3, [pc, #20]	@ (80056a8 <SysTick_Handler+0x1c>)
 8005692:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005694:	f001 fd46 	bl	8007124 <xTaskGetSchedulerState>
 8005698:	4603      	mov	r3, r0
 800569a:	2b01      	cmp	r3, #1
 800569c:	d001      	beq.n	80056a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800569e:	f002 fbd3 	bl	8007e48 <xPortSysTickHandler>
  }
}
 80056a2:	bf00      	nop
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	e000e010 	.word	0xe000e010

080056ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80056b0:	2100      	movs	r1, #0
 80056b2:	f06f 0004 	mvn.w	r0, #4
 80056b6:	f7ff ffbf 	bl	8005638 <__NVIC_SetPriority>
#endif
}
 80056ba:	bf00      	nop
 80056bc:	bd80      	pop	{r7, pc}
	...

080056c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056c6:	f3ef 8305 	mrs	r3, IPSR
 80056ca:	603b      	str	r3, [r7, #0]
  return(result);
 80056cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80056d2:	f06f 0305 	mvn.w	r3, #5
 80056d6:	607b      	str	r3, [r7, #4]
 80056d8:	e00c      	b.n	80056f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056da:	4b0a      	ldr	r3, [pc, #40]	@ (8005704 <osKernelInitialize+0x44>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d105      	bne.n	80056ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80056e2:	4b08      	ldr	r3, [pc, #32]	@ (8005704 <osKernelInitialize+0x44>)
 80056e4:	2201      	movs	r2, #1
 80056e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80056e8:	2300      	movs	r3, #0
 80056ea:	607b      	str	r3, [r7, #4]
 80056ec:	e002      	b.n	80056f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80056ee:	f04f 33ff 	mov.w	r3, #4294967295
 80056f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80056f4:	687b      	ldr	r3, [r7, #4]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	20000668 	.word	0x20000668

08005708 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800570e:	f3ef 8305 	mrs	r3, IPSR
 8005712:	603b      	str	r3, [r7, #0]
  return(result);
 8005714:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <osKernelStart+0x1a>
    stat = osErrorISR;
 800571a:	f06f 0305 	mvn.w	r3, #5
 800571e:	607b      	str	r3, [r7, #4]
 8005720:	e010      	b.n	8005744 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005722:	4b0b      	ldr	r3, [pc, #44]	@ (8005750 <osKernelStart+0x48>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d109      	bne.n	800573e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800572a:	f7ff ffbf 	bl	80056ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800572e:	4b08      	ldr	r3, [pc, #32]	@ (8005750 <osKernelStart+0x48>)
 8005730:	2202      	movs	r2, #2
 8005732:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005734:	f001 f892 	bl	800685c <vTaskStartScheduler>
      stat = osOK;
 8005738:	2300      	movs	r3, #0
 800573a:	607b      	str	r3, [r7, #4]
 800573c:	e002      	b.n	8005744 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800573e:	f04f 33ff 	mov.w	r3, #4294967295
 8005742:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005744:	687b      	ldr	r3, [r7, #4]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	20000668 	.word	0x20000668

08005754 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b08e      	sub	sp, #56	@ 0x38
 8005758:	af04      	add	r7, sp, #16
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005760:	2300      	movs	r3, #0
 8005762:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005764:	f3ef 8305 	mrs	r3, IPSR
 8005768:	617b      	str	r3, [r7, #20]
  return(result);
 800576a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800576c:	2b00      	cmp	r3, #0
 800576e:	d17e      	bne.n	800586e <osThreadNew+0x11a>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d07b      	beq.n	800586e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005776:	2380      	movs	r3, #128	@ 0x80
 8005778:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800577a:	2318      	movs	r3, #24
 800577c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800577e:	2300      	movs	r3, #0
 8005780:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005782:	f04f 33ff 	mov.w	r3, #4294967295
 8005786:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d045      	beq.n	800581a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d002      	beq.n	800579c <osThreadNew+0x48>
        name = attr->name;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d008      	beq.n	80057c2 <osThreadNew+0x6e>
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	2b38      	cmp	r3, #56	@ 0x38
 80057b4:	d805      	bhi.n	80057c2 <osThreadNew+0x6e>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <osThreadNew+0x72>
        return (NULL);
 80057c2:	2300      	movs	r3, #0
 80057c4:	e054      	b.n	8005870 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	089b      	lsrs	r3, r3, #2
 80057d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00e      	beq.n	80057fc <osThreadNew+0xa8>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	2ba7      	cmp	r3, #167	@ 0xa7
 80057e4:	d90a      	bls.n	80057fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d006      	beq.n	80057fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d002      	beq.n	80057fc <osThreadNew+0xa8>
        mem = 1;
 80057f6:	2301      	movs	r3, #1
 80057f8:	61bb      	str	r3, [r7, #24]
 80057fa:	e010      	b.n	800581e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10c      	bne.n	800581e <osThreadNew+0xca>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d108      	bne.n	800581e <osThreadNew+0xca>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d104      	bne.n	800581e <osThreadNew+0xca>
          mem = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	61bb      	str	r3, [r7, #24]
 8005818:	e001      	b.n	800581e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800581a:	2300      	movs	r3, #0
 800581c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d110      	bne.n	8005846 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800582c:	9202      	str	r2, [sp, #8]
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 fe1a 	bl	8006474 <xTaskCreateStatic>
 8005840:	4603      	mov	r3, r0
 8005842:	613b      	str	r3, [r7, #16]
 8005844:	e013      	b.n	800586e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d110      	bne.n	800586e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800584c:	6a3b      	ldr	r3, [r7, #32]
 800584e:	b29a      	uxth	r2, r3
 8005850:	f107 0310 	add.w	r3, r7, #16
 8005854:	9301      	str	r3, [sp, #4]
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 fe68 	bl	8006534 <xTaskCreate>
 8005864:	4603      	mov	r3, r0
 8005866:	2b01      	cmp	r3, #1
 8005868:	d001      	beq.n	800586e <osThreadNew+0x11a>
            hTask = NULL;
 800586a:	2300      	movs	r3, #0
 800586c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800586e:	693b      	ldr	r3, [r7, #16]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3728      	adds	r7, #40	@ 0x28
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005880:	f3ef 8305 	mrs	r3, IPSR
 8005884:	60bb      	str	r3, [r7, #8]
  return(result);
 8005886:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <osDelay+0x1c>
    stat = osErrorISR;
 800588c:	f06f 0305 	mvn.w	r3, #5
 8005890:	60fb      	str	r3, [r7, #12]
 8005892:	e007      	b.n	80058a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005894:	2300      	movs	r3, #0
 8005896:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d002      	beq.n	80058a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 ffa6 	bl	80067f0 <vTaskDelay>
    }
  }

  return (stat);
 80058a4:	68fb      	ldr	r3, [r7, #12]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4a07      	ldr	r2, [pc, #28]	@ (80058dc <vApplicationGetIdleTaskMemory+0x2c>)
 80058c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4a06      	ldr	r2, [pc, #24]	@ (80058e0 <vApplicationGetIdleTaskMemory+0x30>)
 80058c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2280      	movs	r2, #128	@ 0x80
 80058cc:	601a      	str	r2, [r3, #0]
}
 80058ce:	bf00      	nop
 80058d0:	3714      	adds	r7, #20
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	2000066c 	.word	0x2000066c
 80058e0:	20000714 	.word	0x20000714

080058e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4a07      	ldr	r2, [pc, #28]	@ (8005910 <vApplicationGetTimerTaskMemory+0x2c>)
 80058f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	4a06      	ldr	r2, [pc, #24]	@ (8005914 <vApplicationGetTimerTaskMemory+0x30>)
 80058fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005902:	601a      	str	r2, [r3, #0]
}
 8005904:	bf00      	nop
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	20000914 	.word	0x20000914
 8005914:	200009bc 	.word	0x200009bc

08005918 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f103 0208 	add.w	r2, r3, #8
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f04f 32ff 	mov.w	r2, #4294967295
 8005930:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f103 0208 	add.w	r2, r3, #8
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f103 0208 	add.w	r2, r3, #8
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005966:	bf00      	nop
 8005968:	370c      	adds	r7, #12
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr

08005972 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005972:	b480      	push	{r7}
 8005974:	b085      	sub	sp, #20
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
 800597a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	683a      	ldr	r2, [r7, #0]
 8005996:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	601a      	str	r2, [r3, #0]
}
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059ba:	b480      	push	{r7}
 80059bc:	b085      	sub	sp, #20
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d0:	d103      	bne.n	80059da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	60fb      	str	r3, [r7, #12]
 80059d8:	e00c      	b.n	80059f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	3308      	adds	r3, #8
 80059de:	60fb      	str	r3, [r7, #12]
 80059e0:	e002      	b.n	80059e8 <vListInsert+0x2e>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d2f6      	bcs.n	80059e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	601a      	str	r2, [r3, #0]
}
 8005a20:	bf00      	nop
 8005a22:	3714      	adds	r7, #20
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6892      	ldr	r2, [r2, #8]
 8005a42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6852      	ldr	r2, [r2, #4]
 8005a4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d103      	bne.n	8005a60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	1e5a      	subs	r2, r3, #1
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3714      	adds	r7, #20
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d10b      	bne.n	8005aac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a98:	f383 8811 	msr	BASEPRI, r3
 8005a9c:	f3bf 8f6f 	isb	sy
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005aa6:	bf00      	nop
 8005aa8:	bf00      	nop
 8005aaa:	e7fd      	b.n	8005aa8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005aac:	f002 f93c 	bl	8007d28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab8:	68f9      	ldr	r1, [r7, #12]
 8005aba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005abc:	fb01 f303 	mul.w	r3, r1, r3
 8005ac0:	441a      	add	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005adc:	3b01      	subs	r3, #1
 8005ade:	68f9      	ldr	r1, [r7, #12]
 8005ae0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ae2:	fb01 f303 	mul.w	r3, r1, r3
 8005ae6:	441a      	add	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	22ff      	movs	r2, #255	@ 0xff
 8005af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	22ff      	movs	r2, #255	@ 0xff
 8005af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d114      	bne.n	8005b2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d01a      	beq.n	8005b40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	3310      	adds	r3, #16
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f001 f942 	bl	8006d98 <xTaskRemoveFromEventList>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d012      	beq.n	8005b40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b50 <xQueueGenericReset+0xd0>)
 8005b1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	e009      	b.n	8005b40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	3310      	adds	r3, #16
 8005b30:	4618      	mov	r0, r3
 8005b32:	f7ff fef1 	bl	8005918 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3324      	adds	r3, #36	@ 0x24
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff feec 	bl	8005918 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b40:	f002 f924 	bl	8007d8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b44:	2301      	movs	r3, #1
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	e000ed04 	.word	0xe000ed04

08005b54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08e      	sub	sp, #56	@ 0x38
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
 8005b60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10b      	bne.n	8005b80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b7a:	bf00      	nop
 8005b7c:	bf00      	nop
 8005b7e:	e7fd      	b.n	8005b7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10b      	bne.n	8005b9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b98:	bf00      	nop
 8005b9a:	bf00      	nop
 8005b9c:	e7fd      	b.n	8005b9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <xQueueGenericCreateStatic+0x56>
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <xQueueGenericCreateStatic+0x5a>
 8005baa:	2301      	movs	r3, #1
 8005bac:	e000      	b.n	8005bb0 <xQueueGenericCreateStatic+0x5c>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10b      	bne.n	8005bcc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	623b      	str	r3, [r7, #32]
}
 8005bc6:	bf00      	nop
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d102      	bne.n	8005bd8 <xQueueGenericCreateStatic+0x84>
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d101      	bne.n	8005bdc <xQueueGenericCreateStatic+0x88>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <xQueueGenericCreateStatic+0x8a>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10b      	bne.n	8005bfa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	61fb      	str	r3, [r7, #28]
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop
 8005bf8:	e7fd      	b.n	8005bf6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005bfa:	2350      	movs	r3, #80	@ 0x50
 8005bfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2b50      	cmp	r3, #80	@ 0x50
 8005c02:	d00b      	beq.n	8005c1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	61bb      	str	r3, [r7, #24]
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00d      	beq.n	8005c44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	68b9      	ldr	r1, [r7, #8]
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f000 f805 	bl	8005c4e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3730      	adds	r7, #48	@ 0x30
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b084      	sub	sp, #16
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	607a      	str	r2, [r7, #4]
 8005c5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d103      	bne.n	8005c6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	601a      	str	r2, [r3, #0]
 8005c68:	e002      	b.n	8005c70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	69b8      	ldr	r0, [r7, #24]
 8005c80:	f7ff fefe 	bl	8005a80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	78fa      	ldrb	r2, [r7, #3]
 8005c88:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005c8c:	bf00      	nop
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b08e      	sub	sp, #56	@ 0x38
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	607a      	str	r2, [r7, #4]
 8005ca0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10b      	bne.n	8005cc8 <xQueueGenericSend+0x34>
	__asm volatile
 8005cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb4:	f383 8811 	msr	BASEPRI, r3
 8005cb8:	f3bf 8f6f 	isb	sy
 8005cbc:	f3bf 8f4f 	dsb	sy
 8005cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005cc2:	bf00      	nop
 8005cc4:	bf00      	nop
 8005cc6:	e7fd      	b.n	8005cc4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <xQueueGenericSend+0x42>
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <xQueueGenericSend+0x46>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e000      	b.n	8005cdc <xQueueGenericSend+0x48>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10b      	bne.n	8005cf8 <xQueueGenericSend+0x64>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005cf2:	bf00      	nop
 8005cf4:	bf00      	nop
 8005cf6:	e7fd      	b.n	8005cf4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d103      	bne.n	8005d06 <xQueueGenericSend+0x72>
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <xQueueGenericSend+0x76>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <xQueueGenericSend+0x78>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10b      	bne.n	8005d28 <xQueueGenericSend+0x94>
	__asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	623b      	str	r3, [r7, #32]
}
 8005d22:	bf00      	nop
 8005d24:	bf00      	nop
 8005d26:	e7fd      	b.n	8005d24 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d28:	f001 f9fc 	bl	8007124 <xTaskGetSchedulerState>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d102      	bne.n	8005d38 <xQueueGenericSend+0xa4>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <xQueueGenericSend+0xa8>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <xQueueGenericSend+0xaa>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10b      	bne.n	8005d5a <xQueueGenericSend+0xc6>
	__asm volatile
 8005d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d46:	f383 8811 	msr	BASEPRI, r3
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	61fb      	str	r3, [r7, #28]
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop
 8005d58:	e7fd      	b.n	8005d56 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d5a:	f001 ffe5 	bl	8007d28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <xQueueGenericSend+0xdc>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d129      	bne.n	8005dc4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d70:	683a      	ldr	r2, [r7, #0]
 8005d72:	68b9      	ldr	r1, [r7, #8]
 8005d74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d76:	f000 fa0f 	bl	8006198 <prvCopyDataToQueue>
 8005d7a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d010      	beq.n	8005da6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d86:	3324      	adds	r3, #36	@ 0x24
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f001 f805 	bl	8006d98 <xTaskRemoveFromEventList>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d013      	beq.n	8005dbc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d94:	4b3f      	ldr	r3, [pc, #252]	@ (8005e94 <xQueueGenericSend+0x200>)
 8005d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9a:	601a      	str	r2, [r3, #0]
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	e00a      	b.n	8005dbc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d007      	beq.n	8005dbc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005dac:	4b39      	ldr	r3, [pc, #228]	@ (8005e94 <xQueueGenericSend+0x200>)
 8005dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005dbc:	f001 ffe6 	bl	8007d8c <vPortExitCritical>
				return pdPASS;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e063      	b.n	8005e8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d103      	bne.n	8005dd2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005dca:	f001 ffdf 	bl	8007d8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	e05c      	b.n	8005e8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d106      	bne.n	8005de6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005dd8:	f107 0314 	add.w	r3, r7, #20
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f001 f83f 	bl	8006e60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005de2:	2301      	movs	r3, #1
 8005de4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005de6:	f001 ffd1 	bl	8007d8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005dea:	f000 fda7 	bl	800693c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005dee:	f001 ff9b 	bl	8007d28 <vPortEnterCritical>
 8005df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005df8:	b25b      	sxtb	r3, r3
 8005dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfe:	d103      	bne.n	8005e08 <xQueueGenericSend+0x174>
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e0e:	b25b      	sxtb	r3, r3
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e14:	d103      	bne.n	8005e1e <xQueueGenericSend+0x18a>
 8005e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e1e:	f001 ffb5 	bl	8007d8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e22:	1d3a      	adds	r2, r7, #4
 8005e24:	f107 0314 	add.w	r3, r7, #20
 8005e28:	4611      	mov	r1, r2
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f001 f82e 	bl	8006e8c <xTaskCheckForTimeOut>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d124      	bne.n	8005e80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e38:	f000 faa6 	bl	8006388 <prvIsQueueFull>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d018      	beq.n	8005e74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e44:	3310      	adds	r3, #16
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	4611      	mov	r1, r2
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 ff52 	bl	8006cf4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e52:	f000 fa31 	bl	80062b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e56:	f000 fd7f 	bl	8006958 <xTaskResumeAll>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f47f af7c 	bne.w	8005d5a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005e62:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <xQueueGenericSend+0x200>)
 8005e64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	f3bf 8f6f 	isb	sy
 8005e72:	e772      	b.n	8005d5a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e76:	f000 fa1f 	bl	80062b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e7a:	f000 fd6d 	bl	8006958 <xTaskResumeAll>
 8005e7e:	e76c      	b.n	8005d5a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e82:	f000 fa19 	bl	80062b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e86:	f000 fd67 	bl	8006958 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3738      	adds	r7, #56	@ 0x38
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	e000ed04 	.word	0xe000ed04

08005e98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b090      	sub	sp, #64	@ 0x40
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10b      	bne.n	8005ec8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ec2:	bf00      	nop
 8005ec4:	bf00      	nop
 8005ec6:	e7fd      	b.n	8005ec4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d103      	bne.n	8005ed6 <xQueueGenericSendFromISR+0x3e>
 8005ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <xQueueGenericSendFromISR+0x42>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e000      	b.n	8005edc <xQueueGenericSendFromISR+0x44>
 8005eda:	2300      	movs	r3, #0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10b      	bne.n	8005ef8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ef2:	bf00      	nop
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d103      	bne.n	8005f06 <xQueueGenericSendFromISR+0x6e>
 8005efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d101      	bne.n	8005f0a <xQueueGenericSendFromISR+0x72>
 8005f06:	2301      	movs	r3, #1
 8005f08:	e000      	b.n	8005f0c <xQueueGenericSendFromISR+0x74>
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10b      	bne.n	8005f28 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	623b      	str	r3, [r7, #32]
}
 8005f22:	bf00      	nop
 8005f24:	bf00      	nop
 8005f26:	e7fd      	b.n	8005f24 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f28:	f001 ffde 	bl	8007ee8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f2c:	f3ef 8211 	mrs	r2, BASEPRI
 8005f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f34:	f383 8811 	msr	BASEPRI, r3
 8005f38:	f3bf 8f6f 	isb	sy
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	61fa      	str	r2, [r7, #28]
 8005f42:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005f44:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f46:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d302      	bcc.n	8005f5a <xQueueGenericSendFromISR+0xc2>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d12f      	bne.n	8005fba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	68b9      	ldr	r1, [r7, #8]
 8005f6e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005f70:	f000 f912 	bl	8006198 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f74:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7c:	d112      	bne.n	8005fa4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d016      	beq.n	8005fb4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f88:	3324      	adds	r3, #36	@ 0x24
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f000 ff04 	bl	8006d98 <xTaskRemoveFromEventList>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00e      	beq.n	8005fb4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00b      	beq.n	8005fb4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	e007      	b.n	8005fb4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005fa4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005fa8:	3301      	adds	r3, #1
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	b25a      	sxtb	r2, r3
 8005fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005fb8:	e001      	b.n	8005fbe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fc0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005fc8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3740      	adds	r7, #64	@ 0x40
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b08c      	sub	sp, #48	@ 0x30
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10b      	bne.n	8006006 <xQueueReceive+0x32>
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	623b      	str	r3, [r7, #32]
}
 8006000:	bf00      	nop
 8006002:	bf00      	nop
 8006004:	e7fd      	b.n	8006002 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d103      	bne.n	8006014 <xQueueReceive+0x40>
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <xQueueReceive+0x44>
 8006014:	2301      	movs	r3, #1
 8006016:	e000      	b.n	800601a <xQueueReceive+0x46>
 8006018:	2300      	movs	r3, #0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10b      	bne.n	8006036 <xQueueReceive+0x62>
	__asm volatile
 800601e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006022:	f383 8811 	msr	BASEPRI, r3
 8006026:	f3bf 8f6f 	isb	sy
 800602a:	f3bf 8f4f 	dsb	sy
 800602e:	61fb      	str	r3, [r7, #28]
}
 8006030:	bf00      	nop
 8006032:	bf00      	nop
 8006034:	e7fd      	b.n	8006032 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006036:	f001 f875 	bl	8007124 <xTaskGetSchedulerState>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d102      	bne.n	8006046 <xQueueReceive+0x72>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <xQueueReceive+0x76>
 8006046:	2301      	movs	r3, #1
 8006048:	e000      	b.n	800604c <xQueueReceive+0x78>
 800604a:	2300      	movs	r3, #0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10b      	bne.n	8006068 <xQueueReceive+0x94>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	61bb      	str	r3, [r7, #24]
}
 8006062:	bf00      	nop
 8006064:	bf00      	nop
 8006066:	e7fd      	b.n	8006064 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006068:	f001 fe5e 	bl	8007d28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01f      	beq.n	80060b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800607c:	f000 f8f6 	bl	800626c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006082:	1e5a      	subs	r2, r3, #1
 8006084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006086:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00f      	beq.n	80060b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	3310      	adds	r3, #16
 8006094:	4618      	mov	r0, r3
 8006096:	f000 fe7f 	bl	8006d98 <xTaskRemoveFromEventList>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d007      	beq.n	80060b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80060a0:	4b3c      	ldr	r3, [pc, #240]	@ (8006194 <xQueueReceive+0x1c0>)
 80060a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80060b0:	f001 fe6c 	bl	8007d8c <vPortExitCritical>
				return pdPASS;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e069      	b.n	800618c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d103      	bne.n	80060c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060be:	f001 fe65 	bl	8007d8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e062      	b.n	800618c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d106      	bne.n	80060da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060cc:	f107 0310 	add.w	r3, r7, #16
 80060d0:	4618      	mov	r0, r3
 80060d2:	f000 fec5 	bl	8006e60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060d6:	2301      	movs	r3, #1
 80060d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060da:	f001 fe57 	bl	8007d8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060de:	f000 fc2d 	bl	800693c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060e2:	f001 fe21 	bl	8007d28 <vPortEnterCritical>
 80060e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060ec:	b25b      	sxtb	r3, r3
 80060ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f2:	d103      	bne.n	80060fc <xQueueReceive+0x128>
 80060f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006102:	b25b      	sxtb	r3, r3
 8006104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006108:	d103      	bne.n	8006112 <xQueueReceive+0x13e>
 800610a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006112:	f001 fe3b 	bl	8007d8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006116:	1d3a      	adds	r2, r7, #4
 8006118:	f107 0310 	add.w	r3, r7, #16
 800611c:	4611      	mov	r1, r2
 800611e:	4618      	mov	r0, r3
 8006120:	f000 feb4 	bl	8006e8c <xTaskCheckForTimeOut>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d123      	bne.n	8006172 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800612a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800612c:	f000 f916 	bl	800635c <prvIsQueueEmpty>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d017      	beq.n	8006166 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006138:	3324      	adds	r3, #36	@ 0x24
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	4611      	mov	r1, r2
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fdd8 	bl	8006cf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006144:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006146:	f000 f8b7 	bl	80062b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800614a:	f000 fc05 	bl	8006958 <xTaskResumeAll>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d189      	bne.n	8006068 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006154:	4b0f      	ldr	r3, [pc, #60]	@ (8006194 <xQueueReceive+0x1c0>)
 8006156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800615a:	601a      	str	r2, [r3, #0]
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	e780      	b.n	8006068 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006166:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006168:	f000 f8a6 	bl	80062b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800616c:	f000 fbf4 	bl	8006958 <xTaskResumeAll>
 8006170:	e77a      	b.n	8006068 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006172:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006174:	f000 f8a0 	bl	80062b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006178:	f000 fbee 	bl	8006958 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800617c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800617e:	f000 f8ed 	bl	800635c <prvIsQueueEmpty>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	f43f af6f 	beq.w	8006068 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800618a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800618c:	4618      	mov	r0, r3
 800618e:	3730      	adds	r7, #48	@ 0x30
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	e000ed04 	.word	0xe000ed04

08006198 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80061a4:	2300      	movs	r3, #0
 80061a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d14d      	bne.n	800625a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 ffcc 	bl	8007160 <xTaskPriorityDisinherit>
 80061c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	609a      	str	r2, [r3, #8]
 80061d0:	e043      	b.n	800625a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d119      	bne.n	800620c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6858      	ldr	r0, [r3, #4]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e0:	461a      	mov	r2, r3
 80061e2:	68b9      	ldr	r1, [r7, #8]
 80061e4:	f002 f98e 	bl	8008504 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f0:	441a      	add	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d32b      	bcc.n	800625a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	605a      	str	r2, [r3, #4]
 800620a:	e026      	b.n	800625a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	68d8      	ldr	r0, [r3, #12]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006214:	461a      	mov	r2, r3
 8006216:	68b9      	ldr	r1, [r7, #8]
 8006218:	f002 f974 	bl	8008504 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	425b      	negs	r3, r3
 8006226:	441a      	add	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	d207      	bcs.n	8006248 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006240:	425b      	negs	r3, r3
 8006242:	441a      	add	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b02      	cmp	r3, #2
 800624c:	d105      	bne.n	800625a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d002      	beq.n	800625a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	3b01      	subs	r3, #1
 8006258:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006262:	697b      	ldr	r3, [r7, #20]
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627a:	2b00      	cmp	r3, #0
 800627c:	d018      	beq.n	80062b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006286:	441a      	add	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	429a      	cmp	r2, r3
 8006296:	d303      	bcc.n	80062a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	68d9      	ldr	r1, [r3, #12]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a8:	461a      	mov	r2, r3
 80062aa:	6838      	ldr	r0, [r7, #0]
 80062ac:	f002 f92a 	bl	8008504 <memcpy>
	}
}
 80062b0:	bf00      	nop
 80062b2:	3708      	adds	r7, #8
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80062c0:	f001 fd32 	bl	8007d28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062cc:	e011      	b.n	80062f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d012      	beq.n	80062fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	3324      	adds	r3, #36	@ 0x24
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 fd5c 	bl	8006d98 <xTaskRemoveFromEventList>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80062e6:	f000 fe35 	bl	8006f54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	dce9      	bgt.n	80062ce <prvUnlockQueue+0x16>
 80062fa:	e000      	b.n	80062fe <prvUnlockQueue+0x46>
					break;
 80062fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	22ff      	movs	r2, #255	@ 0xff
 8006302:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006306:	f001 fd41 	bl	8007d8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800630a:	f001 fd0d 	bl	8007d28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006314:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006316:	e011      	b.n	800633c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d012      	beq.n	8006346 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3310      	adds	r3, #16
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fd37 	bl	8006d98 <xTaskRemoveFromEventList>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006330:	f000 fe10 	bl	8006f54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006334:	7bbb      	ldrb	r3, [r7, #14]
 8006336:	3b01      	subs	r3, #1
 8006338:	b2db      	uxtb	r3, r3
 800633a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800633c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006340:	2b00      	cmp	r3, #0
 8006342:	dce9      	bgt.n	8006318 <prvUnlockQueue+0x60>
 8006344:	e000      	b.n	8006348 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006346:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	22ff      	movs	r2, #255	@ 0xff
 800634c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006350:	f001 fd1c 	bl	8007d8c <vPortExitCritical>
}
 8006354:	bf00      	nop
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006364:	f001 fce0 	bl	8007d28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636c:	2b00      	cmp	r3, #0
 800636e:	d102      	bne.n	8006376 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006370:	2301      	movs	r3, #1
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	e001      	b.n	800637a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006376:	2300      	movs	r3, #0
 8006378:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800637a:	f001 fd07 	bl	8007d8c <vPortExitCritical>

	return xReturn;
 800637e:	68fb      	ldr	r3, [r7, #12]
}
 8006380:	4618      	mov	r0, r3
 8006382:	3710      	adds	r7, #16
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006390:	f001 fcca 	bl	8007d28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800639c:	429a      	cmp	r2, r3
 800639e:	d102      	bne.n	80063a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80063a0:	2301      	movs	r3, #1
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	e001      	b.n	80063aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063aa:	f001 fcef 	bl	8007d8c <vPortExitCritical>

	return xReturn;
 80063ae:	68fb      	ldr	r3, [r7, #12]
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063c2:	2300      	movs	r3, #0
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	e014      	b.n	80063f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80063c8:	4a0f      	ldr	r2, [pc, #60]	@ (8006408 <vQueueAddToRegistry+0x50>)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10b      	bne.n	80063ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80063d4:	490c      	ldr	r1, [pc, #48]	@ (8006408 <vQueueAddToRegistry+0x50>)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80063de:	4a0a      	ldr	r2, [pc, #40]	@ (8006408 <vQueueAddToRegistry+0x50>)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	4413      	add	r3, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80063ea:	e006      	b.n	80063fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	3301      	adds	r3, #1
 80063f0:	60fb      	str	r3, [r7, #12]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2b07      	cmp	r3, #7
 80063f6:	d9e7      	bls.n	80063c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	20000dbc 	.word	0x20000dbc

0800640c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800641c:	f001 fc84 	bl	8007d28 <vPortEnterCritical>
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006426:	b25b      	sxtb	r3, r3
 8006428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642c:	d103      	bne.n	8006436 <vQueueWaitForMessageRestricted+0x2a>
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800643c:	b25b      	sxtb	r3, r3
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d103      	bne.n	800644c <vQueueWaitForMessageRestricted+0x40>
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800644c:	f001 fc9e 	bl	8007d8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006454:	2b00      	cmp	r3, #0
 8006456:	d106      	bne.n	8006466 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	3324      	adds	r3, #36	@ 0x24
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	68b9      	ldr	r1, [r7, #8]
 8006460:	4618      	mov	r0, r3
 8006462:	f000 fc6d 	bl	8006d40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006466:	6978      	ldr	r0, [r7, #20]
 8006468:	f7ff ff26 	bl	80062b8 <prvUnlockQueue>
	}
 800646c:	bf00      	nop
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08e      	sub	sp, #56	@ 0x38
 8006478:	af04      	add	r7, sp, #16
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	623b      	str	r3, [r7, #32]
}
 800649a:	bf00      	nop
 800649c:	bf00      	nop
 800649e:	e7fd      	b.n	800649c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10b      	bne.n	80064be <xTaskCreateStatic+0x4a>
	__asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	61fb      	str	r3, [r7, #28]
}
 80064b8:	bf00      	nop
 80064ba:	bf00      	nop
 80064bc:	e7fd      	b.n	80064ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064be:	23a8      	movs	r3, #168	@ 0xa8
 80064c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	2ba8      	cmp	r3, #168	@ 0xa8
 80064c6:	d00b      	beq.n	80064e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	61bb      	str	r3, [r7, #24]
}
 80064da:	bf00      	nop
 80064dc:	bf00      	nop
 80064de:	e7fd      	b.n	80064dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80064e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80064e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01e      	beq.n	8006526 <xTaskCreateStatic+0xb2>
 80064e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d01b      	beq.n	8006526 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80064f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80064f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80064f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006500:	2300      	movs	r3, #0
 8006502:	9303      	str	r3, [sp, #12]
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	9302      	str	r3, [sp, #8]
 8006508:	f107 0314 	add.w	r3, r7, #20
 800650c:	9301      	str	r3, [sp, #4]
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	68b9      	ldr	r1, [r7, #8]
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 f851 	bl	80065c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800651e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006520:	f000 f8f6 	bl	8006710 <prvAddNewTaskToReadyList>
 8006524:	e001      	b.n	800652a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006526:	2300      	movs	r3, #0
 8006528:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800652a:	697b      	ldr	r3, [r7, #20]
	}
 800652c:	4618      	mov	r0, r3
 800652e:	3728      	adds	r7, #40	@ 0x28
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08c      	sub	sp, #48	@ 0x30
 8006538:	af04      	add	r7, sp, #16
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	603b      	str	r3, [r7, #0]
 8006540:	4613      	mov	r3, r2
 8006542:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006544:	88fb      	ldrh	r3, [r7, #6]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4618      	mov	r0, r3
 800654a:	f001 fd0f 	bl	8007f6c <pvPortMalloc>
 800654e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00e      	beq.n	8006574 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006556:	20a8      	movs	r0, #168	@ 0xa8
 8006558:	f001 fd08 	bl	8007f6c <pvPortMalloc>
 800655c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d003      	beq.n	800656c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	631a      	str	r2, [r3, #48]	@ 0x30
 800656a:	e005      	b.n	8006578 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800656c:	6978      	ldr	r0, [r7, #20]
 800656e:	f001 fdcb 	bl	8008108 <vPortFree>
 8006572:	e001      	b.n	8006578 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006574:	2300      	movs	r3, #0
 8006576:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d017      	beq.n	80065ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006586:	88fa      	ldrh	r2, [r7, #6]
 8006588:	2300      	movs	r3, #0
 800658a:	9303      	str	r3, [sp, #12]
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	9302      	str	r3, [sp, #8]
 8006590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006592:	9301      	str	r3, [sp, #4]
 8006594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	68b9      	ldr	r1, [r7, #8]
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f000 f80f 	bl	80065c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065a2:	69f8      	ldr	r0, [r7, #28]
 80065a4:	f000 f8b4 	bl	8006710 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065a8:	2301      	movs	r3, #1
 80065aa:	61bb      	str	r3, [r7, #24]
 80065ac:	e002      	b.n	80065b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065ae:	f04f 33ff 	mov.w	r3, #4294967295
 80065b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065b4:	69bb      	ldr	r3, [r7, #24]
	}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3720      	adds	r7, #32
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b088      	sub	sp, #32
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80065ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	461a      	mov	r2, r3
 80065d8:	21a5      	movs	r1, #165	@ 0xa5
 80065da:	f001 ff09 	bl	80083f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80065e8:	3b01      	subs	r3, #1
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	f023 0307 	bic.w	r3, r3, #7
 80065f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	f003 0307 	and.w	r3, r3, #7
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00b      	beq.n	800661a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006606:	f383 8811 	msr	BASEPRI, r3
 800660a:	f3bf 8f6f 	isb	sy
 800660e:	f3bf 8f4f 	dsb	sy
 8006612:	617b      	str	r3, [r7, #20]
}
 8006614:	bf00      	nop
 8006616:	bf00      	nop
 8006618:	e7fd      	b.n	8006616 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d01f      	beq.n	8006660 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006620:	2300      	movs	r3, #0
 8006622:	61fb      	str	r3, [r7, #28]
 8006624:	e012      	b.n	800664c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	4413      	add	r3, r2
 800662c:	7819      	ldrb	r1, [r3, #0]
 800662e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	4413      	add	r3, r2
 8006634:	3334      	adds	r3, #52	@ 0x34
 8006636:	460a      	mov	r2, r1
 8006638:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	4413      	add	r3, r2
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d006      	beq.n	8006654 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	3301      	adds	r3, #1
 800664a:	61fb      	str	r3, [r7, #28]
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	2b0f      	cmp	r3, #15
 8006650:	d9e9      	bls.n	8006626 <prvInitialiseNewTask+0x66>
 8006652:	e000      	b.n	8006656 <prvInitialiseNewTask+0x96>
			{
				break;
 8006654:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006658:	2200      	movs	r2, #0
 800665a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800665e:	e003      	b.n	8006668 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	2200      	movs	r2, #0
 8006664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800666a:	2b37      	cmp	r3, #55	@ 0x37
 800666c:	d901      	bls.n	8006672 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800666e:	2337      	movs	r3, #55	@ 0x37
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006676:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800667c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800667e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006680:	2200      	movs	r2, #0
 8006682:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006686:	3304      	adds	r3, #4
 8006688:	4618      	mov	r0, r3
 800668a:	f7ff f965 	bl	8005958 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800668e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006690:	3318      	adds	r3, #24
 8006692:	4618      	mov	r0, r3
 8006694:	f7ff f960 	bl	8005958 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800669c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800669e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80066a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	2200      	movs	r2, #0
 80066b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80066be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c0:	3354      	adds	r3, #84	@ 0x54
 80066c2:	224c      	movs	r2, #76	@ 0x4c
 80066c4:	2100      	movs	r1, #0
 80066c6:	4618      	mov	r0, r3
 80066c8:	f001 fe92 	bl	80083f0 <memset>
 80066cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ce:	4a0d      	ldr	r2, [pc, #52]	@ (8006704 <prvInitialiseNewTask+0x144>)
 80066d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80066d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d4:	4a0c      	ldr	r2, [pc, #48]	@ (8006708 <prvInitialiseNewTask+0x148>)
 80066d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066da:	4a0c      	ldr	r2, [pc, #48]	@ (800670c <prvInitialiseNewTask+0x14c>)
 80066dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80066de:	683a      	ldr	r2, [r7, #0]
 80066e0:	68f9      	ldr	r1, [r7, #12]
 80066e2:	69b8      	ldr	r0, [r7, #24]
 80066e4:	f001 f9ec 	bl	8007ac0 <pxPortInitialiseStack>
 80066e8:	4602      	mov	r2, r0
 80066ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80066ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d002      	beq.n	80066fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80066f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066fa:	bf00      	nop
 80066fc:	3720      	adds	r7, #32
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	20005050 	.word	0x20005050
 8006708:	200050b8 	.word	0x200050b8
 800670c:	20005120 	.word	0x20005120

08006710 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006718:	f001 fb06 	bl	8007d28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800671c:	4b2d      	ldr	r3, [pc, #180]	@ (80067d4 <prvAddNewTaskToReadyList+0xc4>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	3301      	adds	r3, #1
 8006722:	4a2c      	ldr	r2, [pc, #176]	@ (80067d4 <prvAddNewTaskToReadyList+0xc4>)
 8006724:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006726:	4b2c      	ldr	r3, [pc, #176]	@ (80067d8 <prvAddNewTaskToReadyList+0xc8>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d109      	bne.n	8006742 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800672e:	4a2a      	ldr	r2, [pc, #168]	@ (80067d8 <prvAddNewTaskToReadyList+0xc8>)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006734:	4b27      	ldr	r3, [pc, #156]	@ (80067d4 <prvAddNewTaskToReadyList+0xc4>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d110      	bne.n	800675e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800673c:	f000 fc2e 	bl	8006f9c <prvInitialiseTaskLists>
 8006740:	e00d      	b.n	800675e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006742:	4b26      	ldr	r3, [pc, #152]	@ (80067dc <prvAddNewTaskToReadyList+0xcc>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d109      	bne.n	800675e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800674a:	4b23      	ldr	r3, [pc, #140]	@ (80067d8 <prvAddNewTaskToReadyList+0xc8>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006754:	429a      	cmp	r2, r3
 8006756:	d802      	bhi.n	800675e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006758:	4a1f      	ldr	r2, [pc, #124]	@ (80067d8 <prvAddNewTaskToReadyList+0xc8>)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800675e:	4b20      	ldr	r3, [pc, #128]	@ (80067e0 <prvAddNewTaskToReadyList+0xd0>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	4a1e      	ldr	r2, [pc, #120]	@ (80067e0 <prvAddNewTaskToReadyList+0xd0>)
 8006766:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006768:	4b1d      	ldr	r3, [pc, #116]	@ (80067e0 <prvAddNewTaskToReadyList+0xd0>)
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006774:	4b1b      	ldr	r3, [pc, #108]	@ (80067e4 <prvAddNewTaskToReadyList+0xd4>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	429a      	cmp	r2, r3
 800677a:	d903      	bls.n	8006784 <prvAddNewTaskToReadyList+0x74>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006780:	4a18      	ldr	r2, [pc, #96]	@ (80067e4 <prvAddNewTaskToReadyList+0xd4>)
 8006782:	6013      	str	r3, [r2, #0]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006788:	4613      	mov	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	4a15      	ldr	r2, [pc, #84]	@ (80067e8 <prvAddNewTaskToReadyList+0xd8>)
 8006792:	441a      	add	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	3304      	adds	r3, #4
 8006798:	4619      	mov	r1, r3
 800679a:	4610      	mov	r0, r2
 800679c:	f7ff f8e9 	bl	8005972 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80067a0:	f001 faf4 	bl	8007d8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80067a4:	4b0d      	ldr	r3, [pc, #52]	@ (80067dc <prvAddNewTaskToReadyList+0xcc>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00e      	beq.n	80067ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80067ac:	4b0a      	ldr	r3, [pc, #40]	@ (80067d8 <prvAddNewTaskToReadyList+0xc8>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d207      	bcs.n	80067ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80067ba:	4b0c      	ldr	r3, [pc, #48]	@ (80067ec <prvAddNewTaskToReadyList+0xdc>)
 80067bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067ca:	bf00      	nop
 80067cc:	3708      	adds	r7, #8
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	200012d0 	.word	0x200012d0
 80067d8:	20000dfc 	.word	0x20000dfc
 80067dc:	200012dc 	.word	0x200012dc
 80067e0:	200012ec 	.word	0x200012ec
 80067e4:	200012d8 	.word	0x200012d8
 80067e8:	20000e00 	.word	0x20000e00
 80067ec:	e000ed04 	.word	0xe000ed04

080067f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80067f8:	2300      	movs	r3, #0
 80067fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d018      	beq.n	8006834 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006802:	4b14      	ldr	r3, [pc, #80]	@ (8006854 <vTaskDelay+0x64>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <vTaskDelay+0x32>
	__asm volatile
 800680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	60bb      	str	r3, [r7, #8]
}
 800681c:	bf00      	nop
 800681e:	bf00      	nop
 8006820:	e7fd      	b.n	800681e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006822:	f000 f88b 	bl	800693c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006826:	2100      	movs	r1, #0
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fd09 	bl	8007240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800682e:	f000 f893 	bl	8006958 <xTaskResumeAll>
 8006832:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d107      	bne.n	800684a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800683a:	4b07      	ldr	r3, [pc, #28]	@ (8006858 <vTaskDelay+0x68>)
 800683c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006840:	601a      	str	r2, [r3, #0]
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800684a:	bf00      	nop
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	200012f8 	.word	0x200012f8
 8006858:	e000ed04 	.word	0xe000ed04

0800685c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08a      	sub	sp, #40	@ 0x28
 8006860:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006862:	2300      	movs	r3, #0
 8006864:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006866:	2300      	movs	r3, #0
 8006868:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800686a:	463a      	mov	r2, r7
 800686c:	1d39      	adds	r1, r7, #4
 800686e:	f107 0308 	add.w	r3, r7, #8
 8006872:	4618      	mov	r0, r3
 8006874:	f7ff f81c 	bl	80058b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006878:	6839      	ldr	r1, [r7, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	9202      	str	r2, [sp, #8]
 8006880:	9301      	str	r3, [sp, #4]
 8006882:	2300      	movs	r3, #0
 8006884:	9300      	str	r3, [sp, #0]
 8006886:	2300      	movs	r3, #0
 8006888:	460a      	mov	r2, r1
 800688a:	4924      	ldr	r1, [pc, #144]	@ (800691c <vTaskStartScheduler+0xc0>)
 800688c:	4824      	ldr	r0, [pc, #144]	@ (8006920 <vTaskStartScheduler+0xc4>)
 800688e:	f7ff fdf1 	bl	8006474 <xTaskCreateStatic>
 8006892:	4603      	mov	r3, r0
 8006894:	4a23      	ldr	r2, [pc, #140]	@ (8006924 <vTaskStartScheduler+0xc8>)
 8006896:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006898:	4b22      	ldr	r3, [pc, #136]	@ (8006924 <vTaskStartScheduler+0xc8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80068a0:	2301      	movs	r3, #1
 80068a2:	617b      	str	r3, [r7, #20]
 80068a4:	e001      	b.n	80068aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80068a6:	2300      	movs	r3, #0
 80068a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d102      	bne.n	80068b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80068b0:	f000 fd1a 	bl	80072e8 <xTimerCreateTimerTask>
 80068b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d11b      	bne.n	80068f4 <vTaskStartScheduler+0x98>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	613b      	str	r3, [r7, #16]
}
 80068ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80068d0:	4b15      	ldr	r3, [pc, #84]	@ (8006928 <vTaskStartScheduler+0xcc>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3354      	adds	r3, #84	@ 0x54
 80068d6:	4a15      	ldr	r2, [pc, #84]	@ (800692c <vTaskStartScheduler+0xd0>)
 80068d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068da:	4b15      	ldr	r3, [pc, #84]	@ (8006930 <vTaskStartScheduler+0xd4>)
 80068dc:	f04f 32ff 	mov.w	r2, #4294967295
 80068e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80068e2:	4b14      	ldr	r3, [pc, #80]	@ (8006934 <vTaskStartScheduler+0xd8>)
 80068e4:	2201      	movs	r2, #1
 80068e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068e8:	4b13      	ldr	r3, [pc, #76]	@ (8006938 <vTaskStartScheduler+0xdc>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80068ee:	f001 f977 	bl	8007be0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80068f2:	e00f      	b.n	8006914 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d10b      	bne.n	8006914 <vTaskStartScheduler+0xb8>
	__asm volatile
 80068fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	60fb      	str	r3, [r7, #12]
}
 800690e:	bf00      	nop
 8006910:	bf00      	nop
 8006912:	e7fd      	b.n	8006910 <vTaskStartScheduler+0xb4>
}
 8006914:	bf00      	nop
 8006916:	3718      	adds	r7, #24
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	08008e58 	.word	0x08008e58
 8006920:	08006f6d 	.word	0x08006f6d
 8006924:	200012f4 	.word	0x200012f4
 8006928:	20000dfc 	.word	0x20000dfc
 800692c:	20000024 	.word	0x20000024
 8006930:	200012f0 	.word	0x200012f0
 8006934:	200012dc 	.word	0x200012dc
 8006938:	200012d4 	.word	0x200012d4

0800693c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800693c:	b480      	push	{r7}
 800693e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006940:	4b04      	ldr	r3, [pc, #16]	@ (8006954 <vTaskSuspendAll+0x18>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	3301      	adds	r3, #1
 8006946:	4a03      	ldr	r2, [pc, #12]	@ (8006954 <vTaskSuspendAll+0x18>)
 8006948:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800694a:	bf00      	nop
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	200012f8 	.word	0x200012f8

08006958 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800695e:	2300      	movs	r3, #0
 8006960:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006962:	2300      	movs	r3, #0
 8006964:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006966:	4b42      	ldr	r3, [pc, #264]	@ (8006a70 <xTaskResumeAll+0x118>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10b      	bne.n	8006986 <xTaskResumeAll+0x2e>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	603b      	str	r3, [r7, #0]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006986:	f001 f9cf 	bl	8007d28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800698a:	4b39      	ldr	r3, [pc, #228]	@ (8006a70 <xTaskResumeAll+0x118>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3b01      	subs	r3, #1
 8006990:	4a37      	ldr	r2, [pc, #220]	@ (8006a70 <xTaskResumeAll+0x118>)
 8006992:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006994:	4b36      	ldr	r3, [pc, #216]	@ (8006a70 <xTaskResumeAll+0x118>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d162      	bne.n	8006a62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800699c:	4b35      	ldr	r3, [pc, #212]	@ (8006a74 <xTaskResumeAll+0x11c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d05e      	beq.n	8006a62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069a4:	e02f      	b.n	8006a06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069a6:	4b34      	ldr	r3, [pc, #208]	@ (8006a78 <xTaskResumeAll+0x120>)
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	3318      	adds	r3, #24
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7ff f83a 	bl	8005a2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	3304      	adds	r3, #4
 80069bc:	4618      	mov	r0, r3
 80069be:	f7ff f835 	bl	8005a2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069c6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a7c <xTaskResumeAll+0x124>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d903      	bls.n	80069d6 <xTaskResumeAll+0x7e>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d2:	4a2a      	ldr	r2, [pc, #168]	@ (8006a7c <xTaskResumeAll+0x124>)
 80069d4:	6013      	str	r3, [r2, #0]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069da:	4613      	mov	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	4413      	add	r3, r2
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4a27      	ldr	r2, [pc, #156]	@ (8006a80 <xTaskResumeAll+0x128>)
 80069e4:	441a      	add	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	3304      	adds	r3, #4
 80069ea:	4619      	mov	r1, r3
 80069ec:	4610      	mov	r0, r2
 80069ee:	f7fe ffc0 	bl	8005972 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069f6:	4b23      	ldr	r3, [pc, #140]	@ (8006a84 <xTaskResumeAll+0x12c>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d302      	bcc.n	8006a06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006a00:	4b21      	ldr	r3, [pc, #132]	@ (8006a88 <xTaskResumeAll+0x130>)
 8006a02:	2201      	movs	r2, #1
 8006a04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a06:	4b1c      	ldr	r3, [pc, #112]	@ (8006a78 <xTaskResumeAll+0x120>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1cb      	bne.n	80069a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a14:	f000 fb66 	bl	80070e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a18:	4b1c      	ldr	r3, [pc, #112]	@ (8006a8c <xTaskResumeAll+0x134>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d010      	beq.n	8006a46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a24:	f000 f846 	bl	8006ab4 <xTaskIncrementTick>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006a2e:	4b16      	ldr	r3, [pc, #88]	@ (8006a88 <xTaskResumeAll+0x130>)
 8006a30:	2201      	movs	r2, #1
 8006a32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1f1      	bne.n	8006a24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006a40:	4b12      	ldr	r3, [pc, #72]	@ (8006a8c <xTaskResumeAll+0x134>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a46:	4b10      	ldr	r3, [pc, #64]	@ (8006a88 <xTaskResumeAll+0x130>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d009      	beq.n	8006a62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a52:	4b0f      	ldr	r3, [pc, #60]	@ (8006a90 <xTaskResumeAll+0x138>)
 8006a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a62:	f001 f993 	bl	8007d8c <vPortExitCritical>

	return xAlreadyYielded;
 8006a66:	68bb      	ldr	r3, [r7, #8]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	200012f8 	.word	0x200012f8
 8006a74:	200012d0 	.word	0x200012d0
 8006a78:	20001290 	.word	0x20001290
 8006a7c:	200012d8 	.word	0x200012d8
 8006a80:	20000e00 	.word	0x20000e00
 8006a84:	20000dfc 	.word	0x20000dfc
 8006a88:	200012e4 	.word	0x200012e4
 8006a8c:	200012e0 	.word	0x200012e0
 8006a90:	e000ed04 	.word	0xe000ed04

08006a94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006a9a:	4b05      	ldr	r3, [pc, #20]	@ (8006ab0 <xTaskGetTickCount+0x1c>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006aa0:	687b      	ldr	r3, [r7, #4]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	200012d4 	.word	0x200012d4

08006ab4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b086      	sub	sp, #24
 8006ab8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006abe:	4b4f      	ldr	r3, [pc, #316]	@ (8006bfc <xTaskIncrementTick+0x148>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f040 8090 	bne.w	8006be8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8006c00 <xTaskIncrementTick+0x14c>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	3301      	adds	r3, #1
 8006ace:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ad0:	4a4b      	ldr	r2, [pc, #300]	@ (8006c00 <xTaskIncrementTick+0x14c>)
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d121      	bne.n	8006b20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006adc:	4b49      	ldr	r3, [pc, #292]	@ (8006c04 <xTaskIncrementTick+0x150>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00b      	beq.n	8006afe <xTaskIncrementTick+0x4a>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	603b      	str	r3, [r7, #0]
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <xTaskIncrementTick+0x46>
 8006afe:	4b41      	ldr	r3, [pc, #260]	@ (8006c04 <xTaskIncrementTick+0x150>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	4b40      	ldr	r3, [pc, #256]	@ (8006c08 <xTaskIncrementTick+0x154>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a3e      	ldr	r2, [pc, #248]	@ (8006c04 <xTaskIncrementTick+0x150>)
 8006b0a:	6013      	str	r3, [r2, #0]
 8006b0c:	4a3e      	ldr	r2, [pc, #248]	@ (8006c08 <xTaskIncrementTick+0x154>)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6013      	str	r3, [r2, #0]
 8006b12:	4b3e      	ldr	r3, [pc, #248]	@ (8006c0c <xTaskIncrementTick+0x158>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	3301      	adds	r3, #1
 8006b18:	4a3c      	ldr	r2, [pc, #240]	@ (8006c0c <xTaskIncrementTick+0x158>)
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	f000 fae2 	bl	80070e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b20:	4b3b      	ldr	r3, [pc, #236]	@ (8006c10 <xTaskIncrementTick+0x15c>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d349      	bcc.n	8006bbe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b2a:	4b36      	ldr	r3, [pc, #216]	@ (8006c04 <xTaskIncrementTick+0x150>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d104      	bne.n	8006b3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b34:	4b36      	ldr	r3, [pc, #216]	@ (8006c10 <xTaskIncrementTick+0x15c>)
 8006b36:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3a:	601a      	str	r2, [r3, #0]
					break;
 8006b3c:	e03f      	b.n	8006bbe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b3e:	4b31      	ldr	r3, [pc, #196]	@ (8006c04 <xTaskIncrementTick+0x150>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d203      	bcs.n	8006b5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006b56:	4a2e      	ldr	r2, [pc, #184]	@ (8006c10 <xTaskIncrementTick+0x15c>)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006b5c:	e02f      	b.n	8006bbe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	3304      	adds	r3, #4
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fe ff62 	bl	8005a2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d004      	beq.n	8006b7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	3318      	adds	r3, #24
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7fe ff59 	bl	8005a2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b7e:	4b25      	ldr	r3, [pc, #148]	@ (8006c14 <xTaskIncrementTick+0x160>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d903      	bls.n	8006b8e <xTaskIncrementTick+0xda>
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8a:	4a22      	ldr	r2, [pc, #136]	@ (8006c14 <xTaskIncrementTick+0x160>)
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8006c18 <xTaskIncrementTick+0x164>)
 8006b9c:	441a      	add	r2, r3
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	3304      	adds	r3, #4
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	4610      	mov	r0, r2
 8006ba6:	f7fe fee4 	bl	8005972 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bae:	4b1b      	ldr	r3, [pc, #108]	@ (8006c1c <xTaskIncrementTick+0x168>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d3b8      	bcc.n	8006b2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bbc:	e7b5      	b.n	8006b2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006bbe:	4b17      	ldr	r3, [pc, #92]	@ (8006c1c <xTaskIncrementTick+0x168>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bc4:	4914      	ldr	r1, [pc, #80]	@ (8006c18 <xTaskIncrementTick+0x164>)
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4413      	add	r3, r2
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	440b      	add	r3, r1
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d901      	bls.n	8006bda <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006bda:	4b11      	ldr	r3, [pc, #68]	@ (8006c20 <xTaskIncrementTick+0x16c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006be2:	2301      	movs	r3, #1
 8006be4:	617b      	str	r3, [r7, #20]
 8006be6:	e004      	b.n	8006bf2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006be8:	4b0e      	ldr	r3, [pc, #56]	@ (8006c24 <xTaskIncrementTick+0x170>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	3301      	adds	r3, #1
 8006bee:	4a0d      	ldr	r2, [pc, #52]	@ (8006c24 <xTaskIncrementTick+0x170>)
 8006bf0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006bf2:	697b      	ldr	r3, [r7, #20]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3718      	adds	r7, #24
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	200012f8 	.word	0x200012f8
 8006c00:	200012d4 	.word	0x200012d4
 8006c04:	20001288 	.word	0x20001288
 8006c08:	2000128c 	.word	0x2000128c
 8006c0c:	200012e8 	.word	0x200012e8
 8006c10:	200012f0 	.word	0x200012f0
 8006c14:	200012d8 	.word	0x200012d8
 8006c18:	20000e00 	.word	0x20000e00
 8006c1c:	20000dfc 	.word	0x20000dfc
 8006c20:	200012e4 	.word	0x200012e4
 8006c24:	200012e0 	.word	0x200012e0

08006c28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006cdc <vTaskSwitchContext+0xb4>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d003      	beq.n	8006c3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c36:	4b2a      	ldr	r3, [pc, #168]	@ (8006ce0 <vTaskSwitchContext+0xb8>)
 8006c38:	2201      	movs	r2, #1
 8006c3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c3c:	e047      	b.n	8006cce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006c3e:	4b28      	ldr	r3, [pc, #160]	@ (8006ce0 <vTaskSwitchContext+0xb8>)
 8006c40:	2200      	movs	r2, #0
 8006c42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c44:	4b27      	ldr	r3, [pc, #156]	@ (8006ce4 <vTaskSwitchContext+0xbc>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	60fb      	str	r3, [r7, #12]
 8006c4a:	e011      	b.n	8006c70 <vTaskSwitchContext+0x48>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10b      	bne.n	8006c6a <vTaskSwitchContext+0x42>
	__asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	607b      	str	r3, [r7, #4]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <vTaskSwitchContext+0x3e>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	60fb      	str	r3, [r7, #12]
 8006c70:	491d      	ldr	r1, [pc, #116]	@ (8006ce8 <vTaskSwitchContext+0xc0>)
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	4613      	mov	r3, r2
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4413      	add	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	440b      	add	r3, r1
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d0e3      	beq.n	8006c4c <vTaskSwitchContext+0x24>
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4613      	mov	r3, r2
 8006c88:	009b      	lsls	r3, r3, #2
 8006c8a:	4413      	add	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	4a16      	ldr	r2, [pc, #88]	@ (8006ce8 <vTaskSwitchContext+0xc0>)
 8006c90:	4413      	add	r3, r2
 8006c92:	60bb      	str	r3, [r7, #8]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	605a      	str	r2, [r3, #4]
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d104      	bne.n	8006cb4 <vTaskSwitchContext+0x8c>
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	605a      	str	r2, [r3, #4]
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	4a0c      	ldr	r2, [pc, #48]	@ (8006cec <vTaskSwitchContext+0xc4>)
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	4a09      	ldr	r2, [pc, #36]	@ (8006ce4 <vTaskSwitchContext+0xbc>)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cc4:	4b09      	ldr	r3, [pc, #36]	@ (8006cec <vTaskSwitchContext+0xc4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3354      	adds	r3, #84	@ 0x54
 8006cca:	4a09      	ldr	r2, [pc, #36]	@ (8006cf0 <vTaskSwitchContext+0xc8>)
 8006ccc:	6013      	str	r3, [r2, #0]
}
 8006cce:	bf00      	nop
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	200012f8 	.word	0x200012f8
 8006ce0:	200012e4 	.word	0x200012e4
 8006ce4:	200012d8 	.word	0x200012d8
 8006ce8:	20000e00 	.word	0x20000e00
 8006cec:	20000dfc 	.word	0x20000dfc
 8006cf0:	20000024 	.word	0x20000024

08006cf4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10b      	bne.n	8006d1c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d08:	f383 8811 	msr	BASEPRI, r3
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	f3bf 8f4f 	dsb	sy
 8006d14:	60fb      	str	r3, [r7, #12]
}
 8006d16:	bf00      	nop
 8006d18:	bf00      	nop
 8006d1a:	e7fd      	b.n	8006d18 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d1c:	4b07      	ldr	r3, [pc, #28]	@ (8006d3c <vTaskPlaceOnEventList+0x48>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3318      	adds	r3, #24
 8006d22:	4619      	mov	r1, r3
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f7fe fe48 	bl	80059ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d2a:	2101      	movs	r1, #1
 8006d2c:	6838      	ldr	r0, [r7, #0]
 8006d2e:	f000 fa87 	bl	8007240 <prvAddCurrentTaskToDelayedList>
}
 8006d32:	bf00      	nop
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20000dfc 	.word	0x20000dfc

08006d40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10b      	bne.n	8006d6a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d56:	f383 8811 	msr	BASEPRI, r3
 8006d5a:	f3bf 8f6f 	isb	sy
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	617b      	str	r3, [r7, #20]
}
 8006d64:	bf00      	nop
 8006d66:	bf00      	nop
 8006d68:	e7fd      	b.n	8006d66 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d94 <vTaskPlaceOnEventListRestricted+0x54>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3318      	adds	r3, #24
 8006d70:	4619      	mov	r1, r3
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7fe fdfd 	bl	8005972 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d82:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006d84:	6879      	ldr	r1, [r7, #4]
 8006d86:	68b8      	ldr	r0, [r7, #8]
 8006d88:	f000 fa5a 	bl	8007240 <prvAddCurrentTaskToDelayedList>
	}
 8006d8c:	bf00      	nop
 8006d8e:	3718      	adds	r7, #24
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	20000dfc 	.word	0x20000dfc

08006d98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d10b      	bne.n	8006dc6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db2:	f383 8811 	msr	BASEPRI, r3
 8006db6:	f3bf 8f6f 	isb	sy
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	60fb      	str	r3, [r7, #12]
}
 8006dc0:	bf00      	nop
 8006dc2:	bf00      	nop
 8006dc4:	e7fd      	b.n	8006dc2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	3318      	adds	r3, #24
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7fe fe2e 	bl	8005a2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e48 <xTaskRemoveFromEventList+0xb0>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d11d      	bne.n	8006e14 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	3304      	adds	r3, #4
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7fe fe25 	bl	8005a2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de6:	4b19      	ldr	r3, [pc, #100]	@ (8006e4c <xTaskRemoveFromEventList+0xb4>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d903      	bls.n	8006df6 <xTaskRemoveFromEventList+0x5e>
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df2:	4a16      	ldr	r2, [pc, #88]	@ (8006e4c <xTaskRemoveFromEventList+0xb4>)
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	4413      	add	r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4a13      	ldr	r2, [pc, #76]	@ (8006e50 <xTaskRemoveFromEventList+0xb8>)
 8006e04:	441a      	add	r2, r3
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	3304      	adds	r3, #4
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	4610      	mov	r0, r2
 8006e0e:	f7fe fdb0 	bl	8005972 <vListInsertEnd>
 8006e12:	e005      	b.n	8006e20 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	3318      	adds	r3, #24
 8006e18:	4619      	mov	r1, r3
 8006e1a:	480e      	ldr	r0, [pc, #56]	@ (8006e54 <xTaskRemoveFromEventList+0xbc>)
 8006e1c:	f7fe fda9 	bl	8005972 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e24:	4b0c      	ldr	r3, [pc, #48]	@ (8006e58 <xTaskRemoveFromEventList+0xc0>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d905      	bls.n	8006e3a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e32:	4b0a      	ldr	r3, [pc, #40]	@ (8006e5c <xTaskRemoveFromEventList+0xc4>)
 8006e34:	2201      	movs	r2, #1
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	e001      	b.n	8006e3e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006e3e:	697b      	ldr	r3, [r7, #20]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3718      	adds	r7, #24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	200012f8 	.word	0x200012f8
 8006e4c:	200012d8 	.word	0x200012d8
 8006e50:	20000e00 	.word	0x20000e00
 8006e54:	20001290 	.word	0x20001290
 8006e58:	20000dfc 	.word	0x20000dfc
 8006e5c:	200012e4 	.word	0x200012e4

08006e60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b083      	sub	sp, #12
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e68:	4b06      	ldr	r3, [pc, #24]	@ (8006e84 <vTaskInternalSetTimeOutState+0x24>)
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e70:	4b05      	ldr	r3, [pc, #20]	@ (8006e88 <vTaskInternalSetTimeOutState+0x28>)
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	605a      	str	r2, [r3, #4]
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr
 8006e84:	200012e8 	.word	0x200012e8
 8006e88:	200012d4 	.word	0x200012d4

08006e8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10b      	bne.n	8006eb4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	613b      	str	r3, [r7, #16]
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10b      	bne.n	8006ed2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	60fb      	str	r3, [r7, #12]
}
 8006ecc:	bf00      	nop
 8006ece:	bf00      	nop
 8006ed0:	e7fd      	b.n	8006ece <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006ed2:	f000 ff29 	bl	8007d28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8006f4c <xTaskCheckForTimeOut+0xc0>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eee:	d102      	bne.n	8006ef6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	61fb      	str	r3, [r7, #28]
 8006ef4:	e023      	b.n	8006f3e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4b15      	ldr	r3, [pc, #84]	@ (8006f50 <xTaskCheckForTimeOut+0xc4>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d007      	beq.n	8006f12 <xTaskCheckForTimeOut+0x86>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d302      	bcc.n	8006f12 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	61fb      	str	r3, [r7, #28]
 8006f10:	e015      	b.n	8006f3e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d20b      	bcs.n	8006f34 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	1ad2      	subs	r2, r2, r3
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f7ff ff99 	bl	8006e60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	e004      	b.n	8006f3e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	2200      	movs	r2, #0
 8006f38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006f3e:	f000 ff25 	bl	8007d8c <vPortExitCritical>

	return xReturn;
 8006f42:	69fb      	ldr	r3, [r7, #28]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3720      	adds	r7, #32
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	200012d4 	.word	0x200012d4
 8006f50:	200012e8 	.word	0x200012e8

08006f54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f54:	b480      	push	{r7}
 8006f56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f58:	4b03      	ldr	r3, [pc, #12]	@ (8006f68 <vTaskMissedYield+0x14>)
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	601a      	str	r2, [r3, #0]
}
 8006f5e:	bf00      	nop
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr
 8006f68:	200012e4 	.word	0x200012e4

08006f6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f74:	f000 f852 	bl	800701c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f78:	4b06      	ldr	r3, [pc, #24]	@ (8006f94 <prvIdleTask+0x28>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d9f9      	bls.n	8006f74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f80:	4b05      	ldr	r3, [pc, #20]	@ (8006f98 <prvIdleTask+0x2c>)
 8006f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f86:	601a      	str	r2, [r3, #0]
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f90:	e7f0      	b.n	8006f74 <prvIdleTask+0x8>
 8006f92:	bf00      	nop
 8006f94:	20000e00 	.word	0x20000e00
 8006f98:	e000ed04 	.word	0xe000ed04

08006f9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	607b      	str	r3, [r7, #4]
 8006fa6:	e00c      	b.n	8006fc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	4613      	mov	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	4413      	add	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4a12      	ldr	r2, [pc, #72]	@ (8006ffc <prvInitialiseTaskLists+0x60>)
 8006fb4:	4413      	add	r3, r2
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7fe fcae 	bl	8005918 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	607b      	str	r3, [r7, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b37      	cmp	r3, #55	@ 0x37
 8006fc6:	d9ef      	bls.n	8006fa8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fc8:	480d      	ldr	r0, [pc, #52]	@ (8007000 <prvInitialiseTaskLists+0x64>)
 8006fca:	f7fe fca5 	bl	8005918 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fce:	480d      	ldr	r0, [pc, #52]	@ (8007004 <prvInitialiseTaskLists+0x68>)
 8006fd0:	f7fe fca2 	bl	8005918 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fd4:	480c      	ldr	r0, [pc, #48]	@ (8007008 <prvInitialiseTaskLists+0x6c>)
 8006fd6:	f7fe fc9f 	bl	8005918 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fda:	480c      	ldr	r0, [pc, #48]	@ (800700c <prvInitialiseTaskLists+0x70>)
 8006fdc:	f7fe fc9c 	bl	8005918 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fe0:	480b      	ldr	r0, [pc, #44]	@ (8007010 <prvInitialiseTaskLists+0x74>)
 8006fe2:	f7fe fc99 	bl	8005918 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8007014 <prvInitialiseTaskLists+0x78>)
 8006fe8:	4a05      	ldr	r2, [pc, #20]	@ (8007000 <prvInitialiseTaskLists+0x64>)
 8006fea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <prvInitialiseTaskLists+0x7c>)
 8006fee:	4a05      	ldr	r2, [pc, #20]	@ (8007004 <prvInitialiseTaskLists+0x68>)
 8006ff0:	601a      	str	r2, [r3, #0]
}
 8006ff2:	bf00      	nop
 8006ff4:	3708      	adds	r7, #8
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000e00 	.word	0x20000e00
 8007000:	20001260 	.word	0x20001260
 8007004:	20001274 	.word	0x20001274
 8007008:	20001290 	.word	0x20001290
 800700c:	200012a4 	.word	0x200012a4
 8007010:	200012bc 	.word	0x200012bc
 8007014:	20001288 	.word	0x20001288
 8007018:	2000128c 	.word	0x2000128c

0800701c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b082      	sub	sp, #8
 8007020:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007022:	e019      	b.n	8007058 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007024:	f000 fe80 	bl	8007d28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007028:	4b10      	ldr	r3, [pc, #64]	@ (800706c <prvCheckTasksWaitingTermination+0x50>)
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	3304      	adds	r3, #4
 8007034:	4618      	mov	r0, r3
 8007036:	f7fe fcf9 	bl	8005a2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800703a:	4b0d      	ldr	r3, [pc, #52]	@ (8007070 <prvCheckTasksWaitingTermination+0x54>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	3b01      	subs	r3, #1
 8007040:	4a0b      	ldr	r2, [pc, #44]	@ (8007070 <prvCheckTasksWaitingTermination+0x54>)
 8007042:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007044:	4b0b      	ldr	r3, [pc, #44]	@ (8007074 <prvCheckTasksWaitingTermination+0x58>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3b01      	subs	r3, #1
 800704a:	4a0a      	ldr	r2, [pc, #40]	@ (8007074 <prvCheckTasksWaitingTermination+0x58>)
 800704c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800704e:	f000 fe9d 	bl	8007d8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f810 	bl	8007078 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007058:	4b06      	ldr	r3, [pc, #24]	@ (8007074 <prvCheckTasksWaitingTermination+0x58>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e1      	bne.n	8007024 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007060:	bf00      	nop
 8007062:	bf00      	nop
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	200012a4 	.word	0x200012a4
 8007070:	200012d0 	.word	0x200012d0
 8007074:	200012b8 	.word	0x200012b8

08007078 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	3354      	adds	r3, #84	@ 0x54
 8007084:	4618      	mov	r0, r3
 8007086:	f001 f9bb 	bl	8008400 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007090:	2b00      	cmp	r3, #0
 8007092:	d108      	bne.n	80070a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007098:	4618      	mov	r0, r3
 800709a:	f001 f835 	bl	8008108 <vPortFree>
				vPortFree( pxTCB );
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f001 f832 	bl	8008108 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80070a4:	e019      	b.n	80070da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d103      	bne.n	80070b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f001 f829 	bl	8008108 <vPortFree>
	}
 80070b6:	e010      	b.n	80070da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d00b      	beq.n	80070da <prvDeleteTCB+0x62>
	__asm volatile
 80070c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c6:	f383 8811 	msr	BASEPRI, r3
 80070ca:	f3bf 8f6f 	isb	sy
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	60fb      	str	r3, [r7, #12]
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop
 80070d8:	e7fd      	b.n	80070d6 <prvDeleteTCB+0x5e>
	}
 80070da:	bf00      	nop
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
	...

080070e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070ea:	4b0c      	ldr	r3, [pc, #48]	@ (800711c <prvResetNextTaskUnblockTime+0x38>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d104      	bne.n	80070fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007120 <prvResetNextTaskUnblockTime+0x3c>)
 80070f6:	f04f 32ff 	mov.w	r2, #4294967295
 80070fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80070fc:	e008      	b.n	8007110 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070fe:	4b07      	ldr	r3, [pc, #28]	@ (800711c <prvResetNextTaskUnblockTime+0x38>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	4a04      	ldr	r2, [pc, #16]	@ (8007120 <prvResetNextTaskUnblockTime+0x3c>)
 800710e:	6013      	str	r3, [r2, #0]
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr
 800711c:	20001288 	.word	0x20001288
 8007120:	200012f0 	.word	0x200012f0

08007124 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800712a:	4b0b      	ldr	r3, [pc, #44]	@ (8007158 <xTaskGetSchedulerState+0x34>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d102      	bne.n	8007138 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007132:	2301      	movs	r3, #1
 8007134:	607b      	str	r3, [r7, #4]
 8007136:	e008      	b.n	800714a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007138:	4b08      	ldr	r3, [pc, #32]	@ (800715c <xTaskGetSchedulerState+0x38>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d102      	bne.n	8007146 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007140:	2302      	movs	r3, #2
 8007142:	607b      	str	r3, [r7, #4]
 8007144:	e001      	b.n	800714a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007146:	2300      	movs	r3, #0
 8007148:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800714a:	687b      	ldr	r3, [r7, #4]
	}
 800714c:	4618      	mov	r0, r3
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	200012dc 	.word	0x200012dc
 800715c:	200012f8 	.word	0x200012f8

08007160 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800716c:	2300      	movs	r3, #0
 800716e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d058      	beq.n	8007228 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007176:	4b2f      	ldr	r3, [pc, #188]	@ (8007234 <xTaskPriorityDisinherit+0xd4>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	429a      	cmp	r2, r3
 800717e:	d00b      	beq.n	8007198 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	60fb      	str	r3, [r7, #12]
}
 8007192:	bf00      	nop
 8007194:	bf00      	nop
 8007196:	e7fd      	b.n	8007194 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800719c:	2b00      	cmp	r3, #0
 800719e:	d10b      	bne.n	80071b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80071a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a4:	f383 8811 	msr	BASEPRI, r3
 80071a8:	f3bf 8f6f 	isb	sy
 80071ac:	f3bf 8f4f 	dsb	sy
 80071b0:	60bb      	str	r3, [r7, #8]
}
 80071b2:	bf00      	nop
 80071b4:	bf00      	nop
 80071b6:	e7fd      	b.n	80071b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071bc:	1e5a      	subs	r2, r3, #1
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d02c      	beq.n	8007228 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d128      	bne.n	8007228 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	3304      	adds	r3, #4
 80071da:	4618      	mov	r0, r3
 80071dc:	f7fe fc26 	bl	8005a2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <xTaskPriorityDisinherit+0xd8>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d903      	bls.n	8007208 <xTaskPriorityDisinherit+0xa8>
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007204:	4a0c      	ldr	r2, [pc, #48]	@ (8007238 <xTaskPriorityDisinherit+0xd8>)
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800720c:	4613      	mov	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4413      	add	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4a09      	ldr	r2, [pc, #36]	@ (800723c <xTaskPriorityDisinherit+0xdc>)
 8007216:	441a      	add	r2, r3
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	3304      	adds	r3, #4
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f7fe fba7 	bl	8005972 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007224:	2301      	movs	r3, #1
 8007226:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007228:	697b      	ldr	r3, [r7, #20]
	}
 800722a:	4618      	mov	r0, r3
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20000dfc 	.word	0x20000dfc
 8007238:	200012d8 	.word	0x200012d8
 800723c:	20000e00 	.word	0x20000e00

08007240 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800724a:	4b21      	ldr	r3, [pc, #132]	@ (80072d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007250:	4b20      	ldr	r3, [pc, #128]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	3304      	adds	r3, #4
 8007256:	4618      	mov	r0, r3
 8007258:	f7fe fbe8 	bl	8005a2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007262:	d10a      	bne.n	800727a <prvAddCurrentTaskToDelayedList+0x3a>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d007      	beq.n	800727a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800726a:	4b1a      	ldr	r3, [pc, #104]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3304      	adds	r3, #4
 8007270:	4619      	mov	r1, r3
 8007272:	4819      	ldr	r0, [pc, #100]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007274:	f7fe fb7d 	bl	8005972 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007278:	e026      	b.n	80072c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4413      	add	r3, r2
 8007280:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007282:	4b14      	ldr	r3, [pc, #80]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68ba      	ldr	r2, [r7, #8]
 8007288:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	429a      	cmp	r2, r3
 8007290:	d209      	bcs.n	80072a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007292:	4b12      	ldr	r3, [pc, #72]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	4b0f      	ldr	r3, [pc, #60]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	3304      	adds	r3, #4
 800729c:	4619      	mov	r1, r3
 800729e:	4610      	mov	r0, r2
 80072a0:	f7fe fb8b 	bl	80059ba <vListInsert>
}
 80072a4:	e010      	b.n	80072c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072a6:	4b0e      	ldr	r3, [pc, #56]	@ (80072e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	4b0a      	ldr	r3, [pc, #40]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3304      	adds	r3, #4
 80072b0:	4619      	mov	r1, r3
 80072b2:	4610      	mov	r0, r2
 80072b4:	f7fe fb81 	bl	80059ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80072b8:	4b0a      	ldr	r3, [pc, #40]	@ (80072e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68ba      	ldr	r2, [r7, #8]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d202      	bcs.n	80072c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80072c2:	4a08      	ldr	r2, [pc, #32]	@ (80072e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	6013      	str	r3, [r2, #0]
}
 80072c8:	bf00      	nop
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	200012d4 	.word	0x200012d4
 80072d4:	20000dfc 	.word	0x20000dfc
 80072d8:	200012bc 	.word	0x200012bc
 80072dc:	2000128c 	.word	0x2000128c
 80072e0:	20001288 	.word	0x20001288
 80072e4:	200012f0 	.word	0x200012f0

080072e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08a      	sub	sp, #40	@ 0x28
 80072ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80072ee:	2300      	movs	r3, #0
 80072f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80072f2:	f000 fba5 	bl	8007a40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80072f6:	4b1d      	ldr	r3, [pc, #116]	@ (800736c <xTimerCreateTimerTask+0x84>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d021      	beq.n	8007342 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80072fe:	2300      	movs	r3, #0
 8007300:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007302:	2300      	movs	r3, #0
 8007304:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007306:	1d3a      	adds	r2, r7, #4
 8007308:	f107 0108 	add.w	r1, r7, #8
 800730c:	f107 030c 	add.w	r3, r7, #12
 8007310:	4618      	mov	r0, r3
 8007312:	f7fe fae7 	bl	80058e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007316:	6879      	ldr	r1, [r7, #4]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	68fa      	ldr	r2, [r7, #12]
 800731c:	9202      	str	r2, [sp, #8]
 800731e:	9301      	str	r3, [sp, #4]
 8007320:	2302      	movs	r3, #2
 8007322:	9300      	str	r3, [sp, #0]
 8007324:	2300      	movs	r3, #0
 8007326:	460a      	mov	r2, r1
 8007328:	4911      	ldr	r1, [pc, #68]	@ (8007370 <xTimerCreateTimerTask+0x88>)
 800732a:	4812      	ldr	r0, [pc, #72]	@ (8007374 <xTimerCreateTimerTask+0x8c>)
 800732c:	f7ff f8a2 	bl	8006474 <xTaskCreateStatic>
 8007330:	4603      	mov	r3, r0
 8007332:	4a11      	ldr	r2, [pc, #68]	@ (8007378 <xTimerCreateTimerTask+0x90>)
 8007334:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007336:	4b10      	ldr	r3, [pc, #64]	@ (8007378 <xTimerCreateTimerTask+0x90>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800733e:	2301      	movs	r3, #1
 8007340:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	613b      	str	r3, [r7, #16]
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	e7fd      	b.n	800735c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007360:	697b      	ldr	r3, [r7, #20]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3718      	adds	r7, #24
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	2000132c 	.word	0x2000132c
 8007370:	08008e60 	.word	0x08008e60
 8007374:	080075d9 	.word	0x080075d9
 8007378:	20001330 	.word	0x20001330

0800737c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800737c:	b580      	push	{r7, lr}
 800737e:	b088      	sub	sp, #32
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
 8007388:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800738a:	202c      	movs	r0, #44	@ 0x2c
 800738c:	f000 fdee 	bl	8007f6c <pvPortMalloc>
 8007390:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00d      	beq.n	80073b4 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	2200      	movs	r2, #0
 800739c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	9301      	str	r3, [sp, #4]
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	9300      	str	r3, [sp, #0]
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	68b9      	ldr	r1, [r7, #8]
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 f805 	bl	80073be <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80073b4:	697b      	ldr	r3, [r7, #20]
	}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3718      	adds	r7, #24
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}

080073be <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80073be:	b580      	push	{r7, lr}
 80073c0:	b086      	sub	sp, #24
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	60f8      	str	r0, [r7, #12]
 80073c6:	60b9      	str	r1, [r7, #8]
 80073c8:	607a      	str	r2, [r7, #4]
 80073ca:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10b      	bne.n	80073ea <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	617b      	str	r3, [r7, #20]
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	e7fd      	b.n	80073e6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80073ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d01e      	beq.n	800742e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80073f0:	f000 fb26 	bl	8007a40 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80073fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8007400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007408:	6a3a      	ldr	r2, [r7, #32]
 800740a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	3304      	adds	r3, #4
 8007410:	4618      	mov	r0, r3
 8007412:	f7fe faa1 	bl	8005958 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d008      	beq.n	800742e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007422:	f043 0304 	orr.w	r3, r3, #4
 8007426:	b2da      	uxtb	r2, r3
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800742e:	bf00      	nop
 8007430:	3718      	adds	r7, #24
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
	...

08007438 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08a      	sub	sp, #40	@ 0x28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007446:	2300      	movs	r3, #0
 8007448:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10b      	bne.n	8007468 <xTimerGenericCommand+0x30>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	623b      	str	r3, [r7, #32]
}
 8007462:	bf00      	nop
 8007464:	bf00      	nop
 8007466:	e7fd      	b.n	8007464 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007468:	4b19      	ldr	r3, [pc, #100]	@ (80074d0 <xTimerGenericCommand+0x98>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d02a      	beq.n	80074c6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	2b05      	cmp	r3, #5
 8007480:	dc18      	bgt.n	80074b4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007482:	f7ff fe4f 	bl	8007124 <xTaskGetSchedulerState>
 8007486:	4603      	mov	r3, r0
 8007488:	2b02      	cmp	r3, #2
 800748a:	d109      	bne.n	80074a0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800748c:	4b10      	ldr	r3, [pc, #64]	@ (80074d0 <xTimerGenericCommand+0x98>)
 800748e:	6818      	ldr	r0, [r3, #0]
 8007490:	f107 0110 	add.w	r1, r7, #16
 8007494:	2300      	movs	r3, #0
 8007496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007498:	f7fe fbfc 	bl	8005c94 <xQueueGenericSend>
 800749c:	6278      	str	r0, [r7, #36]	@ 0x24
 800749e:	e012      	b.n	80074c6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074a0:	4b0b      	ldr	r3, [pc, #44]	@ (80074d0 <xTimerGenericCommand+0x98>)
 80074a2:	6818      	ldr	r0, [r3, #0]
 80074a4:	f107 0110 	add.w	r1, r7, #16
 80074a8:	2300      	movs	r3, #0
 80074aa:	2200      	movs	r2, #0
 80074ac:	f7fe fbf2 	bl	8005c94 <xQueueGenericSend>
 80074b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80074b2:	e008      	b.n	80074c6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074b4:	4b06      	ldr	r3, [pc, #24]	@ (80074d0 <xTimerGenericCommand+0x98>)
 80074b6:	6818      	ldr	r0, [r3, #0]
 80074b8:	f107 0110 	add.w	r1, r7, #16
 80074bc:	2300      	movs	r3, #0
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	f7fe fcea 	bl	8005e98 <xQueueGenericSendFromISR>
 80074c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3728      	adds	r7, #40	@ 0x28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	2000132c 	.word	0x2000132c

080074d4 <vTimerSetReloadMode>:
	return pxTimer->xTimerPeriodInTicks;
}
/*-----------------------------------------------------------*/

void vTimerSetReloadMode( TimerHandle_t xTimer, const UBaseType_t uxAutoReload )
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
Timer_t * pxTimer =  xTimer;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	60fb      	str	r3, [r7, #12]

	configASSERT( xTimer );
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d10b      	bne.n	8007500 <vTimerSetReloadMode+0x2c>
	__asm volatile
 80074e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ec:	f383 8811 	msr	BASEPRI, r3
 80074f0:	f3bf 8f6f 	isb	sy
 80074f4:	f3bf 8f4f 	dsb	sy
 80074f8:	60bb      	str	r3, [r7, #8]
}
 80074fa:	bf00      	nop
 80074fc:	bf00      	nop
 80074fe:	e7fd      	b.n	80074fc <vTimerSetReloadMode+0x28>
	taskENTER_CRITICAL();
 8007500:	f000 fc12 	bl	8007d28 <vPortEnterCritical>
	{
		if( uxAutoReload != pdFALSE )
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d009      	beq.n	800751e <vTimerSetReloadMode+0x4a>
		{
			pxTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007510:	f043 0304 	orr.w	r3, r3, #4
 8007514:	b2da      	uxtb	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800751c:	e008      	b.n	8007530 <vTimerSetReloadMode+0x5c>
		}
		else
		{
			pxTimer->ucStatus &= ~tmrSTATUS_IS_AUTORELOAD;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007524:	f023 0304 	bic.w	r3, r3, #4
 8007528:	b2da      	uxtb	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
	}
	taskEXIT_CRITICAL();
 8007530:	f000 fc2c 	bl	8007d8c <vPortExitCritical>
}
 8007534:	bf00      	nop
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af02      	add	r7, sp, #8
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007546:	4b23      	ldr	r3, [pc, #140]	@ (80075d4 <prvProcessExpiredTimer+0x98>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	3304      	adds	r3, #4
 8007554:	4618      	mov	r0, r3
 8007556:	f7fe fa69 	bl	8005a2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007560:	f003 0304 	and.w	r3, r3, #4
 8007564:	2b00      	cmp	r3, #0
 8007566:	d023      	beq.n	80075b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	699a      	ldr	r2, [r3, #24]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	18d1      	adds	r1, r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	6978      	ldr	r0, [r7, #20]
 8007576:	f000 f8d5 	bl	8007724 <prvInsertTimerInActiveList>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d020      	beq.n	80075c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007580:	2300      	movs	r3, #0
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	2300      	movs	r3, #0
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	2100      	movs	r1, #0
 800758a:	6978      	ldr	r0, [r7, #20]
 800758c:	f7ff ff54 	bl	8007438 <xTimerGenericCommand>
 8007590:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d114      	bne.n	80075c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759c:	f383 8811 	msr	BASEPRI, r3
 80075a0:	f3bf 8f6f 	isb	sy
 80075a4:	f3bf 8f4f 	dsb	sy
 80075a8:	60fb      	str	r3, [r7, #12]
}
 80075aa:	bf00      	nop
 80075ac:	bf00      	nop
 80075ae:	e7fd      	b.n	80075ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075b6:	f023 0301 	bic.w	r3, r3, #1
 80075ba:	b2da      	uxtb	r2, r3
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	6978      	ldr	r0, [r7, #20]
 80075c8:	4798      	blx	r3
}
 80075ca:	bf00      	nop
 80075cc:	3718      	adds	r7, #24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	20001324 	.word	0x20001324

080075d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075e0:	f107 0308 	add.w	r3, r7, #8
 80075e4:	4618      	mov	r0, r3
 80075e6:	f000 f859 	bl	800769c <prvGetNextExpireTime>
 80075ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	4619      	mov	r1, r3
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 f805 	bl	8007600 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80075f6:	f000 f8d7 	bl	80077a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075fa:	bf00      	nop
 80075fc:	e7f0      	b.n	80075e0 <prvTimerTask+0x8>
	...

08007600 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800760a:	f7ff f997 	bl	800693c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800760e:	f107 0308 	add.w	r3, r7, #8
 8007612:	4618      	mov	r0, r3
 8007614:	f000 f866 	bl	80076e4 <prvSampleTimeNow>
 8007618:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d130      	bne.n	8007682 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10a      	bne.n	800763c <prvProcessTimerOrBlockTask+0x3c>
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	429a      	cmp	r2, r3
 800762c:	d806      	bhi.n	800763c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800762e:	f7ff f993 	bl	8006958 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007632:	68f9      	ldr	r1, [r7, #12]
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff ff81 	bl	800753c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800763a:	e024      	b.n	8007686 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d008      	beq.n	8007654 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007642:	4b13      	ldr	r3, [pc, #76]	@ (8007690 <prvProcessTimerOrBlockTask+0x90>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <prvProcessTimerOrBlockTask+0x50>
 800764c:	2301      	movs	r3, #1
 800764e:	e000      	b.n	8007652 <prvProcessTimerOrBlockTask+0x52>
 8007650:	2300      	movs	r3, #0
 8007652:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007654:	4b0f      	ldr	r3, [pc, #60]	@ (8007694 <prvProcessTimerOrBlockTask+0x94>)
 8007656:	6818      	ldr	r0, [r3, #0]
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	4619      	mov	r1, r3
 8007662:	f7fe fed3 	bl	800640c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007666:	f7ff f977 	bl	8006958 <xTaskResumeAll>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10a      	bne.n	8007686 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007670:	4b09      	ldr	r3, [pc, #36]	@ (8007698 <prvProcessTimerOrBlockTask+0x98>)
 8007672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	f3bf 8f6f 	isb	sy
}
 8007680:	e001      	b.n	8007686 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007682:	f7ff f969 	bl	8006958 <xTaskResumeAll>
}
 8007686:	bf00      	nop
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20001328 	.word	0x20001328
 8007694:	2000132c 	.word	0x2000132c
 8007698:	e000ed04 	.word	0xe000ed04

0800769c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80076a4:	4b0e      	ldr	r3, [pc, #56]	@ (80076e0 <prvGetNextExpireTime+0x44>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <prvGetNextExpireTime+0x16>
 80076ae:	2201      	movs	r2, #1
 80076b0:	e000      	b.n	80076b4 <prvGetNextExpireTime+0x18>
 80076b2:	2200      	movs	r2, #0
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d105      	bne.n	80076cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076c0:	4b07      	ldr	r3, [pc, #28]	@ (80076e0 <prvGetNextExpireTime+0x44>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	e001      	b.n	80076d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80076d0:	68fb      	ldr	r3, [r7, #12]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3714      	adds	r7, #20
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
 80076de:	bf00      	nop
 80076e0:	20001324 	.word	0x20001324

080076e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80076ec:	f7ff f9d2 	bl	8006a94 <xTaskGetTickCount>
 80076f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80076f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007720 <prvSampleTimeNow+0x3c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d205      	bcs.n	8007708 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80076fc:	f000 f93a 	bl	8007974 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	601a      	str	r2, [r3, #0]
 8007706:	e002      	b.n	800770e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800770e:	4a04      	ldr	r2, [pc, #16]	@ (8007720 <prvSampleTimeNow+0x3c>)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007714:	68fb      	ldr	r3, [r7, #12]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	20001334 	.word	0x20001334

08007724 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007732:	2300      	movs	r3, #0
 8007734:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	68ba      	ldr	r2, [r7, #8]
 800773a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	429a      	cmp	r2, r3
 8007748:	d812      	bhi.n	8007770 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	1ad2      	subs	r2, r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	429a      	cmp	r2, r3
 8007756:	d302      	bcc.n	800775e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007758:	2301      	movs	r3, #1
 800775a:	617b      	str	r3, [r7, #20]
 800775c:	e01b      	b.n	8007796 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800775e:	4b10      	ldr	r3, [pc, #64]	@ (80077a0 <prvInsertTimerInActiveList+0x7c>)
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3304      	adds	r3, #4
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f7fe f926 	bl	80059ba <vListInsert>
 800776e:	e012      	b.n	8007796 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	429a      	cmp	r2, r3
 8007776:	d206      	bcs.n	8007786 <prvInsertTimerInActiveList+0x62>
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	429a      	cmp	r2, r3
 800777e:	d302      	bcc.n	8007786 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007780:	2301      	movs	r3, #1
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e007      	b.n	8007796 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007786:	4b07      	ldr	r3, [pc, #28]	@ (80077a4 <prvInsertTimerInActiveList+0x80>)
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	3304      	adds	r3, #4
 800778e:	4619      	mov	r1, r3
 8007790:	4610      	mov	r0, r2
 8007792:	f7fe f912 	bl	80059ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007796:	697b      	ldr	r3, [r7, #20]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3718      	adds	r7, #24
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	20001328 	.word	0x20001328
 80077a4:	20001324 	.word	0x20001324

080077a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08e      	sub	sp, #56	@ 0x38
 80077ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077ae:	e0ce      	b.n	800794e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	da19      	bge.n	80077ea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80077b6:	1d3b      	adds	r3, r7, #4
 80077b8:	3304      	adds	r3, #4
 80077ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80077bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10b      	bne.n	80077da <prvProcessReceivedCommands+0x32>
	__asm volatile
 80077c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c6:	f383 8811 	msr	BASEPRI, r3
 80077ca:	f3bf 8f6f 	isb	sy
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	61fb      	str	r3, [r7, #28]
}
 80077d4:	bf00      	nop
 80077d6:	bf00      	nop
 80077d8:	e7fd      	b.n	80077d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80077da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077e0:	6850      	ldr	r0, [r2, #4]
 80077e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077e4:	6892      	ldr	r2, [r2, #8]
 80077e6:	4611      	mov	r1, r2
 80077e8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f2c0 80ae 	blt.w	800794e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80077f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d004      	beq.n	8007808 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007800:	3304      	adds	r3, #4
 8007802:	4618      	mov	r0, r3
 8007804:	f7fe f912 	bl	8005a2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007808:	463b      	mov	r3, r7
 800780a:	4618      	mov	r0, r3
 800780c:	f7ff ff6a 	bl	80076e4 <prvSampleTimeNow>
 8007810:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2b09      	cmp	r3, #9
 8007816:	f200 8097 	bhi.w	8007948 <prvProcessReceivedCommands+0x1a0>
 800781a:	a201      	add	r2, pc, #4	@ (adr r2, 8007820 <prvProcessReceivedCommands+0x78>)
 800781c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007820:	08007849 	.word	0x08007849
 8007824:	08007849 	.word	0x08007849
 8007828:	08007849 	.word	0x08007849
 800782c:	080078bf 	.word	0x080078bf
 8007830:	080078d3 	.word	0x080078d3
 8007834:	0800791f 	.word	0x0800791f
 8007838:	08007849 	.word	0x08007849
 800783c:	08007849 	.word	0x08007849
 8007840:	080078bf 	.word	0x080078bf
 8007844:	080078d3 	.word	0x080078d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800784e:	f043 0301 	orr.w	r3, r3, #1
 8007852:	b2da      	uxtb	r2, r3
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800785a:	68ba      	ldr	r2, [r7, #8]
 800785c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	18d1      	adds	r1, r2, r3
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007868:	f7ff ff5c 	bl	8007724 <prvInsertTimerInActiveList>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d06c      	beq.n	800794c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007874:	6a1b      	ldr	r3, [r3, #32]
 8007876:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007878:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800787a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007880:	f003 0304 	and.w	r3, r3, #4
 8007884:	2b00      	cmp	r3, #0
 8007886:	d061      	beq.n	800794c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007888:	68ba      	ldr	r2, [r7, #8]
 800788a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	441a      	add	r2, r3
 8007890:	2300      	movs	r3, #0
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	2300      	movs	r3, #0
 8007896:	2100      	movs	r1, #0
 8007898:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800789a:	f7ff fdcd 	bl	8007438 <xTimerGenericCommand>
 800789e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80078a0:	6a3b      	ldr	r3, [r7, #32]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d152      	bne.n	800794c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80078a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078aa:	f383 8811 	msr	BASEPRI, r3
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	61bb      	str	r3, [r7, #24]
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	e7fd      	b.n	80078ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078c4:	f023 0301 	bic.w	r3, r3, #1
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80078d0:	e03d      	b.n	800794e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078d8:	f043 0301 	orr.w	r3, r3, #1
 80078dc:	b2da      	uxtb	r2, r3
 80078de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80078ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d10b      	bne.n	800790a <prvProcessReceivedCommands+0x162>
	__asm volatile
 80078f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f6:	f383 8811 	msr	BASEPRI, r3
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	617b      	str	r3, [r7, #20]
}
 8007904:	bf00      	nop
 8007906:	bf00      	nop
 8007908:	e7fd      	b.n	8007906 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800790a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800790c:	699a      	ldr	r2, [r3, #24]
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	18d1      	adds	r1, r2, r3
 8007912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007918:	f7ff ff04 	bl	8007724 <prvInsertTimerInActiveList>
					break;
 800791c:	e017      	b.n	800794e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800791e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007924:	f003 0302 	and.w	r3, r3, #2
 8007928:	2b00      	cmp	r3, #0
 800792a:	d103      	bne.n	8007934 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800792c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800792e:	f000 fbeb 	bl	8008108 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007932:	e00c      	b.n	800794e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007936:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800793a:	f023 0301 	bic.w	r3, r3, #1
 800793e:	b2da      	uxtb	r2, r3
 8007940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007942:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007946:	e002      	b.n	800794e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007948:	bf00      	nop
 800794a:	e000      	b.n	800794e <prvProcessReceivedCommands+0x1a6>
					break;
 800794c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800794e:	4b08      	ldr	r3, [pc, #32]	@ (8007970 <prvProcessReceivedCommands+0x1c8>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	1d39      	adds	r1, r7, #4
 8007954:	2200      	movs	r2, #0
 8007956:	4618      	mov	r0, r3
 8007958:	f7fe fb3c 	bl	8005fd4 <xQueueReceive>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	f47f af26 	bne.w	80077b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop
 8007968:	3730      	adds	r7, #48	@ 0x30
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	2000132c 	.word	0x2000132c

08007974 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b088      	sub	sp, #32
 8007978:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800797a:	e049      	b.n	8007a10 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800797c:	4b2e      	ldr	r3, [pc, #184]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007986:	4b2c      	ldr	r3, [pc, #176]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	3304      	adds	r3, #4
 8007994:	4618      	mov	r0, r3
 8007996:	f7fe f849 	bl	8005a2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079a8:	f003 0304 	and.w	r3, r3, #4
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d02f      	beq.n	8007a10 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	699b      	ldr	r3, [r3, #24]
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4413      	add	r3, r2
 80079b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80079ba:	68ba      	ldr	r2, [r7, #8]
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d90e      	bls.n	80079e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	68ba      	ldr	r2, [r7, #8]
 80079c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	3304      	adds	r3, #4
 80079d6:	4619      	mov	r1, r3
 80079d8:	4610      	mov	r0, r2
 80079da:	f7fd ffee 	bl	80059ba <vListInsert>
 80079de:	e017      	b.n	8007a10 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80079e0:	2300      	movs	r3, #0
 80079e2:	9300      	str	r3, [sp, #0]
 80079e4:	2300      	movs	r3, #0
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	2100      	movs	r1, #0
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f7ff fd24 	bl	8007438 <xTimerGenericCommand>
 80079f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10b      	bne.n	8007a10 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	f383 8811 	msr	BASEPRI, r3
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	f3bf 8f4f 	dsb	sy
 8007a08:	603b      	str	r3, [r7, #0]
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	e7fd      	b.n	8007a0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a10:	4b09      	ldr	r3, [pc, #36]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1b0      	bne.n	800797c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007a1a:	4b07      	ldr	r3, [pc, #28]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007a20:	4b06      	ldr	r3, [pc, #24]	@ (8007a3c <prvSwitchTimerLists+0xc8>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a04      	ldr	r2, [pc, #16]	@ (8007a38 <prvSwitchTimerLists+0xc4>)
 8007a26:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007a28:	4a04      	ldr	r2, [pc, #16]	@ (8007a3c <prvSwitchTimerLists+0xc8>)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	6013      	str	r3, [r2, #0]
}
 8007a2e:	bf00      	nop
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	20001324 	.word	0x20001324
 8007a3c:	20001328 	.word	0x20001328

08007a40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007a46:	f000 f96f 	bl	8007d28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007a4a:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <prvCheckForValidListAndQueue+0x60>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d120      	bne.n	8007a94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007a52:	4814      	ldr	r0, [pc, #80]	@ (8007aa4 <prvCheckForValidListAndQueue+0x64>)
 8007a54:	f7fd ff60 	bl	8005918 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a58:	4813      	ldr	r0, [pc, #76]	@ (8007aa8 <prvCheckForValidListAndQueue+0x68>)
 8007a5a:	f7fd ff5d 	bl	8005918 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a5e:	4b13      	ldr	r3, [pc, #76]	@ (8007aac <prvCheckForValidListAndQueue+0x6c>)
 8007a60:	4a10      	ldr	r2, [pc, #64]	@ (8007aa4 <prvCheckForValidListAndQueue+0x64>)
 8007a62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a64:	4b12      	ldr	r3, [pc, #72]	@ (8007ab0 <prvCheckForValidListAndQueue+0x70>)
 8007a66:	4a10      	ldr	r2, [pc, #64]	@ (8007aa8 <prvCheckForValidListAndQueue+0x68>)
 8007a68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	4b11      	ldr	r3, [pc, #68]	@ (8007ab4 <prvCheckForValidListAndQueue+0x74>)
 8007a70:	4a11      	ldr	r2, [pc, #68]	@ (8007ab8 <prvCheckForValidListAndQueue+0x78>)
 8007a72:	2110      	movs	r1, #16
 8007a74:	200a      	movs	r0, #10
 8007a76:	f7fe f86d 	bl	8005b54 <xQueueGenericCreateStatic>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	4a08      	ldr	r2, [pc, #32]	@ (8007aa0 <prvCheckForValidListAndQueue+0x60>)
 8007a7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a80:	4b07      	ldr	r3, [pc, #28]	@ (8007aa0 <prvCheckForValidListAndQueue+0x60>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a88:	4b05      	ldr	r3, [pc, #20]	@ (8007aa0 <prvCheckForValidListAndQueue+0x60>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	490b      	ldr	r1, [pc, #44]	@ (8007abc <prvCheckForValidListAndQueue+0x7c>)
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7fe fc92 	bl	80063b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a94:	f000 f97a 	bl	8007d8c <vPortExitCritical>
}
 8007a98:	bf00      	nop
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	2000132c 	.word	0x2000132c
 8007aa4:	200012fc 	.word	0x200012fc
 8007aa8:	20001310 	.word	0x20001310
 8007aac:	20001324 	.word	0x20001324
 8007ab0:	20001328 	.word	0x20001328
 8007ab4:	200013d8 	.word	0x200013d8
 8007ab8:	20001338 	.word	0x20001338
 8007abc:	08008e68 	.word	0x08008e68

08007ac0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3b04      	subs	r3, #4
 8007ad0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ad8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	3b04      	subs	r3, #4
 8007ade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f023 0201 	bic.w	r2, r3, #1
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3b04      	subs	r3, #4
 8007aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007af0:	4a0c      	ldr	r2, [pc, #48]	@ (8007b24 <pxPortInitialiseStack+0x64>)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3b14      	subs	r3, #20
 8007afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	3b04      	subs	r3, #4
 8007b06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f06f 0202 	mvn.w	r2, #2
 8007b0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	3b20      	subs	r3, #32
 8007b14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b16:	68fb      	ldr	r3, [r7, #12]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3714      	adds	r7, #20
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr
 8007b24:	08007b29 	.word	0x08007b29

08007b28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b32:	4b13      	ldr	r3, [pc, #76]	@ (8007b80 <prvTaskExitError+0x58>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3a:	d00b      	beq.n	8007b54 <prvTaskExitError+0x2c>
	__asm volatile
 8007b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	60fb      	str	r3, [r7, #12]
}
 8007b4e:	bf00      	nop
 8007b50:	bf00      	nop
 8007b52:	e7fd      	b.n	8007b50 <prvTaskExitError+0x28>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	60bb      	str	r3, [r7, #8]
}
 8007b66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007b68:	bf00      	nop
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d0fc      	beq.n	8007b6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20000020 	.word	0x20000020
	...

08007b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b90:	4b07      	ldr	r3, [pc, #28]	@ (8007bb0 <pxCurrentTCBConst2>)
 8007b92:	6819      	ldr	r1, [r3, #0]
 8007b94:	6808      	ldr	r0, [r1, #0]
 8007b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9a:	f380 8809 	msr	PSP, r0
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f04f 0000 	mov.w	r0, #0
 8007ba6:	f380 8811 	msr	BASEPRI, r0
 8007baa:	4770      	bx	lr
 8007bac:	f3af 8000 	nop.w

08007bb0 <pxCurrentTCBConst2>:
 8007bb0:	20000dfc 	.word	0x20000dfc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007bb4:	bf00      	nop
 8007bb6:	bf00      	nop

08007bb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007bb8:	4808      	ldr	r0, [pc, #32]	@ (8007bdc <prvPortStartFirstTask+0x24>)
 8007bba:	6800      	ldr	r0, [r0, #0]
 8007bbc:	6800      	ldr	r0, [r0, #0]
 8007bbe:	f380 8808 	msr	MSP, r0
 8007bc2:	f04f 0000 	mov.w	r0, #0
 8007bc6:	f380 8814 	msr	CONTROL, r0
 8007bca:	b662      	cpsie	i
 8007bcc:	b661      	cpsie	f
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	f3bf 8f6f 	isb	sy
 8007bd6:	df00      	svc	0
 8007bd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007bda:	bf00      	nop
 8007bdc:	e000ed08 	.word	0xe000ed08

08007be0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b086      	sub	sp, #24
 8007be4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007be6:	4b47      	ldr	r3, [pc, #284]	@ (8007d04 <xPortStartScheduler+0x124>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a47      	ldr	r2, [pc, #284]	@ (8007d08 <xPortStartScheduler+0x128>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d10b      	bne.n	8007c08 <xPortStartScheduler+0x28>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf4:	f383 8811 	msr	BASEPRI, r3
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	f3bf 8f4f 	dsb	sy
 8007c00:	613b      	str	r3, [r7, #16]
}
 8007c02:	bf00      	nop
 8007c04:	bf00      	nop
 8007c06:	e7fd      	b.n	8007c04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c08:	4b3e      	ldr	r3, [pc, #248]	@ (8007d04 <xPortStartScheduler+0x124>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a3f      	ldr	r2, [pc, #252]	@ (8007d0c <xPortStartScheduler+0x12c>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d10b      	bne.n	8007c2a <xPortStartScheduler+0x4a>
	__asm volatile
 8007c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	60fb      	str	r3, [r7, #12]
}
 8007c24:	bf00      	nop
 8007c26:	bf00      	nop
 8007c28:	e7fd      	b.n	8007c26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c2a:	4b39      	ldr	r3, [pc, #228]	@ (8007d10 <xPortStartScheduler+0x130>)
 8007c2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	22ff      	movs	r2, #255	@ 0xff
 8007c3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c44:	78fb      	ldrb	r3, [r7, #3]
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	4b31      	ldr	r3, [pc, #196]	@ (8007d14 <xPortStartScheduler+0x134>)
 8007c50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c52:	4b31      	ldr	r3, [pc, #196]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007c54:	2207      	movs	r2, #7
 8007c56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c58:	e009      	b.n	8007c6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	4a2d      	ldr	r2, [pc, #180]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007c62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007c64:	78fb      	ldrb	r3, [r7, #3]
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	005b      	lsls	r3, r3, #1
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c6e:	78fb      	ldrb	r3, [r7, #3]
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c76:	2b80      	cmp	r3, #128	@ 0x80
 8007c78:	d0ef      	beq.n	8007c5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c7a:	4b27      	ldr	r3, [pc, #156]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f1c3 0307 	rsb	r3, r3, #7
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	d00b      	beq.n	8007c9e <xPortStartScheduler+0xbe>
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	60bb      	str	r3, [r7, #8]
}
 8007c98:	bf00      	nop
 8007c9a:	bf00      	nop
 8007c9c:	e7fd      	b.n	8007c9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	021b      	lsls	r3, r3, #8
 8007ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007ca6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007cb0:	4a19      	ldr	r2, [pc, #100]	@ (8007d18 <xPortStartScheduler+0x138>)
 8007cb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	b2da      	uxtb	r2, r3
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007cbc:	4b17      	ldr	r3, [pc, #92]	@ (8007d1c <xPortStartScheduler+0x13c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a16      	ldr	r2, [pc, #88]	@ (8007d1c <xPortStartScheduler+0x13c>)
 8007cc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007cc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007cc8:	4b14      	ldr	r3, [pc, #80]	@ (8007d1c <xPortStartScheduler+0x13c>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a13      	ldr	r2, [pc, #76]	@ (8007d1c <xPortStartScheduler+0x13c>)
 8007cce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007cd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007cd4:	f000 f8da 	bl	8007e8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007cd8:	4b11      	ldr	r3, [pc, #68]	@ (8007d20 <xPortStartScheduler+0x140>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007cde:	f000 f8f9 	bl	8007ed4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ce2:	4b10      	ldr	r3, [pc, #64]	@ (8007d24 <xPortStartScheduler+0x144>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a0f      	ldr	r2, [pc, #60]	@ (8007d24 <xPortStartScheduler+0x144>)
 8007ce8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007cec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007cee:	f7ff ff63 	bl	8007bb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007cf2:	f7fe ff99 	bl	8006c28 <vTaskSwitchContext>
	prvTaskExitError();
 8007cf6:	f7ff ff17 	bl	8007b28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007cfa:	2300      	movs	r3, #0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3718      	adds	r7, #24
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}
 8007d04:	e000ed00 	.word	0xe000ed00
 8007d08:	410fc271 	.word	0x410fc271
 8007d0c:	410fc270 	.word	0x410fc270
 8007d10:	e000e400 	.word	0xe000e400
 8007d14:	20001428 	.word	0x20001428
 8007d18:	2000142c 	.word	0x2000142c
 8007d1c:	e000ed20 	.word	0xe000ed20
 8007d20:	20000020 	.word	0x20000020
 8007d24:	e000ef34 	.word	0xe000ef34

08007d28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d32:	f383 8811 	msr	BASEPRI, r3
 8007d36:	f3bf 8f6f 	isb	sy
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	607b      	str	r3, [r7, #4]
}
 8007d40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d42:	4b10      	ldr	r3, [pc, #64]	@ (8007d84 <vPortEnterCritical+0x5c>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3301      	adds	r3, #1
 8007d48:	4a0e      	ldr	r2, [pc, #56]	@ (8007d84 <vPortEnterCritical+0x5c>)
 8007d4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8007d84 <vPortEnterCritical+0x5c>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d110      	bne.n	8007d76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d54:	4b0c      	ldr	r3, [pc, #48]	@ (8007d88 <vPortEnterCritical+0x60>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00b      	beq.n	8007d76 <vPortEnterCritical+0x4e>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	603b      	str	r3, [r7, #0]
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	e7fd      	b.n	8007d72 <vPortEnterCritical+0x4a>
	}
}
 8007d76:	bf00      	nop
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	20000020 	.word	0x20000020
 8007d88:	e000ed04 	.word	0xe000ed04

08007d8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007d92:	4b12      	ldr	r3, [pc, #72]	@ (8007ddc <vPortExitCritical+0x50>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d10b      	bne.n	8007db2 <vPortExitCritical+0x26>
	__asm volatile
 8007d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	607b      	str	r3, [r7, #4]
}
 8007dac:	bf00      	nop
 8007dae:	bf00      	nop
 8007db0:	e7fd      	b.n	8007dae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007db2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ddc <vPortExitCritical+0x50>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3b01      	subs	r3, #1
 8007db8:	4a08      	ldr	r2, [pc, #32]	@ (8007ddc <vPortExitCritical+0x50>)
 8007dba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007dbc:	4b07      	ldr	r3, [pc, #28]	@ (8007ddc <vPortExitCritical+0x50>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d105      	bne.n	8007dd0 <vPortExitCritical+0x44>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f383 8811 	msr	BASEPRI, r3
}
 8007dce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr
 8007ddc:	20000020 	.word	0x20000020

08007de0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007de0:	f3ef 8009 	mrs	r0, PSP
 8007de4:	f3bf 8f6f 	isb	sy
 8007de8:	4b15      	ldr	r3, [pc, #84]	@ (8007e40 <pxCurrentTCBConst>)
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	f01e 0f10 	tst.w	lr, #16
 8007df0:	bf08      	it	eq
 8007df2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007df6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dfa:	6010      	str	r0, [r2, #0]
 8007dfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007e00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007e04:	f380 8811 	msr	BASEPRI, r0
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	f7fe ff0a 	bl	8006c28 <vTaskSwitchContext>
 8007e14:	f04f 0000 	mov.w	r0, #0
 8007e18:	f380 8811 	msr	BASEPRI, r0
 8007e1c:	bc09      	pop	{r0, r3}
 8007e1e:	6819      	ldr	r1, [r3, #0]
 8007e20:	6808      	ldr	r0, [r1, #0]
 8007e22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e26:	f01e 0f10 	tst.w	lr, #16
 8007e2a:	bf08      	it	eq
 8007e2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e30:	f380 8809 	msr	PSP, r0
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	f3af 8000 	nop.w

08007e40 <pxCurrentTCBConst>:
 8007e40:	20000dfc 	.word	0x20000dfc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop

08007e48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	607b      	str	r3, [r7, #4]
}
 8007e60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e62:	f7fe fe27 	bl	8006ab4 <xTaskIncrementTick>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d003      	beq.n	8007e74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e6c:	4b06      	ldr	r3, [pc, #24]	@ (8007e88 <xPortSysTickHandler+0x40>)
 8007e6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	2300      	movs	r3, #0
 8007e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	f383 8811 	msr	BASEPRI, r3
}
 8007e7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e80:	bf00      	nop
 8007e82:	3708      	adds	r7, #8
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	e000ed04 	.word	0xe000ed04

08007e8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec0 <vPortSetupTimerInterrupt+0x34>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e96:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec4 <vPortSetupTimerInterrupt+0x38>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ec8 <vPortSetupTimerInterrupt+0x3c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8007ecc <vPortSetupTimerInterrupt+0x40>)
 8007ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea6:	099b      	lsrs	r3, r3, #6
 8007ea8:	4a09      	ldr	r2, [pc, #36]	@ (8007ed0 <vPortSetupTimerInterrupt+0x44>)
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eae:	4b04      	ldr	r3, [pc, #16]	@ (8007ec0 <vPortSetupTimerInterrupt+0x34>)
 8007eb0:	2207      	movs	r2, #7
 8007eb2:	601a      	str	r2, [r3, #0]
}
 8007eb4:	bf00      	nop
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	e000e010 	.word	0xe000e010
 8007ec4:	e000e018 	.word	0xe000e018
 8007ec8:	20000014 	.word	0x20000014
 8007ecc:	10624dd3 	.word	0x10624dd3
 8007ed0:	e000e014 	.word	0xe000e014

08007ed4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ed4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ee4 <vPortEnableVFP+0x10>
 8007ed8:	6801      	ldr	r1, [r0, #0]
 8007eda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007ede:	6001      	str	r1, [r0, #0]
 8007ee0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ee2:	bf00      	nop
 8007ee4:	e000ed88 	.word	0xe000ed88

08007ee8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007eee:	f3ef 8305 	mrs	r3, IPSR
 8007ef2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2b0f      	cmp	r3, #15
 8007ef8:	d915      	bls.n	8007f26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007efa:	4a18      	ldr	r2, [pc, #96]	@ (8007f5c <vPortValidateInterruptPriority+0x74>)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4413      	add	r3, r2
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f04:	4b16      	ldr	r3, [pc, #88]	@ (8007f60 <vPortValidateInterruptPriority+0x78>)
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	7afa      	ldrb	r2, [r7, #11]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d20b      	bcs.n	8007f26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	607b      	str	r3, [r7, #4]
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop
 8007f24:	e7fd      	b.n	8007f22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f26:	4b0f      	ldr	r3, [pc, #60]	@ (8007f64 <vPortValidateInterruptPriority+0x7c>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007f68 <vPortValidateInterruptPriority+0x80>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d90b      	bls.n	8007f4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	603b      	str	r3, [r7, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	e7fd      	b.n	8007f4a <vPortValidateInterruptPriority+0x62>
	}
 8007f4e:	bf00      	nop
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	e000e3f0 	.word	0xe000e3f0
 8007f60:	20001428 	.word	0x20001428
 8007f64:	e000ed0c 	.word	0xe000ed0c
 8007f68:	2000142c 	.word	0x2000142c

08007f6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b08a      	sub	sp, #40	@ 0x28
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f74:	2300      	movs	r3, #0
 8007f76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f78:	f7fe fce0 	bl	800693c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f7c:	4b5c      	ldr	r3, [pc, #368]	@ (80080f0 <pvPortMalloc+0x184>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d101      	bne.n	8007f88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f84:	f000 f924 	bl	80081d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f88:	4b5a      	ldr	r3, [pc, #360]	@ (80080f4 <pvPortMalloc+0x188>)
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4013      	ands	r3, r2
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f040 8095 	bne.w	80080c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d01e      	beq.n	8007fda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007f9c:	2208      	movs	r2, #8
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f003 0307 	and.w	r3, r3, #7
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d015      	beq.n	8007fda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f023 0307 	bic.w	r3, r3, #7
 8007fb4:	3308      	adds	r3, #8
 8007fb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f003 0307 	and.w	r3, r3, #7
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d00b      	beq.n	8007fda <pvPortMalloc+0x6e>
	__asm volatile
 8007fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc6:	f383 8811 	msr	BASEPRI, r3
 8007fca:	f3bf 8f6f 	isb	sy
 8007fce:	f3bf 8f4f 	dsb	sy
 8007fd2:	617b      	str	r3, [r7, #20]
}
 8007fd4:	bf00      	nop
 8007fd6:	bf00      	nop
 8007fd8:	e7fd      	b.n	8007fd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d06f      	beq.n	80080c0 <pvPortMalloc+0x154>
 8007fe0:	4b45      	ldr	r3, [pc, #276]	@ (80080f8 <pvPortMalloc+0x18c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d86a      	bhi.n	80080c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fea:	4b44      	ldr	r3, [pc, #272]	@ (80080fc <pvPortMalloc+0x190>)
 8007fec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fee:	4b43      	ldr	r3, [pc, #268]	@ (80080fc <pvPortMalloc+0x190>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ff4:	e004      	b.n	8008000 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	429a      	cmp	r2, r3
 8008008:	d903      	bls.n	8008012 <pvPortMalloc+0xa6>
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1f1      	bne.n	8007ff6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008012:	4b37      	ldr	r3, [pc, #220]	@ (80080f0 <pvPortMalloc+0x184>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008018:	429a      	cmp	r2, r3
 800801a:	d051      	beq.n	80080c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800801c:	6a3b      	ldr	r3, [r7, #32]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2208      	movs	r2, #8
 8008022:	4413      	add	r3, r2
 8008024:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	685a      	ldr	r2, [r3, #4]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	1ad2      	subs	r2, r2, r3
 8008036:	2308      	movs	r3, #8
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	429a      	cmp	r2, r3
 800803c:	d920      	bls.n	8008080 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800803e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4413      	add	r3, r2
 8008044:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00b      	beq.n	8008068 <pvPortMalloc+0xfc>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	613b      	str	r3, [r7, #16]
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	e7fd      	b.n	8008064 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	1ad2      	subs	r2, r2, r3
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800807a:	69b8      	ldr	r0, [r7, #24]
 800807c:	f000 f90a 	bl	8008294 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008080:	4b1d      	ldr	r3, [pc, #116]	@ (80080f8 <pvPortMalloc+0x18c>)
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	4a1b      	ldr	r2, [pc, #108]	@ (80080f8 <pvPortMalloc+0x18c>)
 800808c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800808e:	4b1a      	ldr	r3, [pc, #104]	@ (80080f8 <pvPortMalloc+0x18c>)
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	4b1b      	ldr	r3, [pc, #108]	@ (8008100 <pvPortMalloc+0x194>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d203      	bcs.n	80080a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800809a:	4b17      	ldr	r3, [pc, #92]	@ (80080f8 <pvPortMalloc+0x18c>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a18      	ldr	r2, [pc, #96]	@ (8008100 <pvPortMalloc+0x194>)
 80080a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80080a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a4:	685a      	ldr	r2, [r3, #4]
 80080a6:	4b13      	ldr	r3, [pc, #76]	@ (80080f4 <pvPortMalloc+0x188>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	431a      	orrs	r2, r3
 80080ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80080b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b2:	2200      	movs	r2, #0
 80080b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80080b6:	4b13      	ldr	r3, [pc, #76]	@ (8008104 <pvPortMalloc+0x198>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3301      	adds	r3, #1
 80080bc:	4a11      	ldr	r2, [pc, #68]	@ (8008104 <pvPortMalloc+0x198>)
 80080be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80080c0:	f7fe fc4a 	bl	8006958 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	f003 0307 	and.w	r3, r3, #7
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00b      	beq.n	80080e6 <pvPortMalloc+0x17a>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	60fb      	str	r3, [r7, #12]
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	e7fd      	b.n	80080e2 <pvPortMalloc+0x176>
	return pvReturn;
 80080e6:	69fb      	ldr	r3, [r7, #28]
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3728      	adds	r7, #40	@ 0x28
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20005038 	.word	0x20005038
 80080f4:	2000504c 	.word	0x2000504c
 80080f8:	2000503c 	.word	0x2000503c
 80080fc:	20005030 	.word	0x20005030
 8008100:	20005040 	.word	0x20005040
 8008104:	20005044 	.word	0x20005044

08008108 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d04f      	beq.n	80081ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800811a:	2308      	movs	r3, #8
 800811c:	425b      	negs	r3, r3
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	4413      	add	r3, r2
 8008122:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	685a      	ldr	r2, [r3, #4]
 800812c:	4b25      	ldr	r3, [pc, #148]	@ (80081c4 <vPortFree+0xbc>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4013      	ands	r3, r2
 8008132:	2b00      	cmp	r3, #0
 8008134:	d10b      	bne.n	800814e <vPortFree+0x46>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	60fb      	str	r3, [r7, #12]
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00b      	beq.n	800816e <vPortFree+0x66>
	__asm volatile
 8008156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	60bb      	str	r3, [r7, #8]
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	e7fd      	b.n	800816a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	4b14      	ldr	r3, [pc, #80]	@ (80081c4 <vPortFree+0xbc>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4013      	ands	r3, r2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d01e      	beq.n	80081ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d11a      	bne.n	80081ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	4b0e      	ldr	r3, [pc, #56]	@ (80081c4 <vPortFree+0xbc>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	43db      	mvns	r3, r3
 800818e:	401a      	ands	r2, r3
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008194:	f7fe fbd2 	bl	800693c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	685a      	ldr	r2, [r3, #4]
 800819c:	4b0a      	ldr	r3, [pc, #40]	@ (80081c8 <vPortFree+0xc0>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4413      	add	r3, r2
 80081a2:	4a09      	ldr	r2, [pc, #36]	@ (80081c8 <vPortFree+0xc0>)
 80081a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80081a6:	6938      	ldr	r0, [r7, #16]
 80081a8:	f000 f874 	bl	8008294 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80081ac:	4b07      	ldr	r3, [pc, #28]	@ (80081cc <vPortFree+0xc4>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3301      	adds	r3, #1
 80081b2:	4a06      	ldr	r2, [pc, #24]	@ (80081cc <vPortFree+0xc4>)
 80081b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80081b6:	f7fe fbcf 	bl	8006958 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80081ba:	bf00      	nop
 80081bc:	3718      	adds	r7, #24
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	2000504c 	.word	0x2000504c
 80081c8:	2000503c 	.word	0x2000503c
 80081cc:	20005048 	.word	0x20005048

080081d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80081d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80081da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80081dc:	4b27      	ldr	r3, [pc, #156]	@ (800827c <prvHeapInit+0xac>)
 80081de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f003 0307 	and.w	r3, r3, #7
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00c      	beq.n	8008204 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	3307      	adds	r3, #7
 80081ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f023 0307 	bic.w	r3, r3, #7
 80081f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	4a1f      	ldr	r2, [pc, #124]	@ (800827c <prvHeapInit+0xac>)
 8008200:	4413      	add	r3, r2
 8008202:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008208:	4a1d      	ldr	r2, [pc, #116]	@ (8008280 <prvHeapInit+0xb0>)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800820e:	4b1c      	ldr	r3, [pc, #112]	@ (8008280 <prvHeapInit+0xb0>)
 8008210:	2200      	movs	r2, #0
 8008212:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	68ba      	ldr	r2, [r7, #8]
 8008218:	4413      	add	r3, r2
 800821a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800821c:	2208      	movs	r2, #8
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	1a9b      	subs	r3, r3, r2
 8008222:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f023 0307 	bic.w	r3, r3, #7
 800822a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	4a15      	ldr	r2, [pc, #84]	@ (8008284 <prvHeapInit+0xb4>)
 8008230:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008232:	4b14      	ldr	r3, [pc, #80]	@ (8008284 <prvHeapInit+0xb4>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2200      	movs	r2, #0
 8008238:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800823a:	4b12      	ldr	r3, [pc, #72]	@ (8008284 <prvHeapInit+0xb4>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2200      	movs	r2, #0
 8008240:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	1ad2      	subs	r2, r2, r3
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008250:	4b0c      	ldr	r3, [pc, #48]	@ (8008284 <prvHeapInit+0xb4>)
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	4a0a      	ldr	r2, [pc, #40]	@ (8008288 <prvHeapInit+0xb8>)
 800825e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	4a09      	ldr	r2, [pc, #36]	@ (800828c <prvHeapInit+0xbc>)
 8008266:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008268:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <prvHeapInit+0xc0>)
 800826a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800826e:	601a      	str	r2, [r3, #0]
}
 8008270:	bf00      	nop
 8008272:	3714      	adds	r7, #20
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr
 800827c:	20001430 	.word	0x20001430
 8008280:	20005030 	.word	0x20005030
 8008284:	20005038 	.word	0x20005038
 8008288:	20005040 	.word	0x20005040
 800828c:	2000503c 	.word	0x2000503c
 8008290:	2000504c 	.word	0x2000504c

08008294 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008294:	b480      	push	{r7}
 8008296:	b085      	sub	sp, #20
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800829c:	4b28      	ldr	r3, [pc, #160]	@ (8008340 <prvInsertBlockIntoFreeList+0xac>)
 800829e:	60fb      	str	r3, [r7, #12]
 80082a0:	e002      	b.n	80082a8 <prvInsertBlockIntoFreeList+0x14>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	60fb      	str	r3, [r7, #12]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d8f7      	bhi.n	80082a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	68ba      	ldr	r2, [r7, #8]
 80082bc:	4413      	add	r3, r2
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d108      	bne.n	80082d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	685a      	ldr	r2, [r3, #4]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	441a      	add	r2, r3
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	68ba      	ldr	r2, [r7, #8]
 80082e0:	441a      	add	r2, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d118      	bne.n	800831c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	4b15      	ldr	r3, [pc, #84]	@ (8008344 <prvInsertBlockIntoFreeList+0xb0>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d00d      	beq.n	8008312 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685a      	ldr	r2, [r3, #4]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	441a      	add	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	e008      	b.n	8008324 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008312:	4b0c      	ldr	r3, [pc, #48]	@ (8008344 <prvInsertBlockIntoFreeList+0xb0>)
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	e003      	b.n	8008324 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681a      	ldr	r2, [r3, #0]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008324:	68fa      	ldr	r2, [r7, #12]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	429a      	cmp	r2, r3
 800832a:	d002      	beq.n	8008332 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008332:	bf00      	nop
 8008334:	3714      	adds	r7, #20
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20005030 	.word	0x20005030
 8008344:	20005038 	.word	0x20005038

08008348 <sniprintf>:
 8008348:	b40c      	push	{r2, r3}
 800834a:	b530      	push	{r4, r5, lr}
 800834c:	4b17      	ldr	r3, [pc, #92]	@ (80083ac <sniprintf+0x64>)
 800834e:	1e0c      	subs	r4, r1, #0
 8008350:	681d      	ldr	r5, [r3, #0]
 8008352:	b09d      	sub	sp, #116	@ 0x74
 8008354:	da08      	bge.n	8008368 <sniprintf+0x20>
 8008356:	238b      	movs	r3, #139	@ 0x8b
 8008358:	602b      	str	r3, [r5, #0]
 800835a:	f04f 30ff 	mov.w	r0, #4294967295
 800835e:	b01d      	add	sp, #116	@ 0x74
 8008360:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008364:	b002      	add	sp, #8
 8008366:	4770      	bx	lr
 8008368:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800836c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008370:	bf14      	ite	ne
 8008372:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008376:	4623      	moveq	r3, r4
 8008378:	9304      	str	r3, [sp, #16]
 800837a:	9307      	str	r3, [sp, #28]
 800837c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008380:	9002      	str	r0, [sp, #8]
 8008382:	9006      	str	r0, [sp, #24]
 8008384:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008388:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800838a:	ab21      	add	r3, sp, #132	@ 0x84
 800838c:	a902      	add	r1, sp, #8
 800838e:	4628      	mov	r0, r5
 8008390:	9301      	str	r3, [sp, #4]
 8008392:	f000 fa19 	bl	80087c8 <_svfiprintf_r>
 8008396:	1c43      	adds	r3, r0, #1
 8008398:	bfbc      	itt	lt
 800839a:	238b      	movlt	r3, #139	@ 0x8b
 800839c:	602b      	strlt	r3, [r5, #0]
 800839e:	2c00      	cmp	r4, #0
 80083a0:	d0dd      	beq.n	800835e <sniprintf+0x16>
 80083a2:	9b02      	ldr	r3, [sp, #8]
 80083a4:	2200      	movs	r2, #0
 80083a6:	701a      	strb	r2, [r3, #0]
 80083a8:	e7d9      	b.n	800835e <sniprintf+0x16>
 80083aa:	bf00      	nop
 80083ac:	20000024 	.word	0x20000024

080083b0 <siprintf>:
 80083b0:	b40e      	push	{r1, r2, r3}
 80083b2:	b500      	push	{lr}
 80083b4:	b09c      	sub	sp, #112	@ 0x70
 80083b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80083b8:	9002      	str	r0, [sp, #8]
 80083ba:	9006      	str	r0, [sp, #24]
 80083bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80083c0:	4809      	ldr	r0, [pc, #36]	@ (80083e8 <siprintf+0x38>)
 80083c2:	9107      	str	r1, [sp, #28]
 80083c4:	9104      	str	r1, [sp, #16]
 80083c6:	4909      	ldr	r1, [pc, #36]	@ (80083ec <siprintf+0x3c>)
 80083c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083cc:	9105      	str	r1, [sp, #20]
 80083ce:	6800      	ldr	r0, [r0, #0]
 80083d0:	9301      	str	r3, [sp, #4]
 80083d2:	a902      	add	r1, sp, #8
 80083d4:	f000 f9f8 	bl	80087c8 <_svfiprintf_r>
 80083d8:	9b02      	ldr	r3, [sp, #8]
 80083da:	2200      	movs	r2, #0
 80083dc:	701a      	strb	r2, [r3, #0]
 80083de:	b01c      	add	sp, #112	@ 0x70
 80083e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e4:	b003      	add	sp, #12
 80083e6:	4770      	bx	lr
 80083e8:	20000024 	.word	0x20000024
 80083ec:	ffff0208 	.word	0xffff0208

080083f0 <memset>:
 80083f0:	4402      	add	r2, r0
 80083f2:	4603      	mov	r3, r0
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d100      	bne.n	80083fa <memset+0xa>
 80083f8:	4770      	bx	lr
 80083fa:	f803 1b01 	strb.w	r1, [r3], #1
 80083fe:	e7f9      	b.n	80083f4 <memset+0x4>

08008400 <_reclaim_reent>:
 8008400:	4b29      	ldr	r3, [pc, #164]	@ (80084a8 <_reclaim_reent+0xa8>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4283      	cmp	r3, r0
 8008406:	b570      	push	{r4, r5, r6, lr}
 8008408:	4604      	mov	r4, r0
 800840a:	d04b      	beq.n	80084a4 <_reclaim_reent+0xa4>
 800840c:	69c3      	ldr	r3, [r0, #28]
 800840e:	b1ab      	cbz	r3, 800843c <_reclaim_reent+0x3c>
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	b16b      	cbz	r3, 8008430 <_reclaim_reent+0x30>
 8008414:	2500      	movs	r5, #0
 8008416:	69e3      	ldr	r3, [r4, #28]
 8008418:	68db      	ldr	r3, [r3, #12]
 800841a:	5959      	ldr	r1, [r3, r5]
 800841c:	2900      	cmp	r1, #0
 800841e:	d13b      	bne.n	8008498 <_reclaim_reent+0x98>
 8008420:	3504      	adds	r5, #4
 8008422:	2d80      	cmp	r5, #128	@ 0x80
 8008424:	d1f7      	bne.n	8008416 <_reclaim_reent+0x16>
 8008426:	69e3      	ldr	r3, [r4, #28]
 8008428:	4620      	mov	r0, r4
 800842a:	68d9      	ldr	r1, [r3, #12]
 800842c:	f000 f878 	bl	8008520 <_free_r>
 8008430:	69e3      	ldr	r3, [r4, #28]
 8008432:	6819      	ldr	r1, [r3, #0]
 8008434:	b111      	cbz	r1, 800843c <_reclaim_reent+0x3c>
 8008436:	4620      	mov	r0, r4
 8008438:	f000 f872 	bl	8008520 <_free_r>
 800843c:	6961      	ldr	r1, [r4, #20]
 800843e:	b111      	cbz	r1, 8008446 <_reclaim_reent+0x46>
 8008440:	4620      	mov	r0, r4
 8008442:	f000 f86d 	bl	8008520 <_free_r>
 8008446:	69e1      	ldr	r1, [r4, #28]
 8008448:	b111      	cbz	r1, 8008450 <_reclaim_reent+0x50>
 800844a:	4620      	mov	r0, r4
 800844c:	f000 f868 	bl	8008520 <_free_r>
 8008450:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008452:	b111      	cbz	r1, 800845a <_reclaim_reent+0x5a>
 8008454:	4620      	mov	r0, r4
 8008456:	f000 f863 	bl	8008520 <_free_r>
 800845a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800845c:	b111      	cbz	r1, 8008464 <_reclaim_reent+0x64>
 800845e:	4620      	mov	r0, r4
 8008460:	f000 f85e 	bl	8008520 <_free_r>
 8008464:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008466:	b111      	cbz	r1, 800846e <_reclaim_reent+0x6e>
 8008468:	4620      	mov	r0, r4
 800846a:	f000 f859 	bl	8008520 <_free_r>
 800846e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008470:	b111      	cbz	r1, 8008478 <_reclaim_reent+0x78>
 8008472:	4620      	mov	r0, r4
 8008474:	f000 f854 	bl	8008520 <_free_r>
 8008478:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800847a:	b111      	cbz	r1, 8008482 <_reclaim_reent+0x82>
 800847c:	4620      	mov	r0, r4
 800847e:	f000 f84f 	bl	8008520 <_free_r>
 8008482:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008484:	b111      	cbz	r1, 800848c <_reclaim_reent+0x8c>
 8008486:	4620      	mov	r0, r4
 8008488:	f000 f84a 	bl	8008520 <_free_r>
 800848c:	6a23      	ldr	r3, [r4, #32]
 800848e:	b14b      	cbz	r3, 80084a4 <_reclaim_reent+0xa4>
 8008490:	4620      	mov	r0, r4
 8008492:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008496:	4718      	bx	r3
 8008498:	680e      	ldr	r6, [r1, #0]
 800849a:	4620      	mov	r0, r4
 800849c:	f000 f840 	bl	8008520 <_free_r>
 80084a0:	4631      	mov	r1, r6
 80084a2:	e7bb      	b.n	800841c <_reclaim_reent+0x1c>
 80084a4:	bd70      	pop	{r4, r5, r6, pc}
 80084a6:	bf00      	nop
 80084a8:	20000024 	.word	0x20000024

080084ac <__errno>:
 80084ac:	4b01      	ldr	r3, [pc, #4]	@ (80084b4 <__errno+0x8>)
 80084ae:	6818      	ldr	r0, [r3, #0]
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	20000024 	.word	0x20000024

080084b8 <__libc_init_array>:
 80084b8:	b570      	push	{r4, r5, r6, lr}
 80084ba:	4d0d      	ldr	r5, [pc, #52]	@ (80084f0 <__libc_init_array+0x38>)
 80084bc:	4c0d      	ldr	r4, [pc, #52]	@ (80084f4 <__libc_init_array+0x3c>)
 80084be:	1b64      	subs	r4, r4, r5
 80084c0:	10a4      	asrs	r4, r4, #2
 80084c2:	2600      	movs	r6, #0
 80084c4:	42a6      	cmp	r6, r4
 80084c6:	d109      	bne.n	80084dc <__libc_init_array+0x24>
 80084c8:	4d0b      	ldr	r5, [pc, #44]	@ (80084f8 <__libc_init_array+0x40>)
 80084ca:	4c0c      	ldr	r4, [pc, #48]	@ (80084fc <__libc_init_array+0x44>)
 80084cc:	f000 fc66 	bl	8008d9c <_init>
 80084d0:	1b64      	subs	r4, r4, r5
 80084d2:	10a4      	asrs	r4, r4, #2
 80084d4:	2600      	movs	r6, #0
 80084d6:	42a6      	cmp	r6, r4
 80084d8:	d105      	bne.n	80084e6 <__libc_init_array+0x2e>
 80084da:	bd70      	pop	{r4, r5, r6, pc}
 80084dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80084e0:	4798      	blx	r3
 80084e2:	3601      	adds	r6, #1
 80084e4:	e7ee      	b.n	80084c4 <__libc_init_array+0xc>
 80084e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80084ea:	4798      	blx	r3
 80084ec:	3601      	adds	r6, #1
 80084ee:	e7f2      	b.n	80084d6 <__libc_init_array+0x1e>
 80084f0:	0800affc 	.word	0x0800affc
 80084f4:	0800affc 	.word	0x0800affc
 80084f8:	0800affc 	.word	0x0800affc
 80084fc:	0800b000 	.word	0x0800b000

08008500 <__retarget_lock_acquire_recursive>:
 8008500:	4770      	bx	lr

08008502 <__retarget_lock_release_recursive>:
 8008502:	4770      	bx	lr

08008504 <memcpy>:
 8008504:	440a      	add	r2, r1
 8008506:	4291      	cmp	r1, r2
 8008508:	f100 33ff 	add.w	r3, r0, #4294967295
 800850c:	d100      	bne.n	8008510 <memcpy+0xc>
 800850e:	4770      	bx	lr
 8008510:	b510      	push	{r4, lr}
 8008512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008516:	f803 4f01 	strb.w	r4, [r3, #1]!
 800851a:	4291      	cmp	r1, r2
 800851c:	d1f9      	bne.n	8008512 <memcpy+0xe>
 800851e:	bd10      	pop	{r4, pc}

08008520 <_free_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	4605      	mov	r5, r0
 8008524:	2900      	cmp	r1, #0
 8008526:	d041      	beq.n	80085ac <_free_r+0x8c>
 8008528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800852c:	1f0c      	subs	r4, r1, #4
 800852e:	2b00      	cmp	r3, #0
 8008530:	bfb8      	it	lt
 8008532:	18e4      	addlt	r4, r4, r3
 8008534:	f000 f8e0 	bl	80086f8 <__malloc_lock>
 8008538:	4a1d      	ldr	r2, [pc, #116]	@ (80085b0 <_free_r+0x90>)
 800853a:	6813      	ldr	r3, [r2, #0]
 800853c:	b933      	cbnz	r3, 800854c <_free_r+0x2c>
 800853e:	6063      	str	r3, [r4, #4]
 8008540:	6014      	str	r4, [r2, #0]
 8008542:	4628      	mov	r0, r5
 8008544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008548:	f000 b8dc 	b.w	8008704 <__malloc_unlock>
 800854c:	42a3      	cmp	r3, r4
 800854e:	d908      	bls.n	8008562 <_free_r+0x42>
 8008550:	6820      	ldr	r0, [r4, #0]
 8008552:	1821      	adds	r1, r4, r0
 8008554:	428b      	cmp	r3, r1
 8008556:	bf01      	itttt	eq
 8008558:	6819      	ldreq	r1, [r3, #0]
 800855a:	685b      	ldreq	r3, [r3, #4]
 800855c:	1809      	addeq	r1, r1, r0
 800855e:	6021      	streq	r1, [r4, #0]
 8008560:	e7ed      	b.n	800853e <_free_r+0x1e>
 8008562:	461a      	mov	r2, r3
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	b10b      	cbz	r3, 800856c <_free_r+0x4c>
 8008568:	42a3      	cmp	r3, r4
 800856a:	d9fa      	bls.n	8008562 <_free_r+0x42>
 800856c:	6811      	ldr	r1, [r2, #0]
 800856e:	1850      	adds	r0, r2, r1
 8008570:	42a0      	cmp	r0, r4
 8008572:	d10b      	bne.n	800858c <_free_r+0x6c>
 8008574:	6820      	ldr	r0, [r4, #0]
 8008576:	4401      	add	r1, r0
 8008578:	1850      	adds	r0, r2, r1
 800857a:	4283      	cmp	r3, r0
 800857c:	6011      	str	r1, [r2, #0]
 800857e:	d1e0      	bne.n	8008542 <_free_r+0x22>
 8008580:	6818      	ldr	r0, [r3, #0]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	6053      	str	r3, [r2, #4]
 8008586:	4408      	add	r0, r1
 8008588:	6010      	str	r0, [r2, #0]
 800858a:	e7da      	b.n	8008542 <_free_r+0x22>
 800858c:	d902      	bls.n	8008594 <_free_r+0x74>
 800858e:	230c      	movs	r3, #12
 8008590:	602b      	str	r3, [r5, #0]
 8008592:	e7d6      	b.n	8008542 <_free_r+0x22>
 8008594:	6820      	ldr	r0, [r4, #0]
 8008596:	1821      	adds	r1, r4, r0
 8008598:	428b      	cmp	r3, r1
 800859a:	bf04      	itt	eq
 800859c:	6819      	ldreq	r1, [r3, #0]
 800859e:	685b      	ldreq	r3, [r3, #4]
 80085a0:	6063      	str	r3, [r4, #4]
 80085a2:	bf04      	itt	eq
 80085a4:	1809      	addeq	r1, r1, r0
 80085a6:	6021      	streq	r1, [r4, #0]
 80085a8:	6054      	str	r4, [r2, #4]
 80085aa:	e7ca      	b.n	8008542 <_free_r+0x22>
 80085ac:	bd38      	pop	{r3, r4, r5, pc}
 80085ae:	bf00      	nop
 80085b0:	20005194 	.word	0x20005194

080085b4 <sbrk_aligned>:
 80085b4:	b570      	push	{r4, r5, r6, lr}
 80085b6:	4e0f      	ldr	r6, [pc, #60]	@ (80085f4 <sbrk_aligned+0x40>)
 80085b8:	460c      	mov	r4, r1
 80085ba:	6831      	ldr	r1, [r6, #0]
 80085bc:	4605      	mov	r5, r0
 80085be:	b911      	cbnz	r1, 80085c6 <sbrk_aligned+0x12>
 80085c0:	f000 fba6 	bl	8008d10 <_sbrk_r>
 80085c4:	6030      	str	r0, [r6, #0]
 80085c6:	4621      	mov	r1, r4
 80085c8:	4628      	mov	r0, r5
 80085ca:	f000 fba1 	bl	8008d10 <_sbrk_r>
 80085ce:	1c43      	adds	r3, r0, #1
 80085d0:	d103      	bne.n	80085da <sbrk_aligned+0x26>
 80085d2:	f04f 34ff 	mov.w	r4, #4294967295
 80085d6:	4620      	mov	r0, r4
 80085d8:	bd70      	pop	{r4, r5, r6, pc}
 80085da:	1cc4      	adds	r4, r0, #3
 80085dc:	f024 0403 	bic.w	r4, r4, #3
 80085e0:	42a0      	cmp	r0, r4
 80085e2:	d0f8      	beq.n	80085d6 <sbrk_aligned+0x22>
 80085e4:	1a21      	subs	r1, r4, r0
 80085e6:	4628      	mov	r0, r5
 80085e8:	f000 fb92 	bl	8008d10 <_sbrk_r>
 80085ec:	3001      	adds	r0, #1
 80085ee:	d1f2      	bne.n	80085d6 <sbrk_aligned+0x22>
 80085f0:	e7ef      	b.n	80085d2 <sbrk_aligned+0x1e>
 80085f2:	bf00      	nop
 80085f4:	20005190 	.word	0x20005190

080085f8 <_malloc_r>:
 80085f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085fc:	1ccd      	adds	r5, r1, #3
 80085fe:	f025 0503 	bic.w	r5, r5, #3
 8008602:	3508      	adds	r5, #8
 8008604:	2d0c      	cmp	r5, #12
 8008606:	bf38      	it	cc
 8008608:	250c      	movcc	r5, #12
 800860a:	2d00      	cmp	r5, #0
 800860c:	4606      	mov	r6, r0
 800860e:	db01      	blt.n	8008614 <_malloc_r+0x1c>
 8008610:	42a9      	cmp	r1, r5
 8008612:	d904      	bls.n	800861e <_malloc_r+0x26>
 8008614:	230c      	movs	r3, #12
 8008616:	6033      	str	r3, [r6, #0]
 8008618:	2000      	movs	r0, #0
 800861a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800861e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80086f4 <_malloc_r+0xfc>
 8008622:	f000 f869 	bl	80086f8 <__malloc_lock>
 8008626:	f8d8 3000 	ldr.w	r3, [r8]
 800862a:	461c      	mov	r4, r3
 800862c:	bb44      	cbnz	r4, 8008680 <_malloc_r+0x88>
 800862e:	4629      	mov	r1, r5
 8008630:	4630      	mov	r0, r6
 8008632:	f7ff ffbf 	bl	80085b4 <sbrk_aligned>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	4604      	mov	r4, r0
 800863a:	d158      	bne.n	80086ee <_malloc_r+0xf6>
 800863c:	f8d8 4000 	ldr.w	r4, [r8]
 8008640:	4627      	mov	r7, r4
 8008642:	2f00      	cmp	r7, #0
 8008644:	d143      	bne.n	80086ce <_malloc_r+0xd6>
 8008646:	2c00      	cmp	r4, #0
 8008648:	d04b      	beq.n	80086e2 <_malloc_r+0xea>
 800864a:	6823      	ldr	r3, [r4, #0]
 800864c:	4639      	mov	r1, r7
 800864e:	4630      	mov	r0, r6
 8008650:	eb04 0903 	add.w	r9, r4, r3
 8008654:	f000 fb5c 	bl	8008d10 <_sbrk_r>
 8008658:	4581      	cmp	r9, r0
 800865a:	d142      	bne.n	80086e2 <_malloc_r+0xea>
 800865c:	6821      	ldr	r1, [r4, #0]
 800865e:	1a6d      	subs	r5, r5, r1
 8008660:	4629      	mov	r1, r5
 8008662:	4630      	mov	r0, r6
 8008664:	f7ff ffa6 	bl	80085b4 <sbrk_aligned>
 8008668:	3001      	adds	r0, #1
 800866a:	d03a      	beq.n	80086e2 <_malloc_r+0xea>
 800866c:	6823      	ldr	r3, [r4, #0]
 800866e:	442b      	add	r3, r5
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	f8d8 3000 	ldr.w	r3, [r8]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	bb62      	cbnz	r2, 80086d4 <_malloc_r+0xdc>
 800867a:	f8c8 7000 	str.w	r7, [r8]
 800867e:	e00f      	b.n	80086a0 <_malloc_r+0xa8>
 8008680:	6822      	ldr	r2, [r4, #0]
 8008682:	1b52      	subs	r2, r2, r5
 8008684:	d420      	bmi.n	80086c8 <_malloc_r+0xd0>
 8008686:	2a0b      	cmp	r2, #11
 8008688:	d917      	bls.n	80086ba <_malloc_r+0xc2>
 800868a:	1961      	adds	r1, r4, r5
 800868c:	42a3      	cmp	r3, r4
 800868e:	6025      	str	r5, [r4, #0]
 8008690:	bf18      	it	ne
 8008692:	6059      	strne	r1, [r3, #4]
 8008694:	6863      	ldr	r3, [r4, #4]
 8008696:	bf08      	it	eq
 8008698:	f8c8 1000 	streq.w	r1, [r8]
 800869c:	5162      	str	r2, [r4, r5]
 800869e:	604b      	str	r3, [r1, #4]
 80086a0:	4630      	mov	r0, r6
 80086a2:	f000 f82f 	bl	8008704 <__malloc_unlock>
 80086a6:	f104 000b 	add.w	r0, r4, #11
 80086aa:	1d23      	adds	r3, r4, #4
 80086ac:	f020 0007 	bic.w	r0, r0, #7
 80086b0:	1ac2      	subs	r2, r0, r3
 80086b2:	bf1c      	itt	ne
 80086b4:	1a1b      	subne	r3, r3, r0
 80086b6:	50a3      	strne	r3, [r4, r2]
 80086b8:	e7af      	b.n	800861a <_malloc_r+0x22>
 80086ba:	6862      	ldr	r2, [r4, #4]
 80086bc:	42a3      	cmp	r3, r4
 80086be:	bf0c      	ite	eq
 80086c0:	f8c8 2000 	streq.w	r2, [r8]
 80086c4:	605a      	strne	r2, [r3, #4]
 80086c6:	e7eb      	b.n	80086a0 <_malloc_r+0xa8>
 80086c8:	4623      	mov	r3, r4
 80086ca:	6864      	ldr	r4, [r4, #4]
 80086cc:	e7ae      	b.n	800862c <_malloc_r+0x34>
 80086ce:	463c      	mov	r4, r7
 80086d0:	687f      	ldr	r7, [r7, #4]
 80086d2:	e7b6      	b.n	8008642 <_malloc_r+0x4a>
 80086d4:	461a      	mov	r2, r3
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	42a3      	cmp	r3, r4
 80086da:	d1fb      	bne.n	80086d4 <_malloc_r+0xdc>
 80086dc:	2300      	movs	r3, #0
 80086de:	6053      	str	r3, [r2, #4]
 80086e0:	e7de      	b.n	80086a0 <_malloc_r+0xa8>
 80086e2:	230c      	movs	r3, #12
 80086e4:	6033      	str	r3, [r6, #0]
 80086e6:	4630      	mov	r0, r6
 80086e8:	f000 f80c 	bl	8008704 <__malloc_unlock>
 80086ec:	e794      	b.n	8008618 <_malloc_r+0x20>
 80086ee:	6005      	str	r5, [r0, #0]
 80086f0:	e7d6      	b.n	80086a0 <_malloc_r+0xa8>
 80086f2:	bf00      	nop
 80086f4:	20005194 	.word	0x20005194

080086f8 <__malloc_lock>:
 80086f8:	4801      	ldr	r0, [pc, #4]	@ (8008700 <__malloc_lock+0x8>)
 80086fa:	f7ff bf01 	b.w	8008500 <__retarget_lock_acquire_recursive>
 80086fe:	bf00      	nop
 8008700:	2000518c 	.word	0x2000518c

08008704 <__malloc_unlock>:
 8008704:	4801      	ldr	r0, [pc, #4]	@ (800870c <__malloc_unlock+0x8>)
 8008706:	f7ff befc 	b.w	8008502 <__retarget_lock_release_recursive>
 800870a:	bf00      	nop
 800870c:	2000518c 	.word	0x2000518c

08008710 <__ssputs_r>:
 8008710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008714:	688e      	ldr	r6, [r1, #8]
 8008716:	461f      	mov	r7, r3
 8008718:	42be      	cmp	r6, r7
 800871a:	680b      	ldr	r3, [r1, #0]
 800871c:	4682      	mov	sl, r0
 800871e:	460c      	mov	r4, r1
 8008720:	4690      	mov	r8, r2
 8008722:	d82d      	bhi.n	8008780 <__ssputs_r+0x70>
 8008724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008728:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800872c:	d026      	beq.n	800877c <__ssputs_r+0x6c>
 800872e:	6965      	ldr	r5, [r4, #20]
 8008730:	6909      	ldr	r1, [r1, #16]
 8008732:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008736:	eba3 0901 	sub.w	r9, r3, r1
 800873a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800873e:	1c7b      	adds	r3, r7, #1
 8008740:	444b      	add	r3, r9
 8008742:	106d      	asrs	r5, r5, #1
 8008744:	429d      	cmp	r5, r3
 8008746:	bf38      	it	cc
 8008748:	461d      	movcc	r5, r3
 800874a:	0553      	lsls	r3, r2, #21
 800874c:	d527      	bpl.n	800879e <__ssputs_r+0x8e>
 800874e:	4629      	mov	r1, r5
 8008750:	f7ff ff52 	bl	80085f8 <_malloc_r>
 8008754:	4606      	mov	r6, r0
 8008756:	b360      	cbz	r0, 80087b2 <__ssputs_r+0xa2>
 8008758:	6921      	ldr	r1, [r4, #16]
 800875a:	464a      	mov	r2, r9
 800875c:	f7ff fed2 	bl	8008504 <memcpy>
 8008760:	89a3      	ldrh	r3, [r4, #12]
 8008762:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800876a:	81a3      	strh	r3, [r4, #12]
 800876c:	6126      	str	r6, [r4, #16]
 800876e:	6165      	str	r5, [r4, #20]
 8008770:	444e      	add	r6, r9
 8008772:	eba5 0509 	sub.w	r5, r5, r9
 8008776:	6026      	str	r6, [r4, #0]
 8008778:	60a5      	str	r5, [r4, #8]
 800877a:	463e      	mov	r6, r7
 800877c:	42be      	cmp	r6, r7
 800877e:	d900      	bls.n	8008782 <__ssputs_r+0x72>
 8008780:	463e      	mov	r6, r7
 8008782:	6820      	ldr	r0, [r4, #0]
 8008784:	4632      	mov	r2, r6
 8008786:	4641      	mov	r1, r8
 8008788:	f000 faa8 	bl	8008cdc <memmove>
 800878c:	68a3      	ldr	r3, [r4, #8]
 800878e:	1b9b      	subs	r3, r3, r6
 8008790:	60a3      	str	r3, [r4, #8]
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	4433      	add	r3, r6
 8008796:	6023      	str	r3, [r4, #0]
 8008798:	2000      	movs	r0, #0
 800879a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800879e:	462a      	mov	r2, r5
 80087a0:	f000 fac6 	bl	8008d30 <_realloc_r>
 80087a4:	4606      	mov	r6, r0
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d1e0      	bne.n	800876c <__ssputs_r+0x5c>
 80087aa:	6921      	ldr	r1, [r4, #16]
 80087ac:	4650      	mov	r0, sl
 80087ae:	f7ff feb7 	bl	8008520 <_free_r>
 80087b2:	230c      	movs	r3, #12
 80087b4:	f8ca 3000 	str.w	r3, [sl]
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087be:	81a3      	strh	r3, [r4, #12]
 80087c0:	f04f 30ff 	mov.w	r0, #4294967295
 80087c4:	e7e9      	b.n	800879a <__ssputs_r+0x8a>
	...

080087c8 <_svfiprintf_r>:
 80087c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	4698      	mov	r8, r3
 80087ce:	898b      	ldrh	r3, [r1, #12]
 80087d0:	061b      	lsls	r3, r3, #24
 80087d2:	b09d      	sub	sp, #116	@ 0x74
 80087d4:	4607      	mov	r7, r0
 80087d6:	460d      	mov	r5, r1
 80087d8:	4614      	mov	r4, r2
 80087da:	d510      	bpl.n	80087fe <_svfiprintf_r+0x36>
 80087dc:	690b      	ldr	r3, [r1, #16]
 80087de:	b973      	cbnz	r3, 80087fe <_svfiprintf_r+0x36>
 80087e0:	2140      	movs	r1, #64	@ 0x40
 80087e2:	f7ff ff09 	bl	80085f8 <_malloc_r>
 80087e6:	6028      	str	r0, [r5, #0]
 80087e8:	6128      	str	r0, [r5, #16]
 80087ea:	b930      	cbnz	r0, 80087fa <_svfiprintf_r+0x32>
 80087ec:	230c      	movs	r3, #12
 80087ee:	603b      	str	r3, [r7, #0]
 80087f0:	f04f 30ff 	mov.w	r0, #4294967295
 80087f4:	b01d      	add	sp, #116	@ 0x74
 80087f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fa:	2340      	movs	r3, #64	@ 0x40
 80087fc:	616b      	str	r3, [r5, #20]
 80087fe:	2300      	movs	r3, #0
 8008800:	9309      	str	r3, [sp, #36]	@ 0x24
 8008802:	2320      	movs	r3, #32
 8008804:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008808:	f8cd 800c 	str.w	r8, [sp, #12]
 800880c:	2330      	movs	r3, #48	@ 0x30
 800880e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80089ac <_svfiprintf_r+0x1e4>
 8008812:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008816:	f04f 0901 	mov.w	r9, #1
 800881a:	4623      	mov	r3, r4
 800881c:	469a      	mov	sl, r3
 800881e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008822:	b10a      	cbz	r2, 8008828 <_svfiprintf_r+0x60>
 8008824:	2a25      	cmp	r2, #37	@ 0x25
 8008826:	d1f9      	bne.n	800881c <_svfiprintf_r+0x54>
 8008828:	ebba 0b04 	subs.w	fp, sl, r4
 800882c:	d00b      	beq.n	8008846 <_svfiprintf_r+0x7e>
 800882e:	465b      	mov	r3, fp
 8008830:	4622      	mov	r2, r4
 8008832:	4629      	mov	r1, r5
 8008834:	4638      	mov	r0, r7
 8008836:	f7ff ff6b 	bl	8008710 <__ssputs_r>
 800883a:	3001      	adds	r0, #1
 800883c:	f000 80a7 	beq.w	800898e <_svfiprintf_r+0x1c6>
 8008840:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008842:	445a      	add	r2, fp
 8008844:	9209      	str	r2, [sp, #36]	@ 0x24
 8008846:	f89a 3000 	ldrb.w	r3, [sl]
 800884a:	2b00      	cmp	r3, #0
 800884c:	f000 809f 	beq.w	800898e <_svfiprintf_r+0x1c6>
 8008850:	2300      	movs	r3, #0
 8008852:	f04f 32ff 	mov.w	r2, #4294967295
 8008856:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800885a:	f10a 0a01 	add.w	sl, sl, #1
 800885e:	9304      	str	r3, [sp, #16]
 8008860:	9307      	str	r3, [sp, #28]
 8008862:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008866:	931a      	str	r3, [sp, #104]	@ 0x68
 8008868:	4654      	mov	r4, sl
 800886a:	2205      	movs	r2, #5
 800886c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008870:	484e      	ldr	r0, [pc, #312]	@ (80089ac <_svfiprintf_r+0x1e4>)
 8008872:	f7f7 fcd5 	bl	8000220 <memchr>
 8008876:	9a04      	ldr	r2, [sp, #16]
 8008878:	b9d8      	cbnz	r0, 80088b2 <_svfiprintf_r+0xea>
 800887a:	06d0      	lsls	r0, r2, #27
 800887c:	bf44      	itt	mi
 800887e:	2320      	movmi	r3, #32
 8008880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008884:	0711      	lsls	r1, r2, #28
 8008886:	bf44      	itt	mi
 8008888:	232b      	movmi	r3, #43	@ 0x2b
 800888a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800888e:	f89a 3000 	ldrb.w	r3, [sl]
 8008892:	2b2a      	cmp	r3, #42	@ 0x2a
 8008894:	d015      	beq.n	80088c2 <_svfiprintf_r+0xfa>
 8008896:	9a07      	ldr	r2, [sp, #28]
 8008898:	4654      	mov	r4, sl
 800889a:	2000      	movs	r0, #0
 800889c:	f04f 0c0a 	mov.w	ip, #10
 80088a0:	4621      	mov	r1, r4
 80088a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088a6:	3b30      	subs	r3, #48	@ 0x30
 80088a8:	2b09      	cmp	r3, #9
 80088aa:	d94b      	bls.n	8008944 <_svfiprintf_r+0x17c>
 80088ac:	b1b0      	cbz	r0, 80088dc <_svfiprintf_r+0x114>
 80088ae:	9207      	str	r2, [sp, #28]
 80088b0:	e014      	b.n	80088dc <_svfiprintf_r+0x114>
 80088b2:	eba0 0308 	sub.w	r3, r0, r8
 80088b6:	fa09 f303 	lsl.w	r3, r9, r3
 80088ba:	4313      	orrs	r3, r2
 80088bc:	9304      	str	r3, [sp, #16]
 80088be:	46a2      	mov	sl, r4
 80088c0:	e7d2      	b.n	8008868 <_svfiprintf_r+0xa0>
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	1d19      	adds	r1, r3, #4
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	9103      	str	r1, [sp, #12]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	bfbb      	ittet	lt
 80088ce:	425b      	neglt	r3, r3
 80088d0:	f042 0202 	orrlt.w	r2, r2, #2
 80088d4:	9307      	strge	r3, [sp, #28]
 80088d6:	9307      	strlt	r3, [sp, #28]
 80088d8:	bfb8      	it	lt
 80088da:	9204      	strlt	r2, [sp, #16]
 80088dc:	7823      	ldrb	r3, [r4, #0]
 80088de:	2b2e      	cmp	r3, #46	@ 0x2e
 80088e0:	d10a      	bne.n	80088f8 <_svfiprintf_r+0x130>
 80088e2:	7863      	ldrb	r3, [r4, #1]
 80088e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80088e6:	d132      	bne.n	800894e <_svfiprintf_r+0x186>
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	1d1a      	adds	r2, r3, #4
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	9203      	str	r2, [sp, #12]
 80088f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088f4:	3402      	adds	r4, #2
 80088f6:	9305      	str	r3, [sp, #20]
 80088f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80089bc <_svfiprintf_r+0x1f4>
 80088fc:	7821      	ldrb	r1, [r4, #0]
 80088fe:	2203      	movs	r2, #3
 8008900:	4650      	mov	r0, sl
 8008902:	f7f7 fc8d 	bl	8000220 <memchr>
 8008906:	b138      	cbz	r0, 8008918 <_svfiprintf_r+0x150>
 8008908:	9b04      	ldr	r3, [sp, #16]
 800890a:	eba0 000a 	sub.w	r0, r0, sl
 800890e:	2240      	movs	r2, #64	@ 0x40
 8008910:	4082      	lsls	r2, r0
 8008912:	4313      	orrs	r3, r2
 8008914:	3401      	adds	r4, #1
 8008916:	9304      	str	r3, [sp, #16]
 8008918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800891c:	4824      	ldr	r0, [pc, #144]	@ (80089b0 <_svfiprintf_r+0x1e8>)
 800891e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008922:	2206      	movs	r2, #6
 8008924:	f7f7 fc7c 	bl	8000220 <memchr>
 8008928:	2800      	cmp	r0, #0
 800892a:	d036      	beq.n	800899a <_svfiprintf_r+0x1d2>
 800892c:	4b21      	ldr	r3, [pc, #132]	@ (80089b4 <_svfiprintf_r+0x1ec>)
 800892e:	bb1b      	cbnz	r3, 8008978 <_svfiprintf_r+0x1b0>
 8008930:	9b03      	ldr	r3, [sp, #12]
 8008932:	3307      	adds	r3, #7
 8008934:	f023 0307 	bic.w	r3, r3, #7
 8008938:	3308      	adds	r3, #8
 800893a:	9303      	str	r3, [sp, #12]
 800893c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893e:	4433      	add	r3, r6
 8008940:	9309      	str	r3, [sp, #36]	@ 0x24
 8008942:	e76a      	b.n	800881a <_svfiprintf_r+0x52>
 8008944:	fb0c 3202 	mla	r2, ip, r2, r3
 8008948:	460c      	mov	r4, r1
 800894a:	2001      	movs	r0, #1
 800894c:	e7a8      	b.n	80088a0 <_svfiprintf_r+0xd8>
 800894e:	2300      	movs	r3, #0
 8008950:	3401      	adds	r4, #1
 8008952:	9305      	str	r3, [sp, #20]
 8008954:	4619      	mov	r1, r3
 8008956:	f04f 0c0a 	mov.w	ip, #10
 800895a:	4620      	mov	r0, r4
 800895c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008960:	3a30      	subs	r2, #48	@ 0x30
 8008962:	2a09      	cmp	r2, #9
 8008964:	d903      	bls.n	800896e <_svfiprintf_r+0x1a6>
 8008966:	2b00      	cmp	r3, #0
 8008968:	d0c6      	beq.n	80088f8 <_svfiprintf_r+0x130>
 800896a:	9105      	str	r1, [sp, #20]
 800896c:	e7c4      	b.n	80088f8 <_svfiprintf_r+0x130>
 800896e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008972:	4604      	mov	r4, r0
 8008974:	2301      	movs	r3, #1
 8008976:	e7f0      	b.n	800895a <_svfiprintf_r+0x192>
 8008978:	ab03      	add	r3, sp, #12
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	462a      	mov	r2, r5
 800897e:	4b0e      	ldr	r3, [pc, #56]	@ (80089b8 <_svfiprintf_r+0x1f0>)
 8008980:	a904      	add	r1, sp, #16
 8008982:	4638      	mov	r0, r7
 8008984:	f3af 8000 	nop.w
 8008988:	1c42      	adds	r2, r0, #1
 800898a:	4606      	mov	r6, r0
 800898c:	d1d6      	bne.n	800893c <_svfiprintf_r+0x174>
 800898e:	89ab      	ldrh	r3, [r5, #12]
 8008990:	065b      	lsls	r3, r3, #25
 8008992:	f53f af2d 	bmi.w	80087f0 <_svfiprintf_r+0x28>
 8008996:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008998:	e72c      	b.n	80087f4 <_svfiprintf_r+0x2c>
 800899a:	ab03      	add	r3, sp, #12
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	462a      	mov	r2, r5
 80089a0:	4b05      	ldr	r3, [pc, #20]	@ (80089b8 <_svfiprintf_r+0x1f0>)
 80089a2:	a904      	add	r1, sp, #16
 80089a4:	4638      	mov	r0, r7
 80089a6:	f000 f879 	bl	8008a9c <_printf_i>
 80089aa:	e7ed      	b.n	8008988 <_svfiprintf_r+0x1c0>
 80089ac:	0800afc0 	.word	0x0800afc0
 80089b0:	0800afca 	.word	0x0800afca
 80089b4:	00000000 	.word	0x00000000
 80089b8:	08008711 	.word	0x08008711
 80089bc:	0800afc6 	.word	0x0800afc6

080089c0 <_printf_common>:
 80089c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089c4:	4616      	mov	r6, r2
 80089c6:	4698      	mov	r8, r3
 80089c8:	688a      	ldr	r2, [r1, #8]
 80089ca:	690b      	ldr	r3, [r1, #16]
 80089cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089d0:	4293      	cmp	r3, r2
 80089d2:	bfb8      	it	lt
 80089d4:	4613      	movlt	r3, r2
 80089d6:	6033      	str	r3, [r6, #0]
 80089d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089dc:	4607      	mov	r7, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	b10a      	cbz	r2, 80089e6 <_printf_common+0x26>
 80089e2:	3301      	adds	r3, #1
 80089e4:	6033      	str	r3, [r6, #0]
 80089e6:	6823      	ldr	r3, [r4, #0]
 80089e8:	0699      	lsls	r1, r3, #26
 80089ea:	bf42      	ittt	mi
 80089ec:	6833      	ldrmi	r3, [r6, #0]
 80089ee:	3302      	addmi	r3, #2
 80089f0:	6033      	strmi	r3, [r6, #0]
 80089f2:	6825      	ldr	r5, [r4, #0]
 80089f4:	f015 0506 	ands.w	r5, r5, #6
 80089f8:	d106      	bne.n	8008a08 <_printf_common+0x48>
 80089fa:	f104 0a19 	add.w	sl, r4, #25
 80089fe:	68e3      	ldr	r3, [r4, #12]
 8008a00:	6832      	ldr	r2, [r6, #0]
 8008a02:	1a9b      	subs	r3, r3, r2
 8008a04:	42ab      	cmp	r3, r5
 8008a06:	dc26      	bgt.n	8008a56 <_printf_common+0x96>
 8008a08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a0c:	6822      	ldr	r2, [r4, #0]
 8008a0e:	3b00      	subs	r3, #0
 8008a10:	bf18      	it	ne
 8008a12:	2301      	movne	r3, #1
 8008a14:	0692      	lsls	r2, r2, #26
 8008a16:	d42b      	bmi.n	8008a70 <_printf_common+0xb0>
 8008a18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a1c:	4641      	mov	r1, r8
 8008a1e:	4638      	mov	r0, r7
 8008a20:	47c8      	blx	r9
 8008a22:	3001      	adds	r0, #1
 8008a24:	d01e      	beq.n	8008a64 <_printf_common+0xa4>
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	6922      	ldr	r2, [r4, #16]
 8008a2a:	f003 0306 	and.w	r3, r3, #6
 8008a2e:	2b04      	cmp	r3, #4
 8008a30:	bf02      	ittt	eq
 8008a32:	68e5      	ldreq	r5, [r4, #12]
 8008a34:	6833      	ldreq	r3, [r6, #0]
 8008a36:	1aed      	subeq	r5, r5, r3
 8008a38:	68a3      	ldr	r3, [r4, #8]
 8008a3a:	bf0c      	ite	eq
 8008a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a40:	2500      	movne	r5, #0
 8008a42:	4293      	cmp	r3, r2
 8008a44:	bfc4      	itt	gt
 8008a46:	1a9b      	subgt	r3, r3, r2
 8008a48:	18ed      	addgt	r5, r5, r3
 8008a4a:	2600      	movs	r6, #0
 8008a4c:	341a      	adds	r4, #26
 8008a4e:	42b5      	cmp	r5, r6
 8008a50:	d11a      	bne.n	8008a88 <_printf_common+0xc8>
 8008a52:	2000      	movs	r0, #0
 8008a54:	e008      	b.n	8008a68 <_printf_common+0xa8>
 8008a56:	2301      	movs	r3, #1
 8008a58:	4652      	mov	r2, sl
 8008a5a:	4641      	mov	r1, r8
 8008a5c:	4638      	mov	r0, r7
 8008a5e:	47c8      	blx	r9
 8008a60:	3001      	adds	r0, #1
 8008a62:	d103      	bne.n	8008a6c <_printf_common+0xac>
 8008a64:	f04f 30ff 	mov.w	r0, #4294967295
 8008a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a6c:	3501      	adds	r5, #1
 8008a6e:	e7c6      	b.n	80089fe <_printf_common+0x3e>
 8008a70:	18e1      	adds	r1, r4, r3
 8008a72:	1c5a      	adds	r2, r3, #1
 8008a74:	2030      	movs	r0, #48	@ 0x30
 8008a76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a7a:	4422      	add	r2, r4
 8008a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a84:	3302      	adds	r3, #2
 8008a86:	e7c7      	b.n	8008a18 <_printf_common+0x58>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	4622      	mov	r2, r4
 8008a8c:	4641      	mov	r1, r8
 8008a8e:	4638      	mov	r0, r7
 8008a90:	47c8      	blx	r9
 8008a92:	3001      	adds	r0, #1
 8008a94:	d0e6      	beq.n	8008a64 <_printf_common+0xa4>
 8008a96:	3601      	adds	r6, #1
 8008a98:	e7d9      	b.n	8008a4e <_printf_common+0x8e>
	...

08008a9c <_printf_i>:
 8008a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa0:	7e0f      	ldrb	r7, [r1, #24]
 8008aa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008aa4:	2f78      	cmp	r7, #120	@ 0x78
 8008aa6:	4691      	mov	r9, r2
 8008aa8:	4680      	mov	r8, r0
 8008aaa:	460c      	mov	r4, r1
 8008aac:	469a      	mov	sl, r3
 8008aae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ab2:	d807      	bhi.n	8008ac4 <_printf_i+0x28>
 8008ab4:	2f62      	cmp	r7, #98	@ 0x62
 8008ab6:	d80a      	bhi.n	8008ace <_printf_i+0x32>
 8008ab8:	2f00      	cmp	r7, #0
 8008aba:	f000 80d2 	beq.w	8008c62 <_printf_i+0x1c6>
 8008abe:	2f58      	cmp	r7, #88	@ 0x58
 8008ac0:	f000 80b9 	beq.w	8008c36 <_printf_i+0x19a>
 8008ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ac8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008acc:	e03a      	b.n	8008b44 <_printf_i+0xa8>
 8008ace:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ad2:	2b15      	cmp	r3, #21
 8008ad4:	d8f6      	bhi.n	8008ac4 <_printf_i+0x28>
 8008ad6:	a101      	add	r1, pc, #4	@ (adr r1, 8008adc <_printf_i+0x40>)
 8008ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008adc:	08008b35 	.word	0x08008b35
 8008ae0:	08008b49 	.word	0x08008b49
 8008ae4:	08008ac5 	.word	0x08008ac5
 8008ae8:	08008ac5 	.word	0x08008ac5
 8008aec:	08008ac5 	.word	0x08008ac5
 8008af0:	08008ac5 	.word	0x08008ac5
 8008af4:	08008b49 	.word	0x08008b49
 8008af8:	08008ac5 	.word	0x08008ac5
 8008afc:	08008ac5 	.word	0x08008ac5
 8008b00:	08008ac5 	.word	0x08008ac5
 8008b04:	08008ac5 	.word	0x08008ac5
 8008b08:	08008c49 	.word	0x08008c49
 8008b0c:	08008b73 	.word	0x08008b73
 8008b10:	08008c03 	.word	0x08008c03
 8008b14:	08008ac5 	.word	0x08008ac5
 8008b18:	08008ac5 	.word	0x08008ac5
 8008b1c:	08008c6b 	.word	0x08008c6b
 8008b20:	08008ac5 	.word	0x08008ac5
 8008b24:	08008b73 	.word	0x08008b73
 8008b28:	08008ac5 	.word	0x08008ac5
 8008b2c:	08008ac5 	.word	0x08008ac5
 8008b30:	08008c0b 	.word	0x08008c0b
 8008b34:	6833      	ldr	r3, [r6, #0]
 8008b36:	1d1a      	adds	r2, r3, #4
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6032      	str	r2, [r6, #0]
 8008b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b44:	2301      	movs	r3, #1
 8008b46:	e09d      	b.n	8008c84 <_printf_i+0x1e8>
 8008b48:	6833      	ldr	r3, [r6, #0]
 8008b4a:	6820      	ldr	r0, [r4, #0]
 8008b4c:	1d19      	adds	r1, r3, #4
 8008b4e:	6031      	str	r1, [r6, #0]
 8008b50:	0606      	lsls	r6, r0, #24
 8008b52:	d501      	bpl.n	8008b58 <_printf_i+0xbc>
 8008b54:	681d      	ldr	r5, [r3, #0]
 8008b56:	e003      	b.n	8008b60 <_printf_i+0xc4>
 8008b58:	0645      	lsls	r5, r0, #25
 8008b5a:	d5fb      	bpl.n	8008b54 <_printf_i+0xb8>
 8008b5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b60:	2d00      	cmp	r5, #0
 8008b62:	da03      	bge.n	8008b6c <_printf_i+0xd0>
 8008b64:	232d      	movs	r3, #45	@ 0x2d
 8008b66:	426d      	negs	r5, r5
 8008b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b6c:	4859      	ldr	r0, [pc, #356]	@ (8008cd4 <_printf_i+0x238>)
 8008b6e:	230a      	movs	r3, #10
 8008b70:	e011      	b.n	8008b96 <_printf_i+0xfa>
 8008b72:	6821      	ldr	r1, [r4, #0]
 8008b74:	6833      	ldr	r3, [r6, #0]
 8008b76:	0608      	lsls	r0, r1, #24
 8008b78:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b7c:	d402      	bmi.n	8008b84 <_printf_i+0xe8>
 8008b7e:	0649      	lsls	r1, r1, #25
 8008b80:	bf48      	it	mi
 8008b82:	b2ad      	uxthmi	r5, r5
 8008b84:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b86:	4853      	ldr	r0, [pc, #332]	@ (8008cd4 <_printf_i+0x238>)
 8008b88:	6033      	str	r3, [r6, #0]
 8008b8a:	bf14      	ite	ne
 8008b8c:	230a      	movne	r3, #10
 8008b8e:	2308      	moveq	r3, #8
 8008b90:	2100      	movs	r1, #0
 8008b92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b96:	6866      	ldr	r6, [r4, #4]
 8008b98:	60a6      	str	r6, [r4, #8]
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	bfa2      	ittt	ge
 8008b9e:	6821      	ldrge	r1, [r4, #0]
 8008ba0:	f021 0104 	bicge.w	r1, r1, #4
 8008ba4:	6021      	strge	r1, [r4, #0]
 8008ba6:	b90d      	cbnz	r5, 8008bac <_printf_i+0x110>
 8008ba8:	2e00      	cmp	r6, #0
 8008baa:	d04b      	beq.n	8008c44 <_printf_i+0x1a8>
 8008bac:	4616      	mov	r6, r2
 8008bae:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bb2:	fb03 5711 	mls	r7, r3, r1, r5
 8008bb6:	5dc7      	ldrb	r7, [r0, r7]
 8008bb8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bbc:	462f      	mov	r7, r5
 8008bbe:	42bb      	cmp	r3, r7
 8008bc0:	460d      	mov	r5, r1
 8008bc2:	d9f4      	bls.n	8008bae <_printf_i+0x112>
 8008bc4:	2b08      	cmp	r3, #8
 8008bc6:	d10b      	bne.n	8008be0 <_printf_i+0x144>
 8008bc8:	6823      	ldr	r3, [r4, #0]
 8008bca:	07df      	lsls	r7, r3, #31
 8008bcc:	d508      	bpl.n	8008be0 <_printf_i+0x144>
 8008bce:	6923      	ldr	r3, [r4, #16]
 8008bd0:	6861      	ldr	r1, [r4, #4]
 8008bd2:	4299      	cmp	r1, r3
 8008bd4:	bfde      	ittt	le
 8008bd6:	2330      	movle	r3, #48	@ 0x30
 8008bd8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bdc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008be0:	1b92      	subs	r2, r2, r6
 8008be2:	6122      	str	r2, [r4, #16]
 8008be4:	f8cd a000 	str.w	sl, [sp]
 8008be8:	464b      	mov	r3, r9
 8008bea:	aa03      	add	r2, sp, #12
 8008bec:	4621      	mov	r1, r4
 8008bee:	4640      	mov	r0, r8
 8008bf0:	f7ff fee6 	bl	80089c0 <_printf_common>
 8008bf4:	3001      	adds	r0, #1
 8008bf6:	d14a      	bne.n	8008c8e <_printf_i+0x1f2>
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfc:	b004      	add	sp, #16
 8008bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	f043 0320 	orr.w	r3, r3, #32
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	4833      	ldr	r0, [pc, #204]	@ (8008cd8 <_printf_i+0x23c>)
 8008c0c:	2778      	movs	r7, #120	@ 0x78
 8008c0e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	6831      	ldr	r1, [r6, #0]
 8008c16:	061f      	lsls	r7, r3, #24
 8008c18:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c1c:	d402      	bmi.n	8008c24 <_printf_i+0x188>
 8008c1e:	065f      	lsls	r7, r3, #25
 8008c20:	bf48      	it	mi
 8008c22:	b2ad      	uxthmi	r5, r5
 8008c24:	6031      	str	r1, [r6, #0]
 8008c26:	07d9      	lsls	r1, r3, #31
 8008c28:	bf44      	itt	mi
 8008c2a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c2e:	6023      	strmi	r3, [r4, #0]
 8008c30:	b11d      	cbz	r5, 8008c3a <_printf_i+0x19e>
 8008c32:	2310      	movs	r3, #16
 8008c34:	e7ac      	b.n	8008b90 <_printf_i+0xf4>
 8008c36:	4827      	ldr	r0, [pc, #156]	@ (8008cd4 <_printf_i+0x238>)
 8008c38:	e7e9      	b.n	8008c0e <_printf_i+0x172>
 8008c3a:	6823      	ldr	r3, [r4, #0]
 8008c3c:	f023 0320 	bic.w	r3, r3, #32
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	e7f6      	b.n	8008c32 <_printf_i+0x196>
 8008c44:	4616      	mov	r6, r2
 8008c46:	e7bd      	b.n	8008bc4 <_printf_i+0x128>
 8008c48:	6833      	ldr	r3, [r6, #0]
 8008c4a:	6825      	ldr	r5, [r4, #0]
 8008c4c:	6961      	ldr	r1, [r4, #20]
 8008c4e:	1d18      	adds	r0, r3, #4
 8008c50:	6030      	str	r0, [r6, #0]
 8008c52:	062e      	lsls	r6, r5, #24
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	d501      	bpl.n	8008c5c <_printf_i+0x1c0>
 8008c58:	6019      	str	r1, [r3, #0]
 8008c5a:	e002      	b.n	8008c62 <_printf_i+0x1c6>
 8008c5c:	0668      	lsls	r0, r5, #25
 8008c5e:	d5fb      	bpl.n	8008c58 <_printf_i+0x1bc>
 8008c60:	8019      	strh	r1, [r3, #0]
 8008c62:	2300      	movs	r3, #0
 8008c64:	6123      	str	r3, [r4, #16]
 8008c66:	4616      	mov	r6, r2
 8008c68:	e7bc      	b.n	8008be4 <_printf_i+0x148>
 8008c6a:	6833      	ldr	r3, [r6, #0]
 8008c6c:	1d1a      	adds	r2, r3, #4
 8008c6e:	6032      	str	r2, [r6, #0]
 8008c70:	681e      	ldr	r6, [r3, #0]
 8008c72:	6862      	ldr	r2, [r4, #4]
 8008c74:	2100      	movs	r1, #0
 8008c76:	4630      	mov	r0, r6
 8008c78:	f7f7 fad2 	bl	8000220 <memchr>
 8008c7c:	b108      	cbz	r0, 8008c82 <_printf_i+0x1e6>
 8008c7e:	1b80      	subs	r0, r0, r6
 8008c80:	6060      	str	r0, [r4, #4]
 8008c82:	6863      	ldr	r3, [r4, #4]
 8008c84:	6123      	str	r3, [r4, #16]
 8008c86:	2300      	movs	r3, #0
 8008c88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c8c:	e7aa      	b.n	8008be4 <_printf_i+0x148>
 8008c8e:	6923      	ldr	r3, [r4, #16]
 8008c90:	4632      	mov	r2, r6
 8008c92:	4649      	mov	r1, r9
 8008c94:	4640      	mov	r0, r8
 8008c96:	47d0      	blx	sl
 8008c98:	3001      	adds	r0, #1
 8008c9a:	d0ad      	beq.n	8008bf8 <_printf_i+0x15c>
 8008c9c:	6823      	ldr	r3, [r4, #0]
 8008c9e:	079b      	lsls	r3, r3, #30
 8008ca0:	d413      	bmi.n	8008cca <_printf_i+0x22e>
 8008ca2:	68e0      	ldr	r0, [r4, #12]
 8008ca4:	9b03      	ldr	r3, [sp, #12]
 8008ca6:	4298      	cmp	r0, r3
 8008ca8:	bfb8      	it	lt
 8008caa:	4618      	movlt	r0, r3
 8008cac:	e7a6      	b.n	8008bfc <_printf_i+0x160>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	4632      	mov	r2, r6
 8008cb2:	4649      	mov	r1, r9
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	47d0      	blx	sl
 8008cb8:	3001      	adds	r0, #1
 8008cba:	d09d      	beq.n	8008bf8 <_printf_i+0x15c>
 8008cbc:	3501      	adds	r5, #1
 8008cbe:	68e3      	ldr	r3, [r4, #12]
 8008cc0:	9903      	ldr	r1, [sp, #12]
 8008cc2:	1a5b      	subs	r3, r3, r1
 8008cc4:	42ab      	cmp	r3, r5
 8008cc6:	dcf2      	bgt.n	8008cae <_printf_i+0x212>
 8008cc8:	e7eb      	b.n	8008ca2 <_printf_i+0x206>
 8008cca:	2500      	movs	r5, #0
 8008ccc:	f104 0619 	add.w	r6, r4, #25
 8008cd0:	e7f5      	b.n	8008cbe <_printf_i+0x222>
 8008cd2:	bf00      	nop
 8008cd4:	0800afd1 	.word	0x0800afd1
 8008cd8:	0800afe2 	.word	0x0800afe2

08008cdc <memmove>:
 8008cdc:	4288      	cmp	r0, r1
 8008cde:	b510      	push	{r4, lr}
 8008ce0:	eb01 0402 	add.w	r4, r1, r2
 8008ce4:	d902      	bls.n	8008cec <memmove+0x10>
 8008ce6:	4284      	cmp	r4, r0
 8008ce8:	4623      	mov	r3, r4
 8008cea:	d807      	bhi.n	8008cfc <memmove+0x20>
 8008cec:	1e43      	subs	r3, r0, #1
 8008cee:	42a1      	cmp	r1, r4
 8008cf0:	d008      	beq.n	8008d04 <memmove+0x28>
 8008cf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cfa:	e7f8      	b.n	8008cee <memmove+0x12>
 8008cfc:	4402      	add	r2, r0
 8008cfe:	4601      	mov	r1, r0
 8008d00:	428a      	cmp	r2, r1
 8008d02:	d100      	bne.n	8008d06 <memmove+0x2a>
 8008d04:	bd10      	pop	{r4, pc}
 8008d06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d0e:	e7f7      	b.n	8008d00 <memmove+0x24>

08008d10 <_sbrk_r>:
 8008d10:	b538      	push	{r3, r4, r5, lr}
 8008d12:	4d06      	ldr	r5, [pc, #24]	@ (8008d2c <_sbrk_r+0x1c>)
 8008d14:	2300      	movs	r3, #0
 8008d16:	4604      	mov	r4, r0
 8008d18:	4608      	mov	r0, r1
 8008d1a:	602b      	str	r3, [r5, #0]
 8008d1c:	f7f9 f8d0 	bl	8001ec0 <_sbrk>
 8008d20:	1c43      	adds	r3, r0, #1
 8008d22:	d102      	bne.n	8008d2a <_sbrk_r+0x1a>
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	b103      	cbz	r3, 8008d2a <_sbrk_r+0x1a>
 8008d28:	6023      	str	r3, [r4, #0]
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	20005188 	.word	0x20005188

08008d30 <_realloc_r>:
 8008d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d34:	4680      	mov	r8, r0
 8008d36:	4615      	mov	r5, r2
 8008d38:	460c      	mov	r4, r1
 8008d3a:	b921      	cbnz	r1, 8008d46 <_realloc_r+0x16>
 8008d3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d40:	4611      	mov	r1, r2
 8008d42:	f7ff bc59 	b.w	80085f8 <_malloc_r>
 8008d46:	b92a      	cbnz	r2, 8008d54 <_realloc_r+0x24>
 8008d48:	f7ff fbea 	bl	8008520 <_free_r>
 8008d4c:	2400      	movs	r4, #0
 8008d4e:	4620      	mov	r0, r4
 8008d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d54:	f000 f81a 	bl	8008d8c <_malloc_usable_size_r>
 8008d58:	4285      	cmp	r5, r0
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	d802      	bhi.n	8008d64 <_realloc_r+0x34>
 8008d5e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008d62:	d8f4      	bhi.n	8008d4e <_realloc_r+0x1e>
 8008d64:	4629      	mov	r1, r5
 8008d66:	4640      	mov	r0, r8
 8008d68:	f7ff fc46 	bl	80085f8 <_malloc_r>
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d0ec      	beq.n	8008d4c <_realloc_r+0x1c>
 8008d72:	42b5      	cmp	r5, r6
 8008d74:	462a      	mov	r2, r5
 8008d76:	4621      	mov	r1, r4
 8008d78:	bf28      	it	cs
 8008d7a:	4632      	movcs	r2, r6
 8008d7c:	f7ff fbc2 	bl	8008504 <memcpy>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4640      	mov	r0, r8
 8008d84:	f7ff fbcc 	bl	8008520 <_free_r>
 8008d88:	463c      	mov	r4, r7
 8008d8a:	e7e0      	b.n	8008d4e <_realloc_r+0x1e>

08008d8c <_malloc_usable_size_r>:
 8008d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d90:	1f18      	subs	r0, r3, #4
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	bfbc      	itt	lt
 8008d96:	580b      	ldrlt	r3, [r1, r0]
 8008d98:	18c0      	addlt	r0, r0, r3
 8008d9a:	4770      	bx	lr

08008d9c <_init>:
 8008d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d9e:	bf00      	nop
 8008da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008da2:	bc08      	pop	{r3}
 8008da4:	469e      	mov	lr, r3
 8008da6:	4770      	bx	lr

08008da8 <_fini>:
 8008da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008daa:	bf00      	nop
 8008dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dae:	bc08      	pop	{r3}
 8008db0:	469e      	mov	lr, r3
 8008db2:	4770      	bx	lr
