# file delete -force work
# set Path_DUV "/home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_vhdl"
# /home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_vhdl
# set Path_TB  "/home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_tb"
# /home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_tb
# global Path_DUV
# global Path_TB
# vlib work
# vcom +cover -2008 $Path_DUV/uart.vhd
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 19:40:22 on Sep 24,2024
# vcom "+cover" -2008 /home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_vhdl/uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart
# -- Compiling architecture behave of uart
# End time: 19:40:22 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom +cover -2008 $Path_TB/uart_tb.vhd
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 19:40:22 on Sep 24,2024
# vcom "+cover" -2008 /home/reds/Desktop/Labos/VSE/ex01_plan_verification/code/src_tb/uart_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_tb
# -- Compiling architecture testbench of uart_tb
# End time: 19:40:22 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage -t 10ps -GFIFOSIZE=8 -GTESTCASE=1 -GLOGFILENAME="log.txt" work.uart_tb
# vsim -coverage -t 10ps work.uart_tb -GTESTCASE=1 -GLOGFILENAME="log.txt" -GFIFOSIZE=8 
# Start time: 19:40:22 on Sep 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart(behave)".
# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_tb(testbench)#1
# ** Warning: (vsim-8683) Uninitialized out port /uart_tb/duv/data_out_o(7 downto 0) has no driver.
# This port will contribute value (XXXXXXXX) to the signal network.
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# run 2 ns
# ** Error: Error in the DUV
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# coverage attribute -name TESTNAME -value test1
# coverage save ../test1.ucdb
# quit -f
