// Seed: 3723427239
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output supply0 id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_5 ? id_8 > {1{id_7}} | "" : (-1) ? id_9 : id_9;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1
);
  logic id_3;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4
  );
  assign id_0 = 1;
endmodule
