
ubuntu-preinstalled/sg_ident:     file format elf32-littlearm


Disassembly of section .init:

000007b0 <.init>:
 7b0:	push	{r3, lr}
 7b4:	bl	f60 <abort@plt+0x67c>
 7b8:	pop	{r3, pc}

Disassembly of section .plt:

000007bc <sg_set_binary_mode@plt-0x14>:
 7bc:	push	{lr}		; (str lr, [sp, #-4]!)
 7c0:	ldr	lr, [pc, #4]	; 7cc <sg_set_binary_mode@plt-0x4>
 7c4:	add	lr, pc, lr
 7c8:	ldr	pc, [lr, #8]!
 7cc:	muleq	r1, ip, r7

000007d0 <sg_set_binary_mode@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1948]!	; 0x79c

000007dc <__cxa_finalize@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1940]!	; 0x794

000007e8 <sg_ll_report_id_info@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1932]!	; 0x78c

000007f4 <sg_cmds_close_device@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1924]!	; 0x784

00000800 <__stack_chk_fail@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1916]!	; 0x77c

0000080c <pr2serr@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1908]!	; 0x774

00000818 <sg_ll_set_id_info@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1900]!	; 0x76c

00000824 <perror@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1892]!	; 0x764

00000830 <hex2stdout@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1884]!	; 0x75c

0000083c <fread@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1876]!	; 0x754

00000848 <puts@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1868]!	; 0x74c

00000854 <__libc_start_main@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1860]!	; 0x744

00000860 <__gmon_start__@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1852]!	; 0x73c

0000086c <getopt_long@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1844]!	; 0x734

00000878 <sg_if_can2stderr@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1836]!	; 0x72c

00000884 <memset@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1828]!	; 0x724

00000890 <__printf_chk@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1820]!	; 0x71c

0000089c <write@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1812]!	; 0x714

000008a8 <sg_convert_errno@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1804]!	; 0x70c

000008b4 <safe_strerror@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1796]!	; 0x704

000008c0 <sg_get_category_sense_str@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1788]!	; 0x6fc

000008cc <sg_get_num@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1780]!	; 0x6f4

000008d8 <sg_cmds_open_device@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1772]!	; 0x6ec

000008e4 <abort@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1764]!	; 0x6e4

Disassembly of section .text:

000008f0 <.text>:
     8f0:	svcmi	0x00f0e92d
     8f4:			; <UNDEFINED> instruction: 0xf8df4607
     8f8:	strmi	r0, [r8], r0, ror #10
     8fc:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     900:	cfstr32vc	mvfx15, [r3, #-692]!	; 0xfffffd4c
     904:	strcs	r4, [r0, #-1144]	; 0xfffffb88
     908:	cfsh32ge	mvfx9, mvfx11, #9
     90c:	strtmi	r9, [r9], r6, lsl #10
     910:	strtmi	r9, [sl], r8, lsl #10
     914:	strtmi	r9, [fp], r4, lsl #10
     918:	stmdapl	r1, {r0, r1, r2, r8, sl, ip, pc}^
     91c:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     920:			; <UNDEFINED> instruction: 0x91a16809
     924:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
     928:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
     92c:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
     930:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     934:	tstls	r5, r9, ror r4
     938:	strbmi	r9, [r1], -r0, lsl #12
     93c:			; <UNDEFINED> instruction: 0xf8c64638
     940:	stmib	sp, {ip, sp, pc}^
     944:			; <UNDEFINED> instruction: 0xf7ff2302
     948:	mcrrne	15, 9, lr, r3, cr2
     94c:			; <UNDEFINED> instruction: 0xf1a0d06e
     950:	ldmib	sp, {r0, r1, r2, r3, r4, r5, sl}^
     954:	ldccs	3, cr2, [r7], #-8
     958:	ldm	pc, {r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     95c:	blcc	97c974 <abort@plt+0x97c090>
     960:	blcc	7cf5f0 <abort@plt+0x7ced0c>
     964:	blcc	ecf658 <abort@plt+0xeced74>
     968:	blcc	ecf65c <abort@plt+0xeced78>
     96c:	blcc	ecf660 <abort@plt+0xeced7c>
     970:	blcc	190f664 <abort@plt+0x190ed80>
     974:	blcc	ed8e68 <abort@plt+0xed8584>
     978:	blcc	ecf66c <abort@plt+0xeced88>
     97c:	blcc	ecf670 <abort@plt+0xeced8c>
     980:	blcc	ecf674 <abort@plt+0xeced90>
     984:	ldrcs	r3, [fp, #-2875]!	; 0xfffff4c5
     988:	blcc	ecf6c0 <abort@plt+0xeceddc>
     98c:	blcc	ecf680 <abort@plt+0xeced9c>
     990:	blcc	ec7a84 <abort@plt+0xec71a0>
     994:			; <UNDEFINED> instruction: 0xf04f483b
     998:	strb	r0, [sp, r1, lsl #18]
     99c:	beq	7cae0 <abort@plt+0x7c1fc>
     9a0:	smlabtcs	r1, sl, r7, lr
     9a4:	strb	r9, [r7, r7, lsl #2]
     9a8:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     9ac:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     9b0:	svc	0x002cf7ff
     9b4:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     9b8:	strtcc	pc, [r0], #2271	; 0x8df
     9bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     9c0:	blls	fe85aa30 <abort@plt+0xfe85a14c>
     9c4:			; <UNDEFINED> instruction: 0xf040405a
     9c8:	strtmi	r8, [r0], -r2, lsr #4
     9cc:	cfstr32vc	mvfx15, [r3, #-52]!	; 0xffffffcc
     9d0:	svchi	0x00f0e8bd
     9d4:			; <UNDEFINED> instruction: 0xf8df4601
     9d8:	strcs	r0, [r1], #-1180	; 0xfffffb64
     9dc:			; <UNDEFINED> instruction: 0xf7ff4478
     9e0:			; <UNDEFINED> instruction: 0xf8dfef16
     9e4:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
     9e8:	svc	0x0010f7ff
     9ec:	smlattcs	r1, r2, r7, lr
     9f0:	tstls	r8, r1, lsl #10
     9f4:	stmib	sp, {r5, r7, r8, r9, sl, sp, lr, pc}^
     9f8:			; <UNDEFINED> instruction: 0xf8df3202
     9fc:	blls	145c04 <abort@plt+0x145320>
     a00:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
     a04:	svc	0x0062f7ff
     a08:	andcc	lr, r2, #3620864	; 0x374000
     a0c:	andls	r2, r9, pc, ror r8
     a10:			; <UNDEFINED> instruction: 0xf8dfd992
     a14:	strcs	r0, [r1], #-1132	; 0xfffffb94
     a18:			; <UNDEFINED> instruction: 0xf7ff4478
     a1c:			; <UNDEFINED> instruction: 0xe7c9eef8
     a20:	tstls	r6, r1, lsl #2
     a24:	smlabbcs	r1, r8, r7, lr
     a28:	str	r9, [r5, r4, lsl #2]
     a2c:	strmi	r9, [r4], -r5, lsl #20
     a30:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a34:	ldmdavs	r2!, {r1, r2, r4, r6, r7, fp, ip, lr}
     a38:	blle	1b11528 <abort@plt+0x1b10c44>
     a3c:	bleq	3cb80 <abort@plt+0x3c29c>
     a40:	blcs	27668 <abort@plt+0x26d84>
     a44:	sbchi	pc, sp, r0
     a48:	blcs	27668 <abort@plt+0x26d84>
     a4c:			; <UNDEFINED> instruction: 0xf1bbd17b
     a50:			; <UNDEFINED> instruction: 0xf0000f00
     a54:			; <UNDEFINED> instruction: 0xf1ba80dd
     a58:	andle	r0, sp, r0, lsl #30
     a5c:	cmplt	fp, r4, lsl #22
     a60:	strteq	pc, [r4], #-2271	; 0xfffff721
     a64:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     a68:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     a6c:	ldreq	pc, [ip], #-2271	; 0xfffff721
     a70:			; <UNDEFINED> instruction: 0xf7ff4478
     a74:	ldr	lr, [sp, ip, asr #29]
     a78:	cmnlt	r3, r7, lsl #22
     a7c:	svceq	0x0000f1b9
     a80:			; <UNDEFINED> instruction: 0xf8dfd00b
     a84:	ldrcs	r0, [pc], #-1036	; a8c <abort@plt+0x1a8>
     a88:			; <UNDEFINED> instruction: 0xf7ff4478
     a8c:			; <UNDEFINED> instruction: 0xf8dfeec0
     a90:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
     a94:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     a98:			; <UNDEFINED> instruction: 0xf1bae78c
     a9c:	cmple	lr, r0, lsl #30
     aa0:	blcs	276b8 <abort@plt+0x26dd4>
     aa4:	stmdbls	r4, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
     aa8:	ldrbmi	r4, [r8], -sl, lsr #12
     aac:	svc	0x0014f7ff
     ab0:	vmull.p8	<illegal reg q8.5>, d0, d6
     ab4:	svcge	0x0020809b
     ab8:	vst2.8	{d25,d27}, [pc], r4
     abc:			; <UNDEFINED> instruction: 0xf04f7201
     ac0:	ldrtmi	r0, [r8], -r1, lsl #16
     ac4:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
     ac8:	ldrtmi	r9, [sl], -r9, lsl #18
     acc:	ldrtmi	r2, [r0], -r4, lsl #6
     ad0:			; <UNDEFINED> instruction: 0xf8cd9501
     ad4:			; <UNDEFINED> instruction: 0xf7ff8000
     ad8:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
     adc:	rschi	pc, r0, r0
     ae0:	svcge	0x000c4604
     ae4:			; <UNDEFINED> instruction: 0x462b2150
     ae8:	ldrtmi	r4, [sl], -r0, lsr #12
     aec:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     af0:	ldrtmi	r4, [r9], -r9, ror #17
     af4:			; <UNDEFINED> instruction: 0xf7ff4478
     af8:	stccs	14, cr14, [r0, #-552]	; 0xfffffdd8
     afc:	addshi	pc, r2, r0
     b00:			; <UNDEFINED> instruction: 0xf7ff4630
     b04:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     b08:	addshi	pc, r5, r0, asr #5
     b0c:			; <UNDEFINED> instruction: 0xf6bf2c00
     b10:	strbtcs	sl, [r3], #-3921	; 0xfffff0af
     b14:	mrrcne	7, 4, lr, r3, cr14
     b18:	eorlt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     b1c:	ldrhtvs	r4, [r3], -fp
     b20:	vldmiami	lr, {s27-s168}
     b24:			; <UNDEFINED> instruction: 0xf858447c
     b28:	strtmi	r1, [r0], -r3, lsr #32
     b2c:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b30:	movwcc	r6, #6195	; 0x1833
     b34:	adcsmi	r6, fp, #51	; 0x33
     b38:	ldmmi	r9, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
     b3c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     b40:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b44:	ldmmi	r7, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
     b48:			; <UNDEFINED> instruction: 0xf7ff4478
     b4c:	ldmibmi	r6, {r5, r6, r9, sl, fp, sp, lr, pc}^
     b50:	ldmmi	r6, {sl, sp}^
     b54:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     b58:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     b5c:	blls	1fa80c <abort@plt+0x1f9f28>
     b60:			; <UNDEFINED> instruction: 0xf0402b00
     b64:			; <UNDEFINED> instruction: 0xf1b980df
     b68:			; <UNDEFINED> instruction: 0xf0400f00
     b6c:			; <UNDEFINED> instruction: 0x462a80db
     b70:	ldrbmi	r4, [r8], -r9, asr #12
     b74:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     b78:	blle	dc8398 <abort@plt+0xdc7ab4>
     b7c:	strbmi	sl, [r9], -r0, lsr #30
     b80:	andvc	pc, r1, #1325400064	; 0x4f000000
     b84:			; <UNDEFINED> instruction: 0xf7ff4638
     b88:	blls	13c588 <abort@plt+0x13bca4>
     b8c:	eorsle	r2, ip, r0, lsl #22
     b90:	vqdmulh.s<illegal width 8>	q10, q8, <illegal reg q3.5>
     b94:	tstcs	r1, r2, lsl #4
     b98:			; <UNDEFINED> instruction: 0x469c4638
     b9c:			; <UNDEFINED> instruction: 0xf8539b05
     ba0:	ldmdavs	fp, {r2, r3, ip, sp}
     ba4:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ba8:	vcge.f32	d17, d0, d3
     bac:			; <UNDEFINED> instruction: 0xf5b3810c
     bb0:	vpmax.f32	d7, d0, d0
     bb4:	strls	r8, [r1, #-203]	; 0xffffff35
     bb8:	stmdbls	r9, {r0, sp}
     bbc:	ldrtmi	r9, [sl], -r0
     bc0:			; <UNDEFINED> instruction: 0xf7ff4630
     bc4:	strmi	lr, [r4], -sl, lsr #28
     bc8:	cmple	ip, r0, lsl #16
     bcc:			; <UNDEFINED> instruction: 0xf7ff4630
     bd0:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
     bd4:	sbcshi	pc, lr, r0, asr #5
     bd8:			; <UNDEFINED> instruction: 0xf0002d00
     bdc:	strcs	r8, [r0], #-173	; 0xffffff53
     be0:	blls	1ba788 <abort@plt+0x1b9ea4>
     be4:			; <UNDEFINED> instruction: 0xf43f2b00
     be8:			; <UNDEFINED> instruction: 0xe7b0af32
     bec:			; <UNDEFINED> instruction: 0x46304276
     bf0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     bf4:			; <UNDEFINED> instruction: 0x46024659
     bf8:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
     bfc:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     c00:			; <UNDEFINED> instruction: 0xf7ff4630
     c04:			; <UNDEFINED> instruction: 0x4604ee52
     c08:	blls	13a760 <abort@plt+0x139e7c>
     c0c:	ldrb	r9, [r3, r1, lsl #10]
     c10:	strcs	r4, [r1], #-2217	; 0xfffff757
     c14:			; <UNDEFINED> instruction: 0xf7ff4478
     c18:	stmiami	r8!, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     c1c:			; <UNDEFINED> instruction: 0xf7ff4478
     c20:			; <UNDEFINED> instruction: 0xe6c7edf6
     c24:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
     c28:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     c2c:			; <UNDEFINED> instruction: 0xf7ff4630
     c30:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     c34:	submi	sp, r0, #40960	; 0xa000
     c38:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     c3c:	stmiami	r1!, {r0, r9, sl, lr}
     c40:			; <UNDEFINED> instruction: 0xf7ff4478
     c44:	stccs	13, cr14, [r0, #-912]	; 0xfffffc70
     c48:	svcge	0x0060f47f
     c4c:			; <UNDEFINED> instruction: 0x4621489e
     c50:			; <UNDEFINED> instruction: 0xf7ff4478
     c54:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
     c58:	svcge	0x0058f47f
     c5c:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
     c60:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
     c64:	svcge	0x000ce752
     c68:			; <UNDEFINED> instruction: 0x462b2150
     c6c:			; <UNDEFINED> instruction: 0xf7ff463a
     c70:	ldmmi	r7, {r3, r5, r9, sl, fp, sp, lr, pc}
     c74:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     c78:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     c7c:			; <UNDEFINED> instruction: 0xf0002d00
     c80:			; <UNDEFINED> instruction: 0x46308097
     c84:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
     c88:			; <UNDEFINED> instruction: 0xf6bf2800
     c8c:	submi	sl, r0, #63, 30	; 0xfc
     c90:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     c94:	stmmi	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
     c98:			; <UNDEFINED> instruction: 0xf7ff4478
     c9c:			; <UNDEFINED> instruction: 0xe7d2edb8
     ca0:	blx	fe4dad94 <abort@plt+0xfe4da4b0>
     ca4:			; <UNDEFINED> instruction: 0xf1b9fa83
     ca8:	tstle	r7, r0, lsl #30
     cac:	stcle	13, cr2, [r5, #-0]
     cb0:	strbmi	r4, [r0], -r9, lsl #19
     cb4:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
     cb8:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
     cbc:	svceq	0x0000f1ba
     cc0:			; <UNDEFINED> instruction: 0xf5bad05b
     cc4:	vpmax.f32	d7, d0, d0
     cc8:	stmdbls	r9, {r0, r1, r7, pc}
     ccc:	movweq	pc, #16650	; 0x410a	; <UNPREDICTABLE>
     cd0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cd4:			; <UNDEFINED> instruction: 0x4630463a
     cd8:			; <UNDEFINED> instruction: 0xf8cd9501
     cdc:			; <UNDEFINED> instruction: 0xf7ff8000
     ce0:	strmi	lr, [r4], -r4, lsl #27
     ce4:			; <UNDEFINED> instruction: 0xf47f2800
     ce8:	ldmdavs	fp!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
     cec:	blx	fe0ff740 <abort@plt+0xfe0fee5c>
     cf0:	svceq	0x0000f1b9
     cf4:	blls	2752c4 <abort@plt+0x2749e0>
     cf8:			; <UNDEFINED> instruction: 0xf0002b7f
     cfc:	stccs	0, cr8, [r0, #-552]	; 0xfffffdd8
     d00:	adchi	pc, r0, r0, asr #32
     d04:	svceq	0x0000f1ba
     d08:	svcge	0x0060f77f
     d0c:	blcs	27930 <abort@plt+0x2704c>
     d10:	addshi	pc, r2, r0
     d14:	blge	8532e0 <abort@plt+0x8529fc>
     d18:	andcs	r4, r1, r2, asr r6
     d1c:			; <UNDEFINED> instruction: 0xf7ff4479
     d20:			; <UNDEFINED> instruction: 0xe753edb8
     d24:	ldrcs	r4, [pc], #-2158	; d2c <abort@plt+0x448>
     d28:			; <UNDEFINED> instruction: 0xf7ff4478
     d2c:	stmdami	sp!, {r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     d30:			; <UNDEFINED> instruction: 0xf7ff4478
     d34:	ldrt	lr, [sp], -ip, ror #26
     d38:	strtmi	r4, [r9], -fp, ror #16
     d3c:	ldrbtmi	r4, [r8], #-1580	; 0xfffff9d4
     d40:	ldc	7, cr15, [sl, #1020]	; 0x3fc
     d44:			; <UNDEFINED> instruction: 0xf47f2800
     d48:			; <UNDEFINED> instruction: 0xe787ae35
     d4c:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
     d50:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     d54:			; <UNDEFINED> instruction: 0xf7ff4630
     d58:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
     d5c:	svcge	0x006bf6ff
     d60:			; <UNDEFINED> instruction: 0xf47f2d00
     d64:	stmdami	r2!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
     d68:	mvnscc	pc, pc, asr #32
     d6c:			; <UNDEFINED> instruction: 0xf7ff4478
     d70:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
     d74:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
     d78:	stccs	7, cr14, [r1, #-448]	; 0xfffffe40
     d7c:	svcge	0x0026f77f
     d80:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
     d84:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     d88:			; <UNDEFINED> instruction: 0xf7ff4630
     d8c:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
     d90:	svcge	0x0025f6bf
     d94:	strtmi	r4, [r0], -r4, asr #4
     d98:	stc	7, cr15, [ip, #1020]	; 0x3fc
     d9c:	ldmdami	r6, {r0, r9, sl, lr}^
     da0:			; <UNDEFINED> instruction: 0xf7ff4478
     da4:			; <UNDEFINED> instruction: 0x4620ed34
     da8:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     dac:	strb	r4, [sl, -r4, lsl #12]
     db0:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
     db4:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     db8:			; <UNDEFINED> instruction: 0xf7ff4630
     dbc:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
     dc0:	svcge	0x0044f6bf
     dc4:	stmdami	lr, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
     dc8:			; <UNDEFINED> instruction: 0xf7ff4478
     dcc:	strb	lr, [r1, r0, lsr #26]
     dd0:	ldrbmi	r4, [r1], -ip, asr #16
     dd4:			; <UNDEFINED> instruction: 0xf7ff4478
     dd8:			; <UNDEFINED> instruction: 0xe7bbed1a
     ddc:	svceq	0x0000f1ba
     de0:	mrcge	7, 7, APSR_nzcv, cr4, cr15, {3}
     de4:			; <UNDEFINED> instruction: 0xf7ff4640
     de8:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
     dec:	stmdbge	r1!, {r0, r1, r2, r3, r5, r8, r9, fp, ip, lr, pc}
     df0:	andcs	r4, r1, r2, asr r6
     df4:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     df8:			; <UNDEFINED> instruction: 0xf43f2d00
     dfc:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
     e00:	mcrge	7, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
     e04:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
     e08:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
     e0c:			; <UNDEFINED> instruction: 0xf7ffe7bc
     e10:			; <UNDEFINED> instruction: 0xf8dfecf8
     e14:			; <UNDEFINED> instruction: 0xf1aa80f8
     e18:	ldrbtmi	r0, [r8], #2563	; 0xa03
     e1c:	ldmhi	fp!, {r0, r3, sp, lr, pc}^
     e20:			; <UNDEFINED> instruction: 0x4641193a
     e24:	blt	16c8e30 <abort@plt+0x16c854c>
     e28:	strcc	r7, [r4], #-2322	; 0xfffff6ee
     e2c:			; <UNDEFINED> instruction: 0xf7ffb29b
     e30:	ldrbmi	lr, [r4, #-3376]	; 0xfffff2d0
     e34:			; <UNDEFINED> instruction: 0xe6c9dbf3
     e38:	stmdage	r1!, {r0, r1, r2, r9, fp, ip, pc}
     e3c:			; <UNDEFINED> instruction: 0xf7ff4651
     e40:			; <UNDEFINED> instruction: 0xe6c3ecf8
     e44:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
     e48:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     e4c:	ldmdami	r1!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
     e50:			; <UNDEFINED> instruction: 0xf7ff4478
     e54:	strb	lr, [sl, r8, ror #25]
     e58:	andeq	r1, r1, r0, ror #12
     e5c:	andeq	r0, r0, r8, ror r0
     e60:	ldrdeq	r1, [r1], -r4
     e64:	andeq	r0, r0, r2, asr #14
     e68:	andeq	r1, r1, r0, lsr r6
     e6c:	ldrdeq	r0, [r0], -r2
     e70:	andeq	r1, r1, r8, lsr #11
     e74:	andeq	r0, r0, ip, lsl sl
     e78:	muleq	r0, sl, r6
     e7c:	muleq	r0, r4, r0
     e80:	andeq	r0, r0, ip, lsr #19
     e84:	andeq	r0, r0, ip, ror r0
     e88:	andeq	r0, r0, sl, asr #20
     e8c:	andeq	r0, r0, r0, lsl r6
     e90:	andeq	r0, r0, r8, asr sl
     e94:	andeq	r0, r0, lr, ror #11
     e98:	andeq	r0, r0, r0, ror #25
     e9c:	strdeq	r0, [r0], -r8
     ea0:	andeq	r0, r0, r2, asr #10
     ea4:	strdeq	r0, [r0], -r4
     ea8:	andeq	r0, r0, ip, lsl r9
     eac:	andeq	r0, r0, sl, lsr #18
     eb0:	andeq	r0, r0, r4, lsl #1
     eb4:	andeq	r0, r0, r2, asr r9
     eb8:	andeq	r0, r0, r4, lsl #17
     ebc:	andeq	r0, r0, r4, ror #8
     ec0:	andeq	r0, r0, lr, ror #19
     ec4:	andeq	r0, r0, r4, lsr #22
     ec8:	andeq	r0, r0, r8, lsr #22
     ecc:	andeq	r0, r0, lr, lsr #22
     ed0:	andeq	r0, r0, sl, ror r9
     ed4:	andeq	r0, r0, ip, asr #21
     ed8:	andeq	r0, r0, r2, lsl #19
     edc:	andeq	r0, r0, r0, asr #20
     ee0:	andeq	r0, r0, r8, ror #15
     ee4:	andeq	r0, r0, r0, asr r3
     ee8:	andeq	r0, r0, sl, lsr sl
     eec:	andeq	r0, r0, r2, ror r8
     ef0:	andeq	r0, r0, ip, lsl #20
     ef4:	andeq	r0, r0, r6, ror #17
     ef8:	andeq	r0, r0, r4, asr #19
     efc:	andeq	r0, r0, r2, ror #16
     f00:	andeq	r0, r0, r4, lsr #15
     f04:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f08:	andeq	r0, r0, sl, ror #17
     f0c:	strdeq	r0, [r0], -r2
     f10:	andeq	r0, r0, r6, lsl #18
     f14:	andeq	r0, r0, ip, lsl #17
     f18:	bleq	3d05c <abort@plt+0x3c778>
     f1c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f20:	strbtmi	fp, [sl], -r2, lsl #24
     f24:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f28:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f2c:	ldrmi	sl, [sl], #776	; 0x308
     f30:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f34:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f38:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f3c:			; <UNDEFINED> instruction: 0xf85a4b06
     f40:	stmdami	r6, {r0, r1, ip, sp}
     f44:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f48:	stc	7, cr15, [r4], {255}	; 0xff
     f4c:	stcl	7, cr15, [sl], {255}	; 0xff
     f50:	andeq	r1, r1, r8, lsl r0
     f54:	andeq	r0, r0, ip, rrx
     f58:	andeq	r0, r0, r8, lsl #1
     f5c:	andeq	r0, r0, ip, lsl #1
     f60:	ldr	r3, [pc, #20]	; f7c <abort@plt+0x698>
     f64:	ldr	r2, [pc, #20]	; f80 <abort@plt+0x69c>
     f68:	add	r3, pc, r3
     f6c:	ldr	r2, [r3, r2]
     f70:	cmp	r2, #0
     f74:	bxeq	lr
     f78:	b	860 <__gmon_start__@plt>
     f7c:	strdeq	r0, [r1], -r8
     f80:	andeq	r0, r0, r0, lsl #1
     f84:	blmi	1d2fa4 <abort@plt+0x1d26c0>
     f88:	bmi	1d2170 <abort@plt+0x1d188c>
     f8c:	addmi	r4, r3, #2063597568	; 0x7b000000
     f90:	andle	r4, r3, sl, ror r4
     f94:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f98:	ldrmi	fp, [r8, -r3, lsl #2]
     f9c:	svclt	0x00004770
     fa0:	andeq	r1, r1, ip, lsl #2
     fa4:	andeq	r1, r1, r8, lsl #2
     fa8:	ldrdeq	r0, [r1], -r4
     fac:	andeq	r0, r0, r4, ror r0
     fb0:	stmdbmi	r9, {r3, fp, lr}
     fb4:	bmi	25219c <abort@plt+0x2518b8>
     fb8:	bne	2521a4 <abort@plt+0x2518c0>
     fbc:	svceq	0x00cb447a
     fc0:			; <UNDEFINED> instruction: 0x01a1eb03
     fc4:	andle	r1, r3, r9, asr #32
     fc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fcc:	ldrmi	fp, [r8, -r3, lsl #2]
     fd0:	svclt	0x00004770
     fd4:	andeq	r1, r1, r0, ror #1
     fd8:	ldrdeq	r1, [r1], -ip
     fdc:	andeq	r0, r1, r8, lsr #31
     fe0:	muleq	r0, r0, r0
     fe4:	blmi	2ae40c <abort@plt+0x2adb28>
     fe8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     fec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     ff0:	blmi	26f5a4 <abort@plt+0x26ecc0>
     ff4:	ldrdlt	r5, [r3, -r3]!
     ff8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     ffc:			; <UNDEFINED> instruction: 0xf7ff6818
    1000:			; <UNDEFINED> instruction: 0xf7ffebee
    1004:	blmi	1c0f08 <abort@plt+0x1c0624>
    1008:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    100c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1010:	andeq	r1, r1, sl, lsr #1
    1014:	andeq	r0, r1, r8, ror pc
    1018:	andeq	r0, r0, r0, ror r0
    101c:	andeq	r1, r1, r6
    1020:	andeq	r1, r1, sl, lsl #1
    1024:	svclt	0x0000e7c4
    1028:	mvnsmi	lr, #737280	; 0xb4000
    102c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1030:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1034:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1038:	bl	feebf03c <abort@plt+0xfeebe758>
    103c:	blne	1d92238 <abort@plt+0x1d91954>
    1040:	strhle	r1, [sl], -r6
    1044:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1048:	svccc	0x0004f855
    104c:	strbmi	r3, [sl], -r1, lsl #8
    1050:	ldrtmi	r4, [r8], -r1, asr #12
    1054:	adcmi	r4, r6, #152, 14	; 0x2600000
    1058:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    105c:	svclt	0x000083f8
    1060:	andeq	r0, r1, r2, lsr #28
    1064:	andeq	r0, r1, r8, lsl lr
    1068:	svclt	0x00004770

Disassembly of section .fini:

0000106c <.fini>:
    106c:	push	{r3, lr}
    1070:	pop	{r3, pc}
