#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep 26 23:43:15 2024
# Process ID: 425378
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila
# Command line: vivado multicore_aquila.xpr
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.log
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :1898.430 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :36284 MB
#-----------------------------------------------------------
start_gui
open_project multicore_aquila.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7928.945 ; gain = 410.867 ; free physical = 19075 ; free virtual = 33558
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: async_fifo_data
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: async_fifo_signal
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: async_fifo_addr
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_quad_spi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Sep 26 23:43:33 2024] Launched async_fifo_addr_synth_1, async_fifo_data_synth_1, async_fifo_signal_synth_1, clk_wiz_0_synth_1, axi_quad_spi_0_synth_1, mig_7series_0_synth_1...
Run output will be captured here:
async_fifo_addr_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/async_fifo_addr_synth_1/runme.log
async_fifo_data_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/async_fifo_data_synth_1/runme.log
async_fifo_signal_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/async_fifo_signal_synth_1/runme.log
clk_wiz_0_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/clk_wiz_0_synth_1/runme.log
axi_quad_spi_0_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/axi_quad_spi_0_synth_1/runme.log
mig_7series_0_synth_1: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/mig_7series_0_synth_1/runme.log
[Thu Sep 26 23:43:33 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Thu Sep 26 23:48:12 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8714.828 ; gain = 0.000 ; free physical = 15966 ; free virtual = 30653
INFO: [Netlist 29-17] Analyzing 2597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8840.359 ; gain = 0.000 ; free physical = 18273 ; free virtual = 32958
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9464.469 ; gain = 0.000 ; free physical = 17713 ; free virtual = 32396
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9464.469 ; gain = 0.000 ; free physical = 17713 ; free virtual = 32396
Read PlaceDB: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.78 . Memory (MB): peak = 9501.406 ; gain = 36.938 ; free physical = 17635 ; free virtual = 32319
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9501.406 ; gain = 0.000 ; free physical = 17635 ; free virtual = 32319
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9527.953 ; gain = 26.547 ; free physical = 17609 ; free virtual = 32293
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9527.953 ; gain = 63.484 ; free physical = 17609 ; free virtual = 32293
Restored from archive | CPU: 1.430000 secs | Memory: 58.077316 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9527.953 ; gain = 63.484 ; free physical = 17609 ; free virtual = 32293
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9527.953 ; gain = 0.000 ; free physical = 17609 ; free virtual = 32293
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 42 instances
  RAM64X1S => RAM64X1S (RAMS64E): 176 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 9850.027 ; gain = 1501.188 ; free physical = 17346 ; free virtual = 32070
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp to /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 11
[Thu Sep 26 23:53:09 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
[Thu Sep 26 23:56:22 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9950.133 ; gain = 0.000 ; free physical = 16347 ; free virtual = 30971
INFO: [Netlist 29-17] Analyzing 2616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10305.570 ; gain = 0.000 ; free physical = 15728 ; free virtual = 30317
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 569 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 42 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 42 instances
  RAM64X1S => RAM64X1S (RAMS64E): 176 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 10474.652 ; gain = 531.043 ; free physical = 15348 ; free virtual = 29972
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17110 ; free virtual = 31837
INFO: [Netlist 29-17] Analyzing 2598 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17100 ; free virtual = 31828
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17133 ; free virtual = 31808
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17133 ; free virtual = 31809
Read PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.76 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17131 ; free virtual = 31809
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17131 ; free virtual = 31809
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.18 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17138 ; free virtual = 31817
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17138 ; free virtual = 31817
Restored from archive | CPU: 1.420000 secs | Memory: 59.187653 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17138 ; free virtual = 31817
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 10474.652 ; gain = 0.000 ; free physical = 17152 ; free virtual = 31834
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE24A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
set_property target_constrs_file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16930 ; free virtual = 31661
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16930 ; free virtual = 31661
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16928 ; free virtual = 31661
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16926 ; free virtual = 31662
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16926 ; free virtual = 31662
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16926 ; free virtual = 31662
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10485.527 ; gain = 0.000 ; free physical = 16926 ; free virtual = 31662
[Fri Sep 27 00:00:52 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 00:01:31 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
launch_runs impl_1 -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 27 00:04:52 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10500.852 ; gain = 0.000 ; free physical = 15647 ; free virtual = 30494
INFO: [Netlist 29-17] Analyzing 2504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 10704.746 ; gain = 219.219 ; free physical = 15115 ; free virtual = 29913
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 13791 ; free virtual = 28727
INFO: [Netlist 29-17] Analyzing 4009 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 13808 ; free virtual = 28713
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16530 ; free virtual = 31414
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16530 ; free virtual = 31414
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16535 ; free virtual = 31420
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16535 ; free virtual = 31420
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16531 ; free virtual = 31420
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16531 ; free virtual = 31420
Restored from archive | CPU: 1.950000 secs | Memory: 76.640015 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16531 ; free virtual = 31420
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 10704.746 ; gain = 0.000 ; free physical = 16592 ; free virtual = 31485
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Fri Sep 27 00:09:21 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:13:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:13:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:13:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:13:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Sep-27 00:13:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Sep-27 00:13:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:14:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:14:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:14:49
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 00:18:35 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/uartboot.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amo_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aquila_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coherence_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/mig_7series_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=64)
Compiling module xil_defaultlib.bpu_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.muldiv
Compiling module xil_defaultlib.bcu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sram_dp(N_ENTRIES=16384)
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sram(DATA_WIDTH=128,N_ENTRIES=64...
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=22)
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=1)
Compiling module xil_defaultlib.icache(CACHE_SIZE=4)
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=22,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=64,XLEN=...
Compiling module xil_defaultlib.dcache(CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top
Compiling module xil_defaultlib.csr_file(HART_ID=1)
Compiling module xil_defaultlib.core_top(HART_ID=1)
Compiling module xil_defaultlib.dcache(HART_ID=1,CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top(HART_ID=1)
Compiling module xil_defaultlib.amo_arbiter(N=2)
Compiling module xil_defaultlib.atomic_unit(N=2)
Compiling module xil_defaultlib.coherence_unit_default
Compiling module xil_defaultlib.L2cache_arbiter
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=19,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=512,XLEN...
Compiling module xil_defaultlib.L2cache(CACHE_SIZE=32)
Compiling module xil_defaultlib.device_arbiter
Compiling module xil_defaultlib.uart(BAUD=16'b01101100100)
Compiling module xil_defaultlib.mem_arbiter_default
Compiling module xil_defaultlib.mig_7series_sim(N_ENTRIES=838860...
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 11120.723 ; gain = 109.438 ; free physical = 13706 ; free virtual = 28750
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
[Aquila core 0] Load Done!
[Aquila core 0] Program entry point at 0x80002264, size = 0xAE6C.
-----------------------------------------------------------------------
prog_done
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 11131.723 ; gain = 11.000 ; free physical = 13320 ; free virtual = 28649
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 11193.535 ; gain = 0.000 ; free physical = 15871 ; free virtual = 31033
INFO: [Netlist 29-17] Analyzing 2504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 11433.430 ; gain = 291.426 ; free physical = 15836 ; free virtual = 30949
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
launch_runs synth_1 -jobs 11
[Fri Sep 27 00:36:50 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints -force
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 27 00:40:36 2024] Launched impl_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/runme.log
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Sep-27 00:46:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Sep-27 00:46:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:46:32
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:48:15
set_property CONTROL.TRIGGER_POSITION 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
connect_debug_port u_ila_1/clk [get_nets [list MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
set_property port_width 128 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {genblk3[0].synchronizer/P_wt_data_o[0]} {genblk3[0].synchronizer/P_wt_data_o[1]} {genblk3[0].synchronizer/P_wt_data_o[2]} {genblk3[0].synchronizer/P_wt_data_o[3]} {genblk3[0].synchronizer/P_wt_data_o[4]} {genblk3[0].synchronizer/P_wt_data_o[5]} {genblk3[0].synchronizer/P_wt_data_o[6]} {genblk3[0].synchronizer/P_wt_data_o[7]} {genblk3[0].synchronizer/P_wt_data_o[8]} {genblk3[0].synchronizer/P_wt_data_o[9]} {genblk3[0].synchronizer/P_wt_data_o[10]} {genblk3[0].synchronizer/P_wt_data_o[11]} {genblk3[0].synchronizer/P_wt_data_o[12]} {genblk3[0].synchronizer/P_wt_data_o[13]} {genblk3[0].synchronizer/P_wt_data_o[14]} {genblk3[0].synchronizer/P_wt_data_o[15]} {genblk3[0].synchronizer/P_wt_data_o[16]} {genblk3[0].synchronizer/P_wt_data_o[17]} {genblk3[0].synchronizer/P_wt_data_o[18]} {genblk3[0].synchronizer/P_wt_data_o[19]} {genblk3[0].synchronizer/P_wt_data_o[20]} {genblk3[0].synchronizer/P_wt_data_o[21]} {genblk3[0].synchronizer/P_wt_data_o[22]} {genblk3[0].synchronizer/P_wt_data_o[23]} {genblk3[0].synchronizer/P_wt_data_o[24]} {genblk3[0].synchronizer/P_wt_data_o[25]} {genblk3[0].synchronizer/P_wt_data_o[26]} {genblk3[0].synchronizer/P_wt_data_o[27]} {genblk3[0].synchronizer/P_wt_data_o[28]} {genblk3[0].synchronizer/P_wt_data_o[29]} {genblk3[0].synchronizer/P_wt_data_o[30]} {genblk3[0].synchronizer/P_wt_data_o[31]} {genblk3[0].synchronizer/P_wt_data_o[32]} {genblk3[0].synchronizer/P_wt_data_o[33]} {genblk3[0].synchronizer/P_wt_data_o[34]} {genblk3[0].synchronizer/P_wt_data_o[35]} {genblk3[0].synchronizer/P_wt_data_o[36]} {genblk3[0].synchronizer/P_wt_data_o[37]} {genblk3[0].synchronizer/P_wt_data_o[38]} {genblk3[0].synchronizer/P_wt_data_o[39]} {genblk3[0].synchronizer/P_wt_data_o[40]} {genblk3[0].synchronizer/P_wt_data_o[41]} {genblk3[0].synchronizer/P_wt_data_o[42]} {genblk3[0].synchronizer/P_wt_data_o[43]} {genblk3[0].synchronizer/P_wt_data_o[44]} {genblk3[0].synchronizer/P_wt_data_o[45]} {genblk3[0].synchronizer/P_wt_data_o[46]} {genblk3[0].synchronizer/P_wt_data_o[47]} {genblk3[0].synchronizer/P_wt_data_o[48]} {genblk3[0].synchronizer/P_wt_data_o[49]} {genblk3[0].synchronizer/P_wt_data_o[50]} {genblk3[0].synchronizer/P_wt_data_o[51]} {genblk3[0].synchronizer/P_wt_data_o[52]} {genblk3[0].synchronizer/P_wt_data_o[53]} {genblk3[0].synchronizer/P_wt_data_o[54]} {genblk3[0].synchronizer/P_wt_data_o[55]} {genblk3[0].synchronizer/P_wt_data_o[56]} {genblk3[0].synchronizer/P_wt_data_o[57]} {genblk3[0].synchronizer/P_wt_data_o[58]} {genblk3[0].synchronizer/P_wt_data_o[59]} {genblk3[0].synchronizer/P_wt_data_o[60]} {genblk3[0].synchronizer/P_wt_data_o[61]} {genblk3[0].synchronizer/P_wt_data_o[62]} {genblk3[0].synchronizer/P_wt_data_o[63]} {genblk3[0].synchronizer/P_wt_data_o[64]} {genblk3[0].synchronizer/P_wt_data_o[65]} {genblk3[0].synchronizer/P_wt_data_o[66]} {genblk3[0].synchronizer/P_wt_data_o[67]} {genblk3[0].synchronizer/P_wt_data_o[68]} {genblk3[0].synchronizer/P_wt_data_o[69]} {genblk3[0].synchronizer/P_wt_data_o[70]} {genblk3[0].synchronizer/P_wt_data_o[71]} {genblk3[0].synchronizer/P_wt_data_o[72]} {genblk3[0].synchronizer/P_wt_data_o[73]} {genblk3[0].synchronizer/P_wt_data_o[74]} {genblk3[0].synchronizer/P_wt_data_o[75]} {genblk3[0].synchronizer/P_wt_data_o[76]} {genblk3[0].synchronizer/P_wt_data_o[77]} {genblk3[0].synchronizer/P_wt_data_o[78]} {genblk3[0].synchronizer/P_wt_data_o[79]} {genblk3[0].synchronizer/P_wt_data_o[80]} {genblk3[0].synchronizer/P_wt_data_o[81]} {genblk3[0].synchronizer/P_wt_data_o[82]} {genblk3[0].synchronizer/P_wt_data_o[83]} {genblk3[0].synchronizer/P_wt_data_o[84]} {genblk3[0].synchronizer/P_wt_data_o[85]} {genblk3[0].synchronizer/P_wt_data_o[86]} {genblk3[0].synchronizer/P_wt_data_o[87]} {genblk3[0].synchronizer/P_wt_data_o[88]} {genblk3[0].synchronizer/P_wt_data_o[89]} {genblk3[0].synchronizer/P_wt_data_o[90]} {genblk3[0].synchronizer/P_wt_data_o[91]} {genblk3[0].synchronizer/P_wt_data_o[92]} {genblk3[0].synchronizer/P_wt_data_o[93]} {genblk3[0].synchronizer/P_wt_data_o[94]} {genblk3[0].synchronizer/P_wt_data_o[95]} {genblk3[0].synchronizer/P_wt_data_o[96]} {genblk3[0].synchronizer/P_wt_data_o[97]} {genblk3[0].synchronizer/P_wt_data_o[98]} {genblk3[0].synchronizer/P_wt_data_o[99]} {genblk3[0].synchronizer/P_wt_data_o[100]} {genblk3[0].synchronizer/P_wt_data_o[101]} {genblk3[0].synchronizer/P_wt_data_o[102]} {genblk3[0].synchronizer/P_wt_data_o[103]} {genblk3[0].synchronizer/P_wt_data_o[104]} {genblk3[0].synchronizer/P_wt_data_o[105]} {genblk3[0].synchronizer/P_wt_data_o[106]} {genblk3[0].synchronizer/P_wt_data_o[107]} {genblk3[0].synchronizer/P_wt_data_o[108]} {genblk3[0].synchronizer/P_wt_data_o[109]} {genblk3[0].synchronizer/P_wt_data_o[110]} {genblk3[0].synchronizer/P_wt_data_o[111]} {genblk3[0].synchronizer/P_wt_data_o[112]} {genblk3[0].synchronizer/P_wt_data_o[113]} {genblk3[0].synchronizer/P_wt_data_o[114]} {genblk3[0].synchronizer/P_wt_data_o[115]} {genblk3[0].synchronizer/P_wt_data_o[116]} {genblk3[0].synchronizer/P_wt_data_o[117]} {genblk3[0].synchronizer/P_wt_data_o[118]} {genblk3[0].synchronizer/P_wt_data_o[119]} {genblk3[0].synchronizer/P_wt_data_o[120]} {genblk3[0].synchronizer/P_wt_data_o[121]} {genblk3[0].synchronizer/P_wt_data_o[122]} {genblk3[0].synchronizer/P_wt_data_o[123]} {genblk3[0].synchronizer/P_wt_data_o[124]} {genblk3[0].synchronizer/P_wt_data_o[125]} {genblk3[0].synchronizer/P_wt_data_o[126]} {genblk3[0].synchronizer/P_wt_data_o[127]} ]]
save_constraints -force
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:49:47
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Sep-27 00:49:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Sep-27 00:49:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:50:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:50:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:50:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:50:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:50:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:50:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:50:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:50:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:23
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:51:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:51:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:52:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:52:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:52:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:52:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:52:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:52:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:52:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:52:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:53:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:53:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_XXXX [get_hw_probes {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:53:39
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
save_wave_config {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Sep-27 00:55:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Sep-27 00:55:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Sep-27 00:55:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Sep-27 00:55:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq128'hBFEC_8EEA_EF3E_04EC_6463_D4BE_D4A3_FC8D [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Sep-27 00:57:38
set_property TRIGGER_COMPARE_VALUE eq128'hBFEC_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 00:59:22 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
set_property TRIGGER_COMPARE_VALUE eq128'hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes {genblk3[0].synchronizer/P_wt_data_o} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 11443.430 ; gain = 0.000 ; free physical = 15534 ; free virtual = 30817
INFO: [Netlist 29-17] Analyzing 2504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 11443.430 ; gain = 0.000 ; free physical = 15530 ; free virtual = 30763
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 01:05:59 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 11443.430 ; gain = 0.000 ; free physical = 15440 ; free virtual = 30734
INFO: [Netlist 29-17] Analyzing 2504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 11443.430 ; gain = 0.000 ; free physical = 15471 ; free virtual = 30733
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 01:10:11 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 11443.430 ; gain = 0.000 ; free physical = 15300 ; free virtual = 30627
INFO: [Netlist 29-17] Analyzing 2536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 11492.867 ; gain = 49.438 ; free physical = 15344 ; free virtual = 30638
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 01:27:05 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 11492.867 ; gain = 0.000 ; free physical = 15112 ; free virtual = 30473
INFO: [Netlist 29-17] Analyzing 2536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 11549.680 ; gain = 56.812 ; free physical = 15126 ; free virtual = 30454
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 01:33:21 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.2 . Memory (MB): peak = 11549.680 ; gain = 0.000 ; free physical = 15183 ; free virtual = 30539
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 11643.516 ; gain = 93.836 ; free physical = 15144 ; free virtual = 30456
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp with file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp
launch_runs synth_1 -jobs 11
[Fri Sep 27 01:48:31 2024] Launched synth_1...
Run output will be captured here: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.2 . Memory (MB): peak = 11643.516 ; gain = 0.000 ; free physical = 15048 ; free virtual = 30425
INFO: [Netlist 29-17] Analyzing 2503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:216]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 11688.328 ; gain = 44.812 ; free physical = 15014 ; free virtual = 30343
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
INFO: [Common 17-14] Message 'Xicom 50-38' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
