Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct 24 20:16:34 2024
| Host         : duncan-Ub22 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
| Design       : design_2_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| RBOR-1    | Warning  | RAMB output registers      | 8          |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

RBOR-1#1 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_0 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#2 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_1 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#3 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_2 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#4 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_3 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#5 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_4 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#6 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_5 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#7 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_6 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

RBOR-1#8 Warning
RAMB output registers  
RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_7 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[10] (net: design_2_i/QCS_0/inst/ADDR[9]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[11] (net: design_2_i/QCS_0/inst/ADDR[10]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[12] (net: design_2_i/QCS_0/inst/ADDR[11]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[13] (net: design_2_i/QCS_0/inst/ADDR[12]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[14] (net: design_2_i/QCS_0/inst/ADDR[13]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[1] (net: design_2_i/QCS_0/inst/ADDR[0]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[2] (net: design_2_i/QCS_0/inst/ADDR[1]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[3] (net: design_2_i/QCS_0/inst/ADDR[2]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[4] (net: design_2_i/QCS_0/inst/ADDR[3]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[5] (net: design_2_i/QCS_0/inst/ADDR[4]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[6] (net: design_2_i/QCS_0/inst/ADDR[5]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[7] (net: design_2_i/QCS_0/inst/ADDR[6]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[8] (net: design_2_i/QCS_0/inst/ADDR[7]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[9] (net: design_2_i/QCS_0/inst/ADDR[8]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[10] (net: design_2_i/QCS_0/inst/ADDR[9]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[11] (net: design_2_i/QCS_0/inst/ADDR[10]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[12] (net: design_2_i/QCS_0/inst/ADDR[11]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[13] (net: design_2_i/QCS_0/inst/ADDR[12]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[14] (net: design_2_i/QCS_0/inst/ADDR[13]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[9] (net: design_2_i/QCS_0/inst/ADDR[8]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


