// Declaration of input and output ports
module full_adder(
    input a, b, cin,
    output reg sum,
    output reg cout
);

// Declaration of internal signals
wire x, y, z;

// Combinational logic for sum output
assign x = a ^ b;
assign y = x ^ c;
assign sum = y;

// Sequential logic for carry output
always@(posedge cin or negedge x or negedge y)
begin
    if(x && y)
        z <= 1'b0;
    else
        z <= x & y;
end

// Assigning carry output to output port
assign cout = z;

endmodule