<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v</a>
defines: 
time_elapsed: 0.102s
ram usage: 10112 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v</a>
module fsm_using_single_always (
	clock,
	reset,
	req_0,
	req_1,
	gnt_0,
	gnt_1
);
	input clock;
	input reset;
	input req_0;
	input req_1;
	output gnt_0;
	output gnt_1;
	parameter SIZE = 3;
	parameter IDLE = 3&#39;b001;
	parameter GNT0 = 3&#39;b010;
	parameter GNT1 = 3&#39;b100;
	reg [SIZE - 1:0] state;
	reg [SIZE - 1:0] next_state;
	always @(posedge clock) begin : FSM
		if (reset == 1&#39;b1) begin
			state &lt;= #(1) IDLE;
			gnt_0 &lt;= 0;
			gnt_1 &lt;= 0;
		end
		else
			case (state)
				IDLE:
					if (req_0 == 1&#39;b1) begin
						state &lt;= #(1) GNT0;
						gnt_0 &lt;= 1;
					end
					else if (req_1 == 1&#39;b1) begin
						gnt_1 &lt;= 1;
						state &lt;= #(1) GNT1;
					end
					else
						state &lt;= #(1) IDLE;
				GNT0:
					if (req_0 == 1&#39;b1)
						state &lt;= #(1) GNT0;
					else begin
						gnt_0 &lt;= 0;
						state &lt;= #(1) IDLE;
					end
				GNT1:
					if (req_1 == 1&#39;b1)
						state &lt;= #(1) GNT1;
					else begin
						gnt_1 &lt;= 0;
						state &lt;= #(1) IDLE;
					end
				default: state &lt;= #(1) IDLE;
			endcase
	end
endmodule

</pre>
</body>