// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] exp_table1_address0;
reg    exp_table1_ce0;
wire   [17:0] exp_table1_q0;
wire   [9:0] exp_table1_address1;
reg    exp_table1_ce1;
wire   [17:0] exp_table1_q1;
wire   [9:0] exp_table1_address2;
reg    exp_table1_ce2;
wire   [17:0] exp_table1_q2;
wire   [9:0] exp_table1_address3;
reg    exp_table1_ce3;
wire   [17:0] exp_table1_q3;
wire   [9:0] exp_table1_address4;
reg    exp_table1_ce4;
wire   [17:0] exp_table1_q4;
wire   [9:0] exp_table1_address5;
reg    exp_table1_ce5;
wire   [17:0] exp_table1_q5;
wire   [9:0] exp_table1_address6;
reg    exp_table1_ce6;
wire   [17:0] exp_table1_q6;
wire   [9:0] exp_table1_address7;
reg    exp_table1_ce7;
wire   [17:0] exp_table1_q7;
wire   [9:0] exp_table1_address8;
reg    exp_table1_ce8;
wire   [17:0] exp_table1_q8;
wire   [9:0] exp_table1_address9;
reg    exp_table1_ce9;
wire   [17:0] exp_table1_q9;
wire   [9:0] exp_table1_address10;
reg    exp_table1_ce10;
wire   [17:0] exp_table1_q10;
wire   [9:0] exp_table1_address11;
reg    exp_table1_ce11;
wire   [17:0] exp_table1_q11;
wire   [9:0] exp_table1_address12;
reg    exp_table1_ce12;
wire   [17:0] exp_table1_q12;
wire   [9:0] exp_table1_address13;
reg    exp_table1_ce13;
wire   [17:0] exp_table1_q13;
wire   [9:0] exp_table1_address14;
reg    exp_table1_ce14;
wire   [17:0] exp_table1_q14;
wire   [9:0] exp_table1_address15;
reg    exp_table1_ce15;
wire   [17:0] exp_table1_q15;
wire   [9:0] exp_table1_address16;
reg    exp_table1_ce16;
wire   [17:0] exp_table1_q16;
wire   [9:0] exp_table1_address17;
reg    exp_table1_ce17;
wire   [17:0] exp_table1_q17;
wire   [9:0] exp_table1_address18;
reg    exp_table1_ce18;
wire   [17:0] exp_table1_q18;
wire   [9:0] exp_table1_address19;
reg    exp_table1_ce19;
wire   [17:0] exp_table1_q19;
wire   [9:0] invert_table2_address0;
reg    invert_table2_ce0;
wire   [14:0] invert_table2_q0;
wire   [9:0] invert_table2_address1;
reg    invert_table2_ce1;
wire   [14:0] invert_table2_q1;
wire   [9:0] invert_table2_address2;
reg    invert_table2_ce2;
wire   [14:0] invert_table2_q2;
wire   [9:0] invert_table2_address3;
reg    invert_table2_ce3;
wire   [14:0] invert_table2_q3;
wire   [9:0] invert_table2_address4;
reg    invert_table2_ce4;
wire   [14:0] invert_table2_q4;
wire   [13:0] p_5_0_1_fu_498_p3;
reg   [13:0] p_5_0_1_reg_3770;
wire   [12:0] tmp_6_fu_506_p1;
reg   [12:0] tmp_6_reg_3775;
wire   [13:0] p_5_0_2_fu_574_p3;
reg   [13:0] p_5_0_2_reg_3780;
wire   [12:0] tmp_19_fu_582_p1;
reg   [12:0] tmp_19_reg_3785;
wire   [13:0] p_5_0_3_fu_650_p3;
reg   [13:0] p_5_0_3_reg_3790;
wire   [12:0] tmp_31_fu_658_p1;
reg   [12:0] tmp_31_reg_3795;
wire   [13:0] p_5_0_4_fu_726_p3;
reg   [13:0] p_5_0_4_reg_3800;
wire   [12:0] tmp_44_fu_734_p1;
reg   [12:0] tmp_44_reg_3805;
wire   [13:0] p_5_1_fu_798_p3;
reg   [13:0] p_5_1_reg_3810;
wire   [12:0] tmp_54_fu_806_p1;
reg   [12:0] tmp_54_reg_3815;
wire   [13:0] p_5_1_2_fu_870_p3;
reg   [13:0] p_5_1_2_reg_3820;
wire   [12:0] tmp_60_fu_878_p1;
reg   [12:0] tmp_60_reg_3825;
wire   [13:0] p_5_1_3_fu_942_p3;
reg   [13:0] p_5_1_3_reg_3830;
wire   [12:0] tmp_66_fu_950_p1;
reg   [12:0] tmp_66_reg_3835;
wire   [13:0] p_5_1_4_fu_1014_p3;
reg   [13:0] p_5_1_4_reg_3840;
wire   [12:0] tmp_72_fu_1022_p1;
reg   [12:0] tmp_72_reg_3845;
wire   [13:0] p_5_2_fu_1086_p3;
reg   [13:0] p_5_2_reg_3850;
wire   [12:0] tmp_78_fu_1094_p1;
reg   [12:0] tmp_78_reg_3855;
wire   [13:0] p_5_2_1_fu_1158_p3;
reg   [13:0] p_5_2_1_reg_3860;
wire   [12:0] tmp_84_fu_1166_p1;
reg   [12:0] tmp_84_reg_3865;
wire   [13:0] p_5_2_3_fu_1230_p3;
reg   [13:0] p_5_2_3_reg_3870;
wire   [12:0] tmp_90_fu_1238_p1;
reg   [12:0] tmp_90_reg_3875;
wire   [13:0] p_5_2_4_fu_1302_p3;
reg   [13:0] p_5_2_4_reg_3880;
wire   [12:0] tmp_96_fu_1310_p1;
reg   [12:0] tmp_96_reg_3885;
wire   [13:0] p_5_3_fu_1374_p3;
reg   [13:0] p_5_3_reg_3890;
wire   [12:0] tmp_102_fu_1382_p1;
reg   [12:0] tmp_102_reg_3895;
wire   [13:0] p_5_3_1_fu_1446_p3;
reg   [13:0] p_5_3_1_reg_3900;
wire   [12:0] tmp_108_fu_1454_p1;
reg   [12:0] tmp_108_reg_3905;
wire   [13:0] p_5_3_2_fu_1518_p3;
reg   [13:0] p_5_3_2_reg_3910;
wire   [12:0] tmp_114_fu_1526_p1;
reg   [12:0] tmp_114_reg_3915;
wire   [13:0] p_5_3_4_fu_1590_p3;
reg   [13:0] p_5_3_4_reg_3920;
wire   [12:0] tmp_120_fu_1598_p1;
reg   [12:0] tmp_120_reg_3925;
wire   [13:0] p_5_4_fu_1662_p3;
reg   [13:0] p_5_4_reg_3930;
wire   [12:0] tmp_126_fu_1670_p1;
reg   [12:0] tmp_126_reg_3935;
wire   [13:0] p_5_4_1_fu_1734_p3;
reg   [13:0] p_5_4_1_reg_3940;
wire   [12:0] tmp_132_fu_1742_p1;
reg   [12:0] tmp_132_reg_3945;
wire   [13:0] p_5_4_2_fu_1806_p3;
reg   [13:0] p_5_4_2_reg_3950;
wire   [12:0] tmp_138_fu_1814_p1;
reg   [12:0] tmp_138_reg_3955;
wire   [13:0] p_5_4_3_fu_1878_p3;
reg   [13:0] p_5_4_3_reg_3960;
wire   [12:0] tmp_144_fu_1886_p1;
reg   [12:0] tmp_144_reg_3965;
wire   [9:0] index_1_0_1_fu_1936_p3;
reg   [9:0] index_1_0_1_reg_3970;
wire   [9:0] index_1_0_2_fu_1990_p3;
reg   [9:0] index_1_0_2_reg_3975;
wire   [9:0] index_1_0_3_fu_2044_p3;
reg   [9:0] index_1_0_3_reg_3980;
wire   [9:0] index_1_0_4_fu_2098_p3;
reg   [9:0] index_1_0_4_reg_3985;
wire   [9:0] index_1_1_fu_2152_p3;
reg   [9:0] index_1_1_reg_3990;
wire   [9:0] index_1_1_2_fu_2206_p3;
reg   [9:0] index_1_1_2_reg_3995;
wire   [9:0] index_1_1_3_fu_2260_p3;
reg   [9:0] index_1_1_3_reg_4000;
wire   [9:0] index_1_1_4_fu_2314_p3;
reg   [9:0] index_1_1_4_reg_4005;
wire   [9:0] index_1_2_fu_2368_p3;
reg   [9:0] index_1_2_reg_4010;
wire   [9:0] index_1_2_1_fu_2422_p3;
reg   [9:0] index_1_2_1_reg_4015;
wire   [9:0] index_1_2_3_fu_2476_p3;
reg   [9:0] index_1_2_3_reg_4020;
wire   [9:0] index_1_2_4_fu_2530_p3;
reg   [9:0] index_1_2_4_reg_4025;
wire   [9:0] index_1_3_fu_2584_p3;
reg   [9:0] index_1_3_reg_4030;
wire   [9:0] index_1_3_1_fu_2638_p3;
reg   [9:0] index_1_3_1_reg_4035;
wire   [9:0] index_1_3_2_fu_2692_p3;
reg   [9:0] index_1_3_2_reg_4040;
wire   [9:0] index_1_3_4_fu_2746_p3;
reg   [9:0] index_1_3_4_reg_4045;
wire   [9:0] index_1_4_fu_2800_p3;
reg   [9:0] index_1_4_reg_4050;
wire   [9:0] index_1_4_1_fu_2854_p3;
reg   [9:0] index_1_4_1_reg_4055;
wire   [9:0] index_1_4_2_fu_2908_p3;
reg   [9:0] index_1_4_2_reg_4060;
wire   [9:0] index_1_4_3_fu_2962_p3;
reg   [9:0] index_1_4_3_reg_4065;
reg   [17:0] exp_table1_load_reg_4170;
wire   [17:0] tmp3_fu_3050_p2;
reg   [17:0] tmp3_reg_4175;
wire   [17:0] tmp5_fu_3056_p2;
reg   [17:0] tmp5_reg_4180;
reg   [17:0] exp_table1_load_4_reg_4185;
wire   [17:0] tmp8_fu_3062_p2;
reg   [17:0] tmp8_reg_4190;
wire   [17:0] tmp1_fu_3068_p2;
reg   [17:0] tmp1_reg_4195;
reg   [17:0] exp_table1_load_8_reg_4200;
wire   [17:0] tmp2_fu_3074_p2;
reg   [17:0] tmp2_reg_4205;
wire   [17:0] tmp6_fu_3080_p2;
reg   [17:0] tmp6_reg_4210;
reg   [17:0] exp_table1_load_12_reg_4215;
wire   [17:0] tmp10_fu_3086_p2;
reg   [17:0] tmp10_reg_4220;
wire   [17:0] tmp11_fu_3092_p2;
reg   [17:0] tmp11_reg_4225;
reg   [17:0] exp_table1_load_17_reg_4230;
wire   [17:0] tmp13_fu_3098_p2;
reg   [17:0] tmp13_reg_4235;
wire   [17:0] tmp14_fu_3104_p2;
reg   [17:0] tmp14_reg_4240;
wire   [11:0] tmp_150_fu_3217_p1;
reg   [11:0] tmp_150_reg_4245;
reg   [0:0] tmp_151_reg_4250;
wire   [11:0] tmp_156_fu_3291_p1;
reg   [11:0] tmp_156_reg_4255;
reg   [0:0] tmp_157_reg_4260;
wire   [11:0] tmp_162_fu_3365_p1;
reg   [11:0] tmp_162_reg_4265;
reg   [0:0] tmp_163_reg_4270;
wire   [11:0] tmp_168_fu_3439_p1;
reg   [11:0] tmp_168_reg_4275;
reg   [0:0] tmp_169_reg_4280;
wire   [11:0] tmp_174_fu_3513_p1;
reg   [11:0] tmp_174_reg_4285;
reg   [0:0] tmp_175_reg_4290;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_24_0_1_fu_2970_p1;
wire   [63:0] tmp_24_0_2_fu_2974_p1;
wire   [63:0] tmp_24_0_3_fu_2978_p1;
wire   [63:0] tmp_24_0_4_fu_2982_p1;
wire   [63:0] tmp_24_1_fu_2986_p1;
wire   [63:0] tmp_24_1_2_fu_2990_p1;
wire   [63:0] tmp_24_1_3_fu_2994_p1;
wire   [63:0] tmp_24_1_4_fu_2998_p1;
wire   [63:0] tmp_24_2_fu_3002_p1;
wire   [63:0] tmp_24_2_1_fu_3006_p1;
wire   [63:0] tmp_24_2_3_fu_3010_p1;
wire   [63:0] tmp_24_2_4_fu_3014_p1;
wire   [63:0] tmp_24_3_fu_3018_p1;
wire   [63:0] tmp_24_3_1_fu_3022_p1;
wire   [63:0] tmp_24_3_2_fu_3026_p1;
wire   [63:0] tmp_24_3_4_fu_3030_p1;
wire   [63:0] tmp_24_4_fu_3034_p1;
wire   [63:0] tmp_24_4_1_fu_3038_p1;
wire   [63:0] tmp_24_4_2_fu_3042_p1;
wire   [63:0] tmp_24_4_3_fu_3046_p1;
wire   [63:0] tmp_42_fu_3559_p1;
wire   [63:0] tmp_19_1_fu_3598_p1;
wire   [63:0] tmp_19_2_fu_3637_p1;
wire   [63:0] tmp_19_3_fu_3676_p1;
wire   [63:0] tmp_19_4_fu_3715_p1;
wire  signed [16:0] tmp_12_0_1_fu_430_p1;
wire  signed [16:0] tmp_13_0_1_fu_434_p1;
wire   [16:0] r_V_0_1_fu_438_p2;
wire   [12:0] tmp_1_fu_444_p4;
wire   [3:0] tmp_4_fu_466_p1;
wire   [9:0] p_Result_5_0_1_fu_470_p3;
wire  signed [13:0] p_Result_3_0_1_cas_fu_454_p1;
wire   [0:0] tmp_21_0_1_fu_478_p2;
wire   [13:0] ret_V_3_0_1_fu_484_p2;
wire   [0:0] tmp_2_fu_458_p3;
wire   [13:0] p_0_1_fu_490_p3;
wire  signed [16:0] tmp_12_0_2_fu_510_p1;
wire   [16:0] r_V_0_2_fu_514_p2;
wire   [12:0] tmp_3_fu_520_p4;
wire   [3:0] tmp_17_fu_542_p1;
wire   [9:0] p_Result_5_0_2_fu_546_p3;
wire  signed [13:0] p_Result_3_0_2_cas_fu_530_p1;
wire   [0:0] tmp_21_0_2_fu_554_p2;
wire   [13:0] ret_V_3_0_2_fu_560_p2;
wire   [0:0] tmp_15_fu_534_p3;
wire   [13:0] p_0_2_fu_566_p3;
wire  signed [16:0] tmp_12_0_3_fu_586_p1;
wire   [16:0] r_V_0_3_fu_590_p2;
wire   [12:0] tmp_5_fu_596_p4;
wire   [3:0] tmp_29_fu_618_p1;
wire   [9:0] p_Result_5_0_3_fu_622_p3;
wire  signed [13:0] p_Result_3_0_3_cas_fu_606_p1;
wire   [0:0] tmp_21_0_3_fu_630_p2;
wire   [13:0] ret_V_3_0_3_fu_636_p2;
wire   [0:0] tmp_27_fu_610_p3;
wire   [13:0] p_0_3_fu_642_p3;
wire  signed [16:0] tmp_12_0_4_fu_662_p1;
wire   [16:0] r_V_0_4_fu_666_p2;
wire   [12:0] tmp_7_fu_672_p4;
wire   [3:0] tmp_41_fu_694_p1;
wire   [9:0] p_Result_5_0_4_fu_698_p3;
wire  signed [13:0] p_Result_3_0_4_cas_fu_682_p1;
wire   [0:0] tmp_21_0_4_fu_706_p2;
wire   [13:0] ret_V_3_0_4_fu_712_p2;
wire   [0:0] tmp_39_fu_686_p3;
wire   [13:0] p_0_4_fu_718_p3;
wire   [16:0] r_V_1_fu_738_p2;
wire   [12:0] tmp_9_fu_744_p4;
wire   [3:0] tmp_52_fu_766_p1;
wire   [9:0] p_Result_5_1_fu_770_p3;
wire  signed [13:0] p_Result_3_1_cast_fu_754_p1;
wire   [0:0] tmp_21_1_fu_778_p2;
wire   [13:0] ret_V_3_1_fu_784_p2;
wire   [0:0] tmp_51_fu_758_p3;
wire   [13:0] p_1_fu_790_p3;
wire   [16:0] r_V_1_2_fu_810_p2;
wire   [12:0] tmp_s_fu_816_p4;
wire   [3:0] tmp_59_fu_838_p1;
wire   [9:0] p_Result_5_1_2_fu_842_p3;
wire  signed [13:0] p_Result_3_1_2_cas_fu_826_p1;
wire   [0:0] tmp_21_1_2_fu_850_p2;
wire   [13:0] ret_V_3_1_2_fu_856_p2;
wire   [0:0] tmp_58_fu_830_p3;
wire   [13:0] p_1_2_fu_862_p3;
wire   [16:0] r_V_1_3_fu_882_p2;
wire   [12:0] tmp_10_fu_888_p4;
wire   [3:0] tmp_65_fu_910_p1;
wire   [9:0] p_Result_5_1_3_fu_914_p3;
wire  signed [13:0] p_Result_3_1_3_cas_fu_898_p1;
wire   [0:0] tmp_21_1_3_fu_922_p2;
wire   [13:0] ret_V_3_1_3_fu_928_p2;
wire   [0:0] tmp_64_fu_902_p3;
wire   [13:0] p_1_3_fu_934_p3;
wire   [16:0] r_V_1_4_fu_954_p2;
wire   [12:0] tmp_12_fu_960_p4;
wire   [3:0] tmp_71_fu_982_p1;
wire   [9:0] p_Result_5_1_4_fu_986_p3;
wire  signed [13:0] p_Result_3_1_4_cas_fu_970_p1;
wire   [0:0] tmp_21_1_4_fu_994_p2;
wire   [13:0] ret_V_3_1_4_fu_1000_p2;
wire   [0:0] tmp_70_fu_974_p3;
wire   [13:0] p_1_4_fu_1006_p3;
wire   [16:0] r_V_2_fu_1026_p2;
wire   [12:0] tmp_14_fu_1032_p4;
wire   [3:0] tmp_77_fu_1054_p1;
wire   [9:0] p_Result_5_2_fu_1058_p3;
wire  signed [13:0] p_Result_3_2_cast_fu_1042_p1;
wire   [0:0] tmp_21_2_fu_1066_p2;
wire   [13:0] ret_V_3_2_fu_1072_p2;
wire   [0:0] tmp_76_fu_1046_p3;
wire   [13:0] p_2_fu_1078_p3;
wire   [16:0] r_V_2_1_fu_1098_p2;
wire   [12:0] tmp_16_fu_1104_p4;
wire   [3:0] tmp_83_fu_1126_p1;
wire   [9:0] p_Result_5_2_1_fu_1130_p3;
wire  signed [13:0] p_Result_3_2_1_cas_fu_1114_p1;
wire   [0:0] tmp_21_2_1_fu_1138_p2;
wire   [13:0] ret_V_3_2_1_fu_1144_p2;
wire   [0:0] tmp_82_fu_1118_p3;
wire   [13:0] p_2_1_fu_1150_p3;
wire   [16:0] r_V_2_3_fu_1170_p2;
wire   [12:0] tmp_18_fu_1176_p4;
wire   [3:0] tmp_89_fu_1198_p1;
wire   [9:0] p_Result_5_2_3_fu_1202_p3;
wire  signed [13:0] p_Result_3_2_3_cas_fu_1186_p1;
wire   [0:0] tmp_21_2_3_fu_1210_p2;
wire   [13:0] ret_V_3_2_3_fu_1216_p2;
wire   [0:0] tmp_88_fu_1190_p3;
wire   [13:0] p_2_3_fu_1222_p3;
wire   [16:0] r_V_2_4_fu_1242_p2;
wire   [12:0] tmp_20_fu_1248_p4;
wire   [3:0] tmp_95_fu_1270_p1;
wire   [9:0] p_Result_5_2_4_fu_1274_p3;
wire  signed [13:0] p_Result_3_2_4_cas_fu_1258_p1;
wire   [0:0] tmp_21_2_4_fu_1282_p2;
wire   [13:0] ret_V_3_2_4_fu_1288_p2;
wire   [0:0] tmp_94_fu_1262_p3;
wire   [13:0] p_2_4_fu_1294_p3;
wire   [16:0] r_V_3_fu_1314_p2;
wire   [12:0] tmp_22_fu_1320_p4;
wire   [3:0] tmp_101_fu_1342_p1;
wire   [9:0] p_Result_5_3_fu_1346_p3;
wire  signed [13:0] p_Result_3_3_cast_fu_1330_p1;
wire   [0:0] tmp_21_3_fu_1354_p2;
wire   [13:0] ret_V_3_3_fu_1360_p2;
wire   [0:0] tmp_100_fu_1334_p3;
wire   [13:0] p_3_fu_1366_p3;
wire   [16:0] r_V_3_1_fu_1386_p2;
wire   [12:0] tmp_24_fu_1392_p4;
wire   [3:0] tmp_107_fu_1414_p1;
wire   [9:0] p_Result_5_3_1_fu_1418_p3;
wire  signed [13:0] p_Result_3_3_1_cas_fu_1402_p1;
wire   [0:0] tmp_21_3_1_fu_1426_p2;
wire   [13:0] ret_V_3_3_1_fu_1432_p2;
wire   [0:0] tmp_106_fu_1406_p3;
wire   [13:0] p_3_1_16_fu_1438_p3;
wire   [16:0] r_V_3_2_fu_1458_p2;
wire   [12:0] tmp_26_fu_1464_p4;
wire   [3:0] tmp_113_fu_1486_p1;
wire   [9:0] p_Result_5_3_2_fu_1490_p3;
wire  signed [13:0] p_Result_3_3_2_cas_fu_1474_p1;
wire   [0:0] tmp_21_3_2_fu_1498_p2;
wire   [13:0] ret_V_3_3_2_fu_1504_p2;
wire   [0:0] tmp_112_fu_1478_p3;
wire   [13:0] p_3_2_17_fu_1510_p3;
wire   [16:0] r_V_3_4_fu_1530_p2;
wire   [12:0] tmp_28_fu_1536_p4;
wire   [3:0] tmp_119_fu_1558_p1;
wire   [9:0] p_Result_5_3_4_fu_1562_p3;
wire  signed [13:0] p_Result_3_3_4_cas_fu_1546_p1;
wire   [0:0] tmp_21_3_4_fu_1570_p2;
wire   [13:0] ret_V_3_3_4_fu_1576_p2;
wire   [0:0] tmp_118_fu_1550_p3;
wire   [13:0] p_3_4_fu_1582_p3;
wire   [16:0] r_V_4_fu_1602_p2;
wire   [12:0] tmp_30_fu_1608_p4;
wire   [3:0] tmp_125_fu_1630_p1;
wire   [9:0] p_Result_5_4_fu_1634_p3;
wire  signed [13:0] p_Result_3_4_cast_fu_1618_p1;
wire   [0:0] tmp_21_4_fu_1642_p2;
wire   [13:0] ret_V_3_4_fu_1648_p2;
wire   [0:0] tmp_124_fu_1622_p3;
wire   [13:0] p_4_fu_1654_p3;
wire   [16:0] r_V_4_1_fu_1674_p2;
wire   [12:0] tmp_32_fu_1680_p4;
wire   [3:0] tmp_131_fu_1702_p1;
wire   [9:0] p_Result_5_4_1_fu_1706_p3;
wire  signed [13:0] p_Result_3_4_1_cas_fu_1690_p1;
wire   [0:0] tmp_21_4_1_fu_1714_p2;
wire   [13:0] ret_V_3_4_1_fu_1720_p2;
wire   [0:0] tmp_130_fu_1694_p3;
wire   [13:0] p_4_1_fu_1726_p3;
wire   [16:0] r_V_4_2_fu_1746_p2;
wire   [12:0] tmp_34_fu_1752_p4;
wire   [3:0] tmp_137_fu_1774_p1;
wire   [9:0] p_Result_5_4_2_fu_1778_p3;
wire  signed [13:0] p_Result_3_4_2_cas_fu_1762_p1;
wire   [0:0] tmp_21_4_2_fu_1786_p2;
wire   [13:0] ret_V_3_4_2_fu_1792_p2;
wire   [0:0] tmp_136_fu_1766_p3;
wire   [13:0] p_4_2_fu_1798_p3;
wire   [16:0] r_V_4_3_fu_1818_p2;
wire   [12:0] tmp_36_fu_1824_p4;
wire   [3:0] tmp_143_fu_1846_p1;
wire   [9:0] p_Result_5_4_3_fu_1850_p3;
wire  signed [13:0] p_Result_3_4_3_cas_fu_1834_p1;
wire   [0:0] tmp_21_4_3_fu_1858_p2;
wire   [13:0] ret_V_3_4_3_fu_1864_p2;
wire   [0:0] tmp_142_fu_1838_p3;
wire   [13:0] p_4_3_fu_1870_p3;
wire   [13:0] index_0_1_fu_1890_p2;
wire   [0:0] tmp_8_fu_1900_p3;
wire   [12:0] index_0_1_cast_fu_1895_p2;
wire   [12:0] p_3_0_1_fu_1908_p3;
wire   [2:0] tmp_13_fu_1920_p4;
wire   [0:0] icmp_fu_1930_p2;
wire   [9:0] tmp_11_fu_1916_p1;
wire   [13:0] index_0_2_fu_1944_p2;
wire   [0:0] tmp_21_fu_1954_p3;
wire   [12:0] index_0_2_cast_fu_1949_p2;
wire   [12:0] p_3_0_2_fu_1962_p3;
wire   [2:0] tmp_25_fu_1974_p4;
wire   [0:0] icmp1_fu_1984_p2;
wire   [9:0] tmp_23_fu_1970_p1;
wire   [13:0] index_0_3_fu_1998_p2;
wire   [0:0] tmp_33_fu_2008_p3;
wire   [12:0] index_0_3_cast_fu_2003_p2;
wire   [12:0] p_3_0_3_fu_2016_p3;
wire   [2:0] tmp_37_fu_2028_p4;
wire   [0:0] icmp2_fu_2038_p2;
wire   [9:0] tmp_35_fu_2024_p1;
wire   [13:0] index_0_4_fu_2052_p2;
wire   [0:0] tmp_46_fu_2062_p3;
wire   [12:0] index_0_4_cast_fu_2057_p2;
wire   [12:0] p_3_0_4_fu_2070_p3;
wire   [2:0] tmp_50_fu_2082_p4;
wire   [0:0] icmp3_fu_2092_p2;
wire   [9:0] tmp_48_fu_2078_p1;
wire   [13:0] index_s_fu_2106_p2;
wire   [0:0] tmp_55_fu_2116_p3;
wire   [12:0] index_cast_fu_2111_p2;
wire   [12:0] p_3_1_fu_2124_p3;
wire   [2:0] tmp_57_fu_2136_p4;
wire   [0:0] icmp4_fu_2146_p2;
wire   [9:0] tmp_56_fu_2132_p1;
wire   [13:0] index_121_2_fu_2160_p2;
wire   [0:0] tmp_61_fu_2170_p3;
wire   [12:0] index_121_2_cast_fu_2165_p2;
wire   [12:0] p_3_1_2_fu_2178_p3;
wire   [2:0] tmp_63_fu_2190_p4;
wire   [0:0] icmp5_fu_2200_p2;
wire   [9:0] tmp_62_fu_2186_p1;
wire   [13:0] index_121_3_fu_2214_p2;
wire   [0:0] tmp_67_fu_2224_p3;
wire   [12:0] index_121_3_cast_fu_2219_p2;
wire   [12:0] p_3_1_3_fu_2232_p3;
wire   [2:0] tmp_69_fu_2244_p4;
wire   [0:0] icmp6_fu_2254_p2;
wire   [9:0] tmp_68_fu_2240_p1;
wire   [13:0] index_121_4_fu_2268_p2;
wire   [0:0] tmp_73_fu_2278_p3;
wire   [12:0] index_121_4_cast_fu_2273_p2;
wire   [12:0] p_3_1_4_fu_2286_p3;
wire   [2:0] tmp_75_fu_2298_p4;
wire   [0:0] icmp7_fu_2308_p2;
wire   [9:0] tmp_74_fu_2294_p1;
wire   [13:0] index_2_fu_2322_p2;
wire   [0:0] tmp_79_fu_2332_p3;
wire   [12:0] index_2_cast_fu_2327_p2;
wire   [12:0] p_3_2_fu_2340_p3;
wire   [2:0] tmp_81_fu_2352_p4;
wire   [0:0] icmp8_fu_2362_p2;
wire   [9:0] tmp_80_fu_2348_p1;
wire   [13:0] index_2_1_fu_2376_p2;
wire   [0:0] tmp_85_fu_2386_p3;
wire   [12:0] index_2_1_cast_fu_2381_p2;
wire   [12:0] p_3_2_1_fu_2394_p3;
wire   [2:0] tmp_87_fu_2406_p4;
wire   [0:0] icmp9_fu_2416_p2;
wire   [9:0] tmp_86_fu_2402_p1;
wire   [13:0] index_2_3_fu_2430_p2;
wire   [0:0] tmp_91_fu_2440_p3;
wire   [12:0] index_2_3_cast_fu_2435_p2;
wire   [12:0] p_3_2_3_fu_2448_p3;
wire   [2:0] tmp_93_fu_2460_p4;
wire   [0:0] icmp10_fu_2470_p2;
wire   [9:0] tmp_92_fu_2456_p1;
wire   [13:0] index_2_4_fu_2484_p2;
wire   [0:0] tmp_97_fu_2494_p3;
wire   [12:0] index_2_4_cast_fu_2489_p2;
wire   [12:0] p_3_2_4_fu_2502_p3;
wire   [2:0] tmp_99_fu_2514_p4;
wire   [0:0] icmp11_fu_2524_p2;
wire   [9:0] tmp_98_fu_2510_p1;
wire   [13:0] index_3_fu_2538_p2;
wire   [0:0] tmp_103_fu_2548_p3;
wire   [12:0] index_3_cast_fu_2543_p2;
wire   [12:0] p_3_3_fu_2556_p3;
wire   [2:0] tmp_105_fu_2568_p4;
wire   [0:0] icmp12_fu_2578_p2;
wire   [9:0] tmp_104_fu_2564_p1;
wire   [13:0] index_3_1_fu_2592_p2;
wire   [0:0] tmp_109_fu_2602_p3;
wire   [12:0] index_3_1_cast_fu_2597_p2;
wire   [12:0] p_3_3_1_fu_2610_p3;
wire   [2:0] tmp_111_fu_2622_p4;
wire   [0:0] icmp13_fu_2632_p2;
wire   [9:0] tmp_110_fu_2618_p1;
wire   [13:0] index_3_2_fu_2646_p2;
wire   [0:0] tmp_115_fu_2656_p3;
wire   [12:0] index_3_2_cast_fu_2651_p2;
wire   [12:0] p_3_3_2_fu_2664_p3;
wire   [2:0] tmp_117_fu_2676_p4;
wire   [0:0] icmp14_fu_2686_p2;
wire   [9:0] tmp_116_fu_2672_p1;
wire   [13:0] index_3_4_fu_2700_p2;
wire   [0:0] tmp_121_fu_2710_p3;
wire   [12:0] index_3_4_cast_fu_2705_p2;
wire   [12:0] p_3_3_4_fu_2718_p3;
wire   [2:0] tmp_123_fu_2730_p4;
wire   [0:0] icmp15_fu_2740_p2;
wire   [9:0] tmp_122_fu_2726_p1;
wire   [13:0] index_4_fu_2754_p2;
wire   [0:0] tmp_127_fu_2764_p3;
wire   [12:0] index_4_cast_fu_2759_p2;
wire   [12:0] p_3_4_18_fu_2772_p3;
wire   [2:0] tmp_129_fu_2784_p4;
wire   [0:0] icmp16_fu_2794_p2;
wire   [9:0] tmp_128_fu_2780_p1;
wire   [13:0] index_4_1_fu_2808_p2;
wire   [0:0] tmp_133_fu_2818_p3;
wire   [12:0] index_4_1_cast_fu_2813_p2;
wire   [12:0] p_3_4_1_fu_2826_p3;
wire   [2:0] tmp_135_fu_2838_p4;
wire   [0:0] icmp17_fu_2848_p2;
wire   [9:0] tmp_134_fu_2834_p1;
wire   [13:0] index_4_2_fu_2862_p2;
wire   [0:0] tmp_139_fu_2872_p3;
wire   [12:0] index_4_2_cast_fu_2867_p2;
wire   [12:0] p_3_4_2_fu_2880_p3;
wire   [2:0] tmp_141_fu_2892_p4;
wire   [0:0] icmp18_fu_2902_p2;
wire   [9:0] tmp_140_fu_2888_p1;
wire   [13:0] index_4_3_fu_2916_p2;
wire   [0:0] tmp_145_fu_2926_p3;
wire   [12:0] index_4_3_cast_fu_2921_p2;
wire   [12:0] p_3_4_3_fu_2934_p3;
wire   [2:0] tmp_147_fu_2946_p4;
wire   [0:0] icmp19_fu_2956_p2;
wire   [9:0] tmp_146_fu_2942_p1;
wire   [17:0] tmp4_fu_3110_p2;
wire   [17:0] tmp9_fu_3119_p2;
wire   [17:0] tmp7_fu_3128_p2;
wire   [17:0] tmp12_fu_3137_p2;
wire   [17:0] tmp15_fu_3146_p2;
wire   [17:0] p_Val2_7_0_4_fu_3114_p2;
wire   [11:0] tmp_38_fu_3155_p4;
wire   [5:0] tmp_149_fu_3177_p1;
wire   [9:0] p_Result_2_fu_3181_p3;
wire  signed [12:0] p_Result_cast_fu_3165_p1;
wire   [0:0] tmp_40_fu_3189_p2;
wire   [12:0] ret_V_1_fu_3195_p2;
wire   [0:0] tmp_148_fu_3169_p3;
wire   [12:0] p_1_19_fu_3201_p3;
wire   [12:0] p_4_20_fu_3209_p3;
wire   [17:0] p_Val2_7_1_4_fu_3123_p2;
wire   [11:0] tmp_43_fu_3229_p4;
wire   [5:0] tmp_155_fu_3251_p1;
wire   [9:0] p_Result_2_1_fu_3255_p3;
wire  signed [12:0] p_Result_cast_22_fu_3239_p1;
wire   [0:0] tmp_10_1_fu_3263_p2;
wire   [12:0] ret_V_1_1_fu_3269_p2;
wire   [0:0] tmp_154_fu_3243_p3;
wire   [12:0] p_1_1_fu_3275_p3;
wire   [12:0] p_4_1_23_fu_3283_p3;
wire   [17:0] p_Val2_7_2_4_fu_3132_p2;
wire   [11:0] tmp_45_fu_3303_p4;
wire   [5:0] tmp_161_fu_3325_p1;
wire   [9:0] p_Result_2_2_fu_3329_p3;
wire  signed [12:0] p_Result_5_cast_fu_3313_p1;
wire   [0:0] tmp_10_2_fu_3337_p2;
wire   [12:0] ret_V_1_2_fu_3343_p2;
wire   [0:0] tmp_160_fu_3317_p3;
wire   [12:0] p_1_2_25_fu_3349_p3;
wire   [12:0] p_4_2_26_fu_3357_p3;
wire   [17:0] p_Val2_7_3_4_fu_3141_p2;
wire   [11:0] tmp_47_fu_3377_p4;
wire   [5:0] tmp_167_fu_3399_p1;
wire   [9:0] p_Result_2_3_fu_3403_p3;
wire  signed [12:0] p_Result_3_cast_fu_3387_p1;
wire   [0:0] tmp_10_3_fu_3411_p2;
wire   [12:0] ret_V_1_3_fu_3417_p2;
wire   [0:0] tmp_166_fu_3391_p3;
wire   [12:0] p_1_3_27_fu_3423_p3;
wire   [12:0] p_4_3_28_fu_3431_p3;
wire   [17:0] p_Val2_7_4_4_fu_3150_p2;
wire   [11:0] tmp_49_fu_3451_p4;
wire   [5:0] tmp_173_fu_3473_p1;
wire   [9:0] p_Result_2_4_fu_3477_p3;
wire  signed [12:0] p_Result_4_cast_fu_3461_p1;
wire   [0:0] tmp_10_4_fu_3485_p2;
wire   [12:0] ret_V_1_4_fu_3491_p2;
wire   [0:0] tmp_172_fu_3465_p3;
wire   [12:0] p_1_4_30_fu_3497_p3;
wire   [12:0] p_4_4_fu_3505_p3;
wire   [11:0] p_2_21_fu_3525_p3;
wire   [1:0] tmp_153_fu_3535_p4;
wire   [0:0] icmp20_fu_3545_p2;
wire   [9:0] tmp_152_fu_3531_p1;
wire   [9:0] exp_res_index_1_fu_3551_p3;
wire   [11:0] p_2_1_24_fu_3564_p3;
wire   [1:0] tmp_159_fu_3574_p4;
wire   [0:0] icmp21_fu_3584_p2;
wire   [9:0] tmp_158_fu_3570_p1;
wire   [9:0] exp_res_index_1_1_fu_3590_p3;
wire   [11:0] p_2_2_fu_3603_p3;
wire   [1:0] tmp_165_fu_3613_p4;
wire   [0:0] icmp22_fu_3623_p2;
wire   [9:0] tmp_164_fu_3609_p1;
wire   [9:0] exp_res_index_1_2_fu_3629_p3;
wire   [11:0] p_2_3_29_fu_3642_p3;
wire   [1:0] tmp_171_fu_3652_p4;
wire   [0:0] icmp23_fu_3662_p2;
wire   [9:0] tmp_170_fu_3648_p1;
wire   [9:0] exp_res_index_1_3_fu_3668_p3;
wire   [11:0] p_2_4_31_fu_3681_p3;
wire   [1:0] tmp_177_fu_3691_p4;
wire   [0:0] icmp24_fu_3701_p2;
wire   [9:0] tmp_176_fu_3687_p1;
wire   [9:0] exp_res_index_1_4_fu_3707_p3;
wire   [15:0] res_0_V_write_assig_fu_3720_p1;
wire   [15:0] res_1_V_write_assig_fu_3724_p1;
wire   [15:0] res_2_V_write_assig_fu_3728_p1;
wire   [15:0] res_3_V_write_assig_fu_3732_p1;
wire   [15:0] res_4_V_write_assig_fu_3736_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

softmax_exp_table1 #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table1_address0),
    .ce0(exp_table1_ce0),
    .q0(exp_table1_q0),
    .address1(exp_table1_address1),
    .ce1(exp_table1_ce1),
    .q1(exp_table1_q1),
    .address2(exp_table1_address2),
    .ce2(exp_table1_ce2),
    .q2(exp_table1_q2),
    .address3(exp_table1_address3),
    .ce3(exp_table1_ce3),
    .q3(exp_table1_q3),
    .address4(exp_table1_address4),
    .ce4(exp_table1_ce4),
    .q4(exp_table1_q4),
    .address5(exp_table1_address5),
    .ce5(exp_table1_ce5),
    .q5(exp_table1_q5),
    .address6(exp_table1_address6),
    .ce6(exp_table1_ce6),
    .q6(exp_table1_q6),
    .address7(exp_table1_address7),
    .ce7(exp_table1_ce7),
    .q7(exp_table1_q7),
    .address8(exp_table1_address8),
    .ce8(exp_table1_ce8),
    .q8(exp_table1_q8),
    .address9(exp_table1_address9),
    .ce9(exp_table1_ce9),
    .q9(exp_table1_q9),
    .address10(exp_table1_address10),
    .ce10(exp_table1_ce10),
    .q10(exp_table1_q10),
    .address11(exp_table1_address11),
    .ce11(exp_table1_ce11),
    .q11(exp_table1_q11),
    .address12(exp_table1_address12),
    .ce12(exp_table1_ce12),
    .q12(exp_table1_q12),
    .address13(exp_table1_address13),
    .ce13(exp_table1_ce13),
    .q13(exp_table1_q13),
    .address14(exp_table1_address14),
    .ce14(exp_table1_ce14),
    .q14(exp_table1_q14),
    .address15(exp_table1_address15),
    .ce15(exp_table1_ce15),
    .q15(exp_table1_q15),
    .address16(exp_table1_address16),
    .ce16(exp_table1_ce16),
    .q16(exp_table1_q16),
    .address17(exp_table1_address17),
    .ce17(exp_table1_ce17),
    .q17(exp_table1_q17),
    .address18(exp_table1_address18),
    .ce18(exp_table1_ce18),
    .q18(exp_table1_q18),
    .address19(exp_table1_address19),
    .ce19(exp_table1_ce19),
    .q19(exp_table1_q19)
);

softmax_invert_tafYi #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table2_address0),
    .ce0(invert_table2_ce0),
    .q0(invert_table2_q0),
    .address1(invert_table2_address1),
    .ce1(invert_table2_ce1),
    .q1(invert_table2_q1),
    .address2(invert_table2_address2),
    .ce2(invert_table2_ce2),
    .q2(invert_table2_q2),
    .address3(invert_table2_address3),
    .ce3(invert_table2_ce3),
    .q3(invert_table2_q3),
    .address4(invert_table2_address4),
    .ce4(invert_table2_ce4),
    .q4(invert_table2_q4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_load_12_reg_4215 <= exp_table1_q12;
        exp_table1_load_17_reg_4230 <= exp_table1_q17;
        exp_table1_load_4_reg_4185 <= exp_table1_q4;
        exp_table1_load_8_reg_4200 <= exp_table1_q8;
        exp_table1_load_reg_4170 <= exp_table1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        index_1_0_1_reg_3970 <= index_1_0_1_fu_1936_p3;
        index_1_0_2_reg_3975 <= index_1_0_2_fu_1990_p3;
        index_1_0_3_reg_3980 <= index_1_0_3_fu_2044_p3;
        index_1_0_4_reg_3985 <= index_1_0_4_fu_2098_p3;
        index_1_1_2_reg_3995 <= index_1_1_2_fu_2206_p3;
        index_1_1_3_reg_4000 <= index_1_1_3_fu_2260_p3;
        index_1_1_4_reg_4005 <= index_1_1_4_fu_2314_p3;
        index_1_1_reg_3990 <= index_1_1_fu_2152_p3;
        index_1_2_1_reg_4015 <= index_1_2_1_fu_2422_p3;
        index_1_2_3_reg_4020 <= index_1_2_3_fu_2476_p3;
        index_1_2_4_reg_4025 <= index_1_2_4_fu_2530_p3;
        index_1_2_reg_4010 <= index_1_2_fu_2368_p3;
        index_1_3_1_reg_4035 <= index_1_3_1_fu_2638_p3;
        index_1_3_2_reg_4040 <= index_1_3_2_fu_2692_p3;
        index_1_3_4_reg_4045 <= index_1_3_4_fu_2746_p3;
        index_1_3_reg_4030 <= index_1_3_fu_2584_p3;
        index_1_4_1_reg_4055 <= index_1_4_1_fu_2854_p3;
        index_1_4_2_reg_4060 <= index_1_4_2_fu_2908_p3;
        index_1_4_3_reg_4065 <= index_1_4_3_fu_2962_p3;
        index_1_4_reg_4050 <= index_1_4_fu_2800_p3;
        p_5_0_1_reg_3770 <= p_5_0_1_fu_498_p3;
        p_5_0_2_reg_3780 <= p_5_0_2_fu_574_p3;
        p_5_0_3_reg_3790 <= p_5_0_3_fu_650_p3;
        p_5_0_4_reg_3800 <= p_5_0_4_fu_726_p3;
        p_5_1_2_reg_3820 <= p_5_1_2_fu_870_p3;
        p_5_1_3_reg_3830 <= p_5_1_3_fu_942_p3;
        p_5_1_4_reg_3840 <= p_5_1_4_fu_1014_p3;
        p_5_1_reg_3810 <= p_5_1_fu_798_p3;
        p_5_2_1_reg_3860 <= p_5_2_1_fu_1158_p3;
        p_5_2_3_reg_3870 <= p_5_2_3_fu_1230_p3;
        p_5_2_4_reg_3880 <= p_5_2_4_fu_1302_p3;
        p_5_2_reg_3850 <= p_5_2_fu_1086_p3;
        p_5_3_1_reg_3900 <= p_5_3_1_fu_1446_p3;
        p_5_3_2_reg_3910 <= p_5_3_2_fu_1518_p3;
        p_5_3_4_reg_3920 <= p_5_3_4_fu_1590_p3;
        p_5_3_reg_3890 <= p_5_3_fu_1374_p3;
        p_5_4_1_reg_3940 <= p_5_4_1_fu_1734_p3;
        p_5_4_2_reg_3950 <= p_5_4_2_fu_1806_p3;
        p_5_4_3_reg_3960 <= p_5_4_3_fu_1878_p3;
        p_5_4_reg_3930 <= p_5_4_fu_1662_p3;
        tmp_102_reg_3895 <= tmp_102_fu_1382_p1;
        tmp_108_reg_3905 <= tmp_108_fu_1454_p1;
        tmp_114_reg_3915 <= tmp_114_fu_1526_p1;
        tmp_120_reg_3925 <= tmp_120_fu_1598_p1;
        tmp_126_reg_3935 <= tmp_126_fu_1670_p1;
        tmp_132_reg_3945 <= tmp_132_fu_1742_p1;
        tmp_138_reg_3955 <= tmp_138_fu_1814_p1;
        tmp_144_reg_3965 <= tmp_144_fu_1886_p1;
        tmp_19_reg_3785 <= tmp_19_fu_582_p1;
        tmp_31_reg_3795 <= tmp_31_fu_658_p1;
        tmp_44_reg_3805 <= tmp_44_fu_734_p1;
        tmp_54_reg_3815 <= tmp_54_fu_806_p1;
        tmp_60_reg_3825 <= tmp_60_fu_878_p1;
        tmp_66_reg_3835 <= tmp_66_fu_950_p1;
        tmp_6_reg_3775 <= tmp_6_fu_506_p1;
        tmp_72_reg_3845 <= tmp_72_fu_1022_p1;
        tmp_78_reg_3855 <= tmp_78_fu_1094_p1;
        tmp_84_reg_3865 <= tmp_84_fu_1166_p1;
        tmp_90_reg_3875 <= tmp_90_fu_1238_p1;
        tmp_96_reg_3885 <= tmp_96_fu_1310_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp10_reg_4220 <= tmp10_fu_3086_p2;
        tmp11_reg_4225 <= tmp11_fu_3092_p2;
        tmp13_reg_4235 <= tmp13_fu_3098_p2;
        tmp14_reg_4240 <= tmp14_fu_3104_p2;
        tmp1_reg_4195 <= tmp1_fu_3068_p2;
        tmp2_reg_4205 <= tmp2_fu_3074_p2;
        tmp3_reg_4175 <= tmp3_fu_3050_p2;
        tmp5_reg_4180 <= tmp5_fu_3056_p2;
        tmp6_reg_4210 <= tmp6_fu_3080_p2;
        tmp8_reg_4190 <= tmp8_fu_3062_p2;
        tmp_150_reg_4245 <= tmp_150_fu_3217_p1;
        tmp_151_reg_4250 <= p_4_20_fu_3209_p3[32'd12];
        tmp_156_reg_4255 <= tmp_156_fu_3291_p1;
        tmp_157_reg_4260 <= p_4_1_23_fu_3283_p3[32'd12];
        tmp_162_reg_4265 <= tmp_162_fu_3365_p1;
        tmp_163_reg_4270 <= p_4_2_26_fu_3357_p3[32'd12];
        tmp_168_reg_4275 <= tmp_168_fu_3439_p1;
        tmp_169_reg_4280 <= p_4_3_28_fu_3431_p3[32'd12];
        tmp_174_reg_4285 <= tmp_174_fu_3513_p1;
        tmp_175_reg_4290 <= p_4_4_fu_3505_p3[32'd12];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce0 = 1'b1;
    end else begin
        exp_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce1 = 1'b1;
    end else begin
        exp_table1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce10 = 1'b1;
    end else begin
        exp_table1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce11 = 1'b1;
    end else begin
        exp_table1_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce12 = 1'b1;
    end else begin
        exp_table1_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce13 = 1'b1;
    end else begin
        exp_table1_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce14 = 1'b1;
    end else begin
        exp_table1_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce15 = 1'b1;
    end else begin
        exp_table1_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce16 = 1'b1;
    end else begin
        exp_table1_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce17 = 1'b1;
    end else begin
        exp_table1_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce18 = 1'b1;
    end else begin
        exp_table1_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce19 = 1'b1;
    end else begin
        exp_table1_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce2 = 1'b1;
    end else begin
        exp_table1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce3 = 1'b1;
    end else begin
        exp_table1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce4 = 1'b1;
    end else begin
        exp_table1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce5 = 1'b1;
    end else begin
        exp_table1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce6 = 1'b1;
    end else begin
        exp_table1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce7 = 1'b1;
    end else begin
        exp_table1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce8 = 1'b1;
    end else begin
        exp_table1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce9 = 1'b1;
    end else begin
        exp_table1_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce0 = 1'b1;
    end else begin
        invert_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce1 = 1'b1;
    end else begin
        invert_table2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce2 = 1'b1;
    end else begin
        invert_table2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce3 = 1'b1;
    end else begin
        invert_table2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce4 = 1'b1;
    end else begin
        invert_table2_ce4 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = res_0_V_write_assig_fu_3720_p1;

assign ap_return_1 = res_1_V_write_assig_fu_3724_p1;

assign ap_return_2 = res_2_V_write_assig_fu_3728_p1;

assign ap_return_3 = res_3_V_write_assig_fu_3732_p1;

assign ap_return_4 = res_4_V_write_assig_fu_3736_p1;

assign exp_res_index_1_1_fu_3590_p3 = ((icmp21_fu_3584_p2[0:0] === 1'b1) ? 10'd1023 : tmp_158_fu_3570_p1);

assign exp_res_index_1_2_fu_3629_p3 = ((icmp22_fu_3623_p2[0:0] === 1'b1) ? 10'd1023 : tmp_164_fu_3609_p1);

assign exp_res_index_1_3_fu_3668_p3 = ((icmp23_fu_3662_p2[0:0] === 1'b1) ? 10'd1023 : tmp_170_fu_3648_p1);

assign exp_res_index_1_4_fu_3707_p3 = ((icmp24_fu_3701_p2[0:0] === 1'b1) ? 10'd1023 : tmp_176_fu_3687_p1);

assign exp_res_index_1_fu_3551_p3 = ((icmp20_fu_3545_p2[0:0] === 1'b1) ? 10'd1023 : tmp_152_fu_3531_p1);

assign exp_table1_address0 = tmp_24_0_1_fu_2970_p1;

assign exp_table1_address1 = tmp_24_0_2_fu_2974_p1;

assign exp_table1_address10 = tmp_24_2_3_fu_3010_p1;

assign exp_table1_address11 = tmp_24_2_4_fu_3014_p1;

assign exp_table1_address12 = tmp_24_3_fu_3018_p1;

assign exp_table1_address13 = tmp_24_3_1_fu_3022_p1;

assign exp_table1_address14 = tmp_24_3_2_fu_3026_p1;

assign exp_table1_address15 = tmp_24_3_4_fu_3030_p1;

assign exp_table1_address16 = tmp_24_4_fu_3034_p1;

assign exp_table1_address17 = tmp_24_4_1_fu_3038_p1;

assign exp_table1_address18 = tmp_24_4_2_fu_3042_p1;

assign exp_table1_address19 = tmp_24_4_3_fu_3046_p1;

assign exp_table1_address2 = tmp_24_0_3_fu_2978_p1;

assign exp_table1_address3 = tmp_24_0_4_fu_2982_p1;

assign exp_table1_address4 = tmp_24_1_fu_2986_p1;

assign exp_table1_address5 = tmp_24_1_2_fu_2990_p1;

assign exp_table1_address6 = tmp_24_1_3_fu_2994_p1;

assign exp_table1_address7 = tmp_24_1_4_fu_2998_p1;

assign exp_table1_address8 = tmp_24_2_fu_3002_p1;

assign exp_table1_address9 = tmp_24_2_1_fu_3006_p1;

assign icmp10_fu_2470_p2 = ((tmp_93_fu_2460_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp11_fu_2524_p2 = ((tmp_99_fu_2514_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp12_fu_2578_p2 = ((tmp_105_fu_2568_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp13_fu_2632_p2 = ((tmp_111_fu_2622_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp14_fu_2686_p2 = ((tmp_117_fu_2676_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp15_fu_2740_p2 = ((tmp_123_fu_2730_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp16_fu_2794_p2 = ((tmp_129_fu_2784_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp17_fu_2848_p2 = ((tmp_135_fu_2838_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp18_fu_2902_p2 = ((tmp_141_fu_2892_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp19_fu_2956_p2 = ((tmp_147_fu_2946_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_1984_p2 = ((tmp_25_fu_1974_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp20_fu_3545_p2 = ((tmp_153_fu_3535_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp21_fu_3584_p2 = ((tmp_159_fu_3574_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp22_fu_3623_p2 = ((tmp_165_fu_3613_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp23_fu_3662_p2 = ((tmp_171_fu_3652_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp24_fu_3701_p2 = ((tmp_177_fu_3691_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_2038_p2 = ((tmp_37_fu_2028_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_2092_p2 = ((tmp_50_fu_2082_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_2146_p2 = ((tmp_57_fu_2136_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_2200_p2 = ((tmp_63_fu_2190_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_2254_p2 = ((tmp_69_fu_2244_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_2308_p2 = ((tmp_75_fu_2298_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_2362_p2 = ((tmp_81_fu_2352_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_2416_p2 = ((tmp_87_fu_2406_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1930_p2 = ((tmp_13_fu_1920_p4 != 3'd0) ? 1'b1 : 1'b0);

assign index_0_1_cast_fu_1895_p2 = (13'd512 + tmp_6_reg_3775);

assign index_0_1_fu_1890_p2 = (14'd512 + p_5_0_1_reg_3770);

assign index_0_2_cast_fu_1949_p2 = (13'd512 + tmp_19_reg_3785);

assign index_0_2_fu_1944_p2 = (14'd512 + p_5_0_2_reg_3780);

assign index_0_3_cast_fu_2003_p2 = (13'd512 + tmp_31_reg_3795);

assign index_0_3_fu_1998_p2 = (14'd512 + p_5_0_3_reg_3790);

assign index_0_4_cast_fu_2057_p2 = (13'd512 + tmp_44_reg_3805);

assign index_0_4_fu_2052_p2 = (14'd512 + p_5_0_4_reg_3800);

assign index_121_2_cast_fu_2165_p2 = (13'd512 + tmp_60_reg_3825);

assign index_121_2_fu_2160_p2 = (14'd512 + p_5_1_2_reg_3820);

assign index_121_3_cast_fu_2219_p2 = (13'd512 + tmp_66_reg_3835);

assign index_121_3_fu_2214_p2 = (14'd512 + p_5_1_3_reg_3830);

assign index_121_4_cast_fu_2273_p2 = (13'd512 + tmp_72_reg_3845);

assign index_121_4_fu_2268_p2 = (14'd512 + p_5_1_4_reg_3840);

assign index_1_0_1_fu_1936_p3 = ((icmp_fu_1930_p2[0:0] === 1'b1) ? 10'd1023 : tmp_11_fu_1916_p1);

assign index_1_0_2_fu_1990_p3 = ((icmp1_fu_1984_p2[0:0] === 1'b1) ? 10'd1023 : tmp_23_fu_1970_p1);

assign index_1_0_3_fu_2044_p3 = ((icmp2_fu_2038_p2[0:0] === 1'b1) ? 10'd1023 : tmp_35_fu_2024_p1);

assign index_1_0_4_fu_2098_p3 = ((icmp3_fu_2092_p2[0:0] === 1'b1) ? 10'd1023 : tmp_48_fu_2078_p1);

assign index_1_1_2_fu_2206_p3 = ((icmp5_fu_2200_p2[0:0] === 1'b1) ? 10'd1023 : tmp_62_fu_2186_p1);

assign index_1_1_3_fu_2260_p3 = ((icmp6_fu_2254_p2[0:0] === 1'b1) ? 10'd1023 : tmp_68_fu_2240_p1);

assign index_1_1_4_fu_2314_p3 = ((icmp7_fu_2308_p2[0:0] === 1'b1) ? 10'd1023 : tmp_74_fu_2294_p1);

assign index_1_1_fu_2152_p3 = ((icmp4_fu_2146_p2[0:0] === 1'b1) ? 10'd1023 : tmp_56_fu_2132_p1);

assign index_1_2_1_fu_2422_p3 = ((icmp9_fu_2416_p2[0:0] === 1'b1) ? 10'd1023 : tmp_86_fu_2402_p1);

assign index_1_2_3_fu_2476_p3 = ((icmp10_fu_2470_p2[0:0] === 1'b1) ? 10'd1023 : tmp_92_fu_2456_p1);

assign index_1_2_4_fu_2530_p3 = ((icmp11_fu_2524_p2[0:0] === 1'b1) ? 10'd1023 : tmp_98_fu_2510_p1);

assign index_1_2_fu_2368_p3 = ((icmp8_fu_2362_p2[0:0] === 1'b1) ? 10'd1023 : tmp_80_fu_2348_p1);

assign index_1_3_1_fu_2638_p3 = ((icmp13_fu_2632_p2[0:0] === 1'b1) ? 10'd1023 : tmp_110_fu_2618_p1);

assign index_1_3_2_fu_2692_p3 = ((icmp14_fu_2686_p2[0:0] === 1'b1) ? 10'd1023 : tmp_116_fu_2672_p1);

assign index_1_3_4_fu_2746_p3 = ((icmp15_fu_2740_p2[0:0] === 1'b1) ? 10'd1023 : tmp_122_fu_2726_p1);

assign index_1_3_fu_2584_p3 = ((icmp12_fu_2578_p2[0:0] === 1'b1) ? 10'd1023 : tmp_104_fu_2564_p1);

assign index_1_4_1_fu_2854_p3 = ((icmp17_fu_2848_p2[0:0] === 1'b1) ? 10'd1023 : tmp_134_fu_2834_p1);

assign index_1_4_2_fu_2908_p3 = ((icmp18_fu_2902_p2[0:0] === 1'b1) ? 10'd1023 : tmp_140_fu_2888_p1);

assign index_1_4_3_fu_2962_p3 = ((icmp19_fu_2956_p2[0:0] === 1'b1) ? 10'd1023 : tmp_146_fu_2942_p1);

assign index_1_4_fu_2800_p3 = ((icmp16_fu_2794_p2[0:0] === 1'b1) ? 10'd1023 : tmp_128_fu_2780_p1);

assign index_2_1_cast_fu_2381_p2 = (13'd512 + tmp_84_reg_3865);

assign index_2_1_fu_2376_p2 = (14'd512 + p_5_2_1_reg_3860);

assign index_2_3_cast_fu_2435_p2 = (13'd512 + tmp_90_reg_3875);

assign index_2_3_fu_2430_p2 = (14'd512 + p_5_2_3_reg_3870);

assign index_2_4_cast_fu_2489_p2 = (13'd512 + tmp_96_reg_3885);

assign index_2_4_fu_2484_p2 = (14'd512 + p_5_2_4_reg_3880);

assign index_2_cast_fu_2327_p2 = (13'd512 + tmp_78_reg_3855);

assign index_2_fu_2322_p2 = (14'd512 + p_5_2_reg_3850);

assign index_3_1_cast_fu_2597_p2 = (13'd512 + tmp_108_reg_3905);

assign index_3_1_fu_2592_p2 = (14'd512 + p_5_3_1_reg_3900);

assign index_3_2_cast_fu_2651_p2 = (13'd512 + tmp_114_reg_3915);

assign index_3_2_fu_2646_p2 = (14'd512 + p_5_3_2_reg_3910);

assign index_3_4_cast_fu_2705_p2 = (13'd512 + tmp_120_reg_3925);

assign index_3_4_fu_2700_p2 = (14'd512 + p_5_3_4_reg_3920);

assign index_3_cast_fu_2543_p2 = (13'd512 + tmp_102_reg_3895);

assign index_3_fu_2538_p2 = (14'd512 + p_5_3_reg_3890);

assign index_4_1_cast_fu_2813_p2 = (13'd512 + tmp_132_reg_3945);

assign index_4_1_fu_2808_p2 = (14'd512 + p_5_4_1_reg_3940);

assign index_4_2_cast_fu_2867_p2 = (13'd512 + tmp_138_reg_3955);

assign index_4_2_fu_2862_p2 = (14'd512 + p_5_4_2_reg_3950);

assign index_4_3_cast_fu_2921_p2 = (13'd512 + tmp_144_reg_3965);

assign index_4_3_fu_2916_p2 = (14'd512 + p_5_4_3_reg_3960);

assign index_4_cast_fu_2759_p2 = (13'd512 + tmp_126_reg_3935);

assign index_4_fu_2754_p2 = (14'd512 + p_5_4_reg_3930);

assign index_cast_fu_2111_p2 = (13'd512 + tmp_54_reg_3815);

assign index_s_fu_2106_p2 = (14'd512 + p_5_1_reg_3810);

assign invert_table2_address0 = tmp_42_fu_3559_p1;

assign invert_table2_address1 = tmp_19_1_fu_3598_p1;

assign invert_table2_address2 = tmp_19_2_fu_3637_p1;

assign invert_table2_address3 = tmp_19_3_fu_3676_p1;

assign invert_table2_address4 = tmp_19_4_fu_3715_p1;

assign p_0_1_fu_490_p3 = ((tmp_21_0_1_fu_478_p2[0:0] === 1'b1) ? p_Result_3_0_1_cas_fu_454_p1 : ret_V_3_0_1_fu_484_p2);

assign p_0_2_fu_566_p3 = ((tmp_21_0_2_fu_554_p2[0:0] === 1'b1) ? p_Result_3_0_2_cas_fu_530_p1 : ret_V_3_0_2_fu_560_p2);

assign p_0_3_fu_642_p3 = ((tmp_21_0_3_fu_630_p2[0:0] === 1'b1) ? p_Result_3_0_3_cas_fu_606_p1 : ret_V_3_0_3_fu_636_p2);

assign p_0_4_fu_718_p3 = ((tmp_21_0_4_fu_706_p2[0:0] === 1'b1) ? p_Result_3_0_4_cas_fu_682_p1 : ret_V_3_0_4_fu_712_p2);

assign p_1_19_fu_3201_p3 = ((tmp_40_fu_3189_p2[0:0] === 1'b1) ? p_Result_cast_fu_3165_p1 : ret_V_1_fu_3195_p2);

assign p_1_1_fu_3275_p3 = ((tmp_10_1_fu_3263_p2[0:0] === 1'b1) ? p_Result_cast_22_fu_3239_p1 : ret_V_1_1_fu_3269_p2);

assign p_1_2_25_fu_3349_p3 = ((tmp_10_2_fu_3337_p2[0:0] === 1'b1) ? p_Result_5_cast_fu_3313_p1 : ret_V_1_2_fu_3343_p2);

assign p_1_2_fu_862_p3 = ((tmp_21_1_2_fu_850_p2[0:0] === 1'b1) ? p_Result_3_1_2_cas_fu_826_p1 : ret_V_3_1_2_fu_856_p2);

assign p_1_3_27_fu_3423_p3 = ((tmp_10_3_fu_3411_p2[0:0] === 1'b1) ? p_Result_3_cast_fu_3387_p1 : ret_V_1_3_fu_3417_p2);

assign p_1_3_fu_934_p3 = ((tmp_21_1_3_fu_922_p2[0:0] === 1'b1) ? p_Result_3_1_3_cas_fu_898_p1 : ret_V_3_1_3_fu_928_p2);

assign p_1_4_30_fu_3497_p3 = ((tmp_10_4_fu_3485_p2[0:0] === 1'b1) ? p_Result_4_cast_fu_3461_p1 : ret_V_1_4_fu_3491_p2);

assign p_1_4_fu_1006_p3 = ((tmp_21_1_4_fu_994_p2[0:0] === 1'b1) ? p_Result_3_1_4_cas_fu_970_p1 : ret_V_3_1_4_fu_1000_p2);

assign p_1_fu_790_p3 = ((tmp_21_1_fu_778_p2[0:0] === 1'b1) ? p_Result_3_1_cast_fu_754_p1 : ret_V_3_1_fu_784_p2);

assign p_2_1_24_fu_3564_p3 = ((tmp_157_reg_4260[0:0] === 1'b1) ? 12'd0 : tmp_156_reg_4255);

assign p_2_1_fu_1150_p3 = ((tmp_21_2_1_fu_1138_p2[0:0] === 1'b1) ? p_Result_3_2_1_cas_fu_1114_p1 : ret_V_3_2_1_fu_1144_p2);

assign p_2_21_fu_3525_p3 = ((tmp_151_reg_4250[0:0] === 1'b1) ? 12'd0 : tmp_150_reg_4245);

assign p_2_2_fu_3603_p3 = ((tmp_163_reg_4270[0:0] === 1'b1) ? 12'd0 : tmp_162_reg_4265);

assign p_2_3_29_fu_3642_p3 = ((tmp_169_reg_4280[0:0] === 1'b1) ? 12'd0 : tmp_168_reg_4275);

assign p_2_3_fu_1222_p3 = ((tmp_21_2_3_fu_1210_p2[0:0] === 1'b1) ? p_Result_3_2_3_cas_fu_1186_p1 : ret_V_3_2_3_fu_1216_p2);

assign p_2_4_31_fu_3681_p3 = ((tmp_175_reg_4290[0:0] === 1'b1) ? 12'd0 : tmp_174_reg_4285);

assign p_2_4_fu_1294_p3 = ((tmp_21_2_4_fu_1282_p2[0:0] === 1'b1) ? p_Result_3_2_4_cas_fu_1258_p1 : ret_V_3_2_4_fu_1288_p2);

assign p_2_fu_1078_p3 = ((tmp_21_2_fu_1066_p2[0:0] === 1'b1) ? p_Result_3_2_cast_fu_1042_p1 : ret_V_3_2_fu_1072_p2);

assign p_3_0_1_fu_1908_p3 = ((tmp_8_fu_1900_p3[0:0] === 1'b1) ? 13'd0 : index_0_1_cast_fu_1895_p2);

assign p_3_0_2_fu_1962_p3 = ((tmp_21_fu_1954_p3[0:0] === 1'b1) ? 13'd0 : index_0_2_cast_fu_1949_p2);

assign p_3_0_3_fu_2016_p3 = ((tmp_33_fu_2008_p3[0:0] === 1'b1) ? 13'd0 : index_0_3_cast_fu_2003_p2);

assign p_3_0_4_fu_2070_p3 = ((tmp_46_fu_2062_p3[0:0] === 1'b1) ? 13'd0 : index_0_4_cast_fu_2057_p2);

assign p_3_1_16_fu_1438_p3 = ((tmp_21_3_1_fu_1426_p2[0:0] === 1'b1) ? p_Result_3_3_1_cas_fu_1402_p1 : ret_V_3_3_1_fu_1432_p2);

assign p_3_1_2_fu_2178_p3 = ((tmp_61_fu_2170_p3[0:0] === 1'b1) ? 13'd0 : index_121_2_cast_fu_2165_p2);

assign p_3_1_3_fu_2232_p3 = ((tmp_67_fu_2224_p3[0:0] === 1'b1) ? 13'd0 : index_121_3_cast_fu_2219_p2);

assign p_3_1_4_fu_2286_p3 = ((tmp_73_fu_2278_p3[0:0] === 1'b1) ? 13'd0 : index_121_4_cast_fu_2273_p2);

assign p_3_1_fu_2124_p3 = ((tmp_55_fu_2116_p3[0:0] === 1'b1) ? 13'd0 : index_cast_fu_2111_p2);

assign p_3_2_17_fu_1510_p3 = ((tmp_21_3_2_fu_1498_p2[0:0] === 1'b1) ? p_Result_3_3_2_cas_fu_1474_p1 : ret_V_3_3_2_fu_1504_p2);

assign p_3_2_1_fu_2394_p3 = ((tmp_85_fu_2386_p3[0:0] === 1'b1) ? 13'd0 : index_2_1_cast_fu_2381_p2);

assign p_3_2_3_fu_2448_p3 = ((tmp_91_fu_2440_p3[0:0] === 1'b1) ? 13'd0 : index_2_3_cast_fu_2435_p2);

assign p_3_2_4_fu_2502_p3 = ((tmp_97_fu_2494_p3[0:0] === 1'b1) ? 13'd0 : index_2_4_cast_fu_2489_p2);

assign p_3_2_fu_2340_p3 = ((tmp_79_fu_2332_p3[0:0] === 1'b1) ? 13'd0 : index_2_cast_fu_2327_p2);

assign p_3_3_1_fu_2610_p3 = ((tmp_109_fu_2602_p3[0:0] === 1'b1) ? 13'd0 : index_3_1_cast_fu_2597_p2);

assign p_3_3_2_fu_2664_p3 = ((tmp_115_fu_2656_p3[0:0] === 1'b1) ? 13'd0 : index_3_2_cast_fu_2651_p2);

assign p_3_3_4_fu_2718_p3 = ((tmp_121_fu_2710_p3[0:0] === 1'b1) ? 13'd0 : index_3_4_cast_fu_2705_p2);

assign p_3_3_fu_2556_p3 = ((tmp_103_fu_2548_p3[0:0] === 1'b1) ? 13'd0 : index_3_cast_fu_2543_p2);

assign p_3_4_18_fu_2772_p3 = ((tmp_127_fu_2764_p3[0:0] === 1'b1) ? 13'd0 : index_4_cast_fu_2759_p2);

assign p_3_4_1_fu_2826_p3 = ((tmp_133_fu_2818_p3[0:0] === 1'b1) ? 13'd0 : index_4_1_cast_fu_2813_p2);

assign p_3_4_2_fu_2880_p3 = ((tmp_139_fu_2872_p3[0:0] === 1'b1) ? 13'd0 : index_4_2_cast_fu_2867_p2);

assign p_3_4_3_fu_2934_p3 = ((tmp_145_fu_2926_p3[0:0] === 1'b1) ? 13'd0 : index_4_3_cast_fu_2921_p2);

assign p_3_4_fu_1582_p3 = ((tmp_21_3_4_fu_1570_p2[0:0] === 1'b1) ? p_Result_3_3_4_cas_fu_1546_p1 : ret_V_3_3_4_fu_1576_p2);

assign p_3_fu_1366_p3 = ((tmp_21_3_fu_1354_p2[0:0] === 1'b1) ? p_Result_3_3_cast_fu_1330_p1 : ret_V_3_3_fu_1360_p2);

assign p_4_1_23_fu_3283_p3 = ((tmp_154_fu_3243_p3[0:0] === 1'b1) ? p_1_1_fu_3275_p3 : p_Result_cast_22_fu_3239_p1);

assign p_4_1_fu_1726_p3 = ((tmp_21_4_1_fu_1714_p2[0:0] === 1'b1) ? p_Result_3_4_1_cas_fu_1690_p1 : ret_V_3_4_1_fu_1720_p2);

assign p_4_20_fu_3209_p3 = ((tmp_148_fu_3169_p3[0:0] === 1'b1) ? p_1_19_fu_3201_p3 : p_Result_cast_fu_3165_p1);

assign p_4_2_26_fu_3357_p3 = ((tmp_160_fu_3317_p3[0:0] === 1'b1) ? p_1_2_25_fu_3349_p3 : p_Result_5_cast_fu_3313_p1);

assign p_4_2_fu_1798_p3 = ((tmp_21_4_2_fu_1786_p2[0:0] === 1'b1) ? p_Result_3_4_2_cas_fu_1762_p1 : ret_V_3_4_2_fu_1792_p2);

assign p_4_3_28_fu_3431_p3 = ((tmp_166_fu_3391_p3[0:0] === 1'b1) ? p_1_3_27_fu_3423_p3 : p_Result_3_cast_fu_3387_p1);

assign p_4_3_fu_1870_p3 = ((tmp_21_4_3_fu_1858_p2[0:0] === 1'b1) ? p_Result_3_4_3_cas_fu_1834_p1 : ret_V_3_4_3_fu_1864_p2);

assign p_4_4_fu_3505_p3 = ((tmp_172_fu_3465_p3[0:0] === 1'b1) ? p_1_4_30_fu_3497_p3 : p_Result_4_cast_fu_3461_p1);

assign p_4_fu_1654_p3 = ((tmp_21_4_fu_1642_p2[0:0] === 1'b1) ? p_Result_3_4_cast_fu_1618_p1 : ret_V_3_4_fu_1648_p2);

assign p_5_0_1_fu_498_p3 = ((tmp_2_fu_458_p3[0:0] === 1'b1) ? p_0_1_fu_490_p3 : p_Result_3_0_1_cas_fu_454_p1);

assign p_5_0_2_fu_574_p3 = ((tmp_15_fu_534_p3[0:0] === 1'b1) ? p_0_2_fu_566_p3 : p_Result_3_0_2_cas_fu_530_p1);

assign p_5_0_3_fu_650_p3 = ((tmp_27_fu_610_p3[0:0] === 1'b1) ? p_0_3_fu_642_p3 : p_Result_3_0_3_cas_fu_606_p1);

assign p_5_0_4_fu_726_p3 = ((tmp_39_fu_686_p3[0:0] === 1'b1) ? p_0_4_fu_718_p3 : p_Result_3_0_4_cas_fu_682_p1);

assign p_5_1_2_fu_870_p3 = ((tmp_58_fu_830_p3[0:0] === 1'b1) ? p_1_2_fu_862_p3 : p_Result_3_1_2_cas_fu_826_p1);

assign p_5_1_3_fu_942_p3 = ((tmp_64_fu_902_p3[0:0] === 1'b1) ? p_1_3_fu_934_p3 : p_Result_3_1_3_cas_fu_898_p1);

assign p_5_1_4_fu_1014_p3 = ((tmp_70_fu_974_p3[0:0] === 1'b1) ? p_1_4_fu_1006_p3 : p_Result_3_1_4_cas_fu_970_p1);

assign p_5_1_fu_798_p3 = ((tmp_51_fu_758_p3[0:0] === 1'b1) ? p_1_fu_790_p3 : p_Result_3_1_cast_fu_754_p1);

assign p_5_2_1_fu_1158_p3 = ((tmp_82_fu_1118_p3[0:0] === 1'b1) ? p_2_1_fu_1150_p3 : p_Result_3_2_1_cas_fu_1114_p1);

assign p_5_2_3_fu_1230_p3 = ((tmp_88_fu_1190_p3[0:0] === 1'b1) ? p_2_3_fu_1222_p3 : p_Result_3_2_3_cas_fu_1186_p1);

assign p_5_2_4_fu_1302_p3 = ((tmp_94_fu_1262_p3[0:0] === 1'b1) ? p_2_4_fu_1294_p3 : p_Result_3_2_4_cas_fu_1258_p1);

assign p_5_2_fu_1086_p3 = ((tmp_76_fu_1046_p3[0:0] === 1'b1) ? p_2_fu_1078_p3 : p_Result_3_2_cast_fu_1042_p1);

assign p_5_3_1_fu_1446_p3 = ((tmp_106_fu_1406_p3[0:0] === 1'b1) ? p_3_1_16_fu_1438_p3 : p_Result_3_3_1_cas_fu_1402_p1);

assign p_5_3_2_fu_1518_p3 = ((tmp_112_fu_1478_p3[0:0] === 1'b1) ? p_3_2_17_fu_1510_p3 : p_Result_3_3_2_cas_fu_1474_p1);

assign p_5_3_4_fu_1590_p3 = ((tmp_118_fu_1550_p3[0:0] === 1'b1) ? p_3_4_fu_1582_p3 : p_Result_3_3_4_cas_fu_1546_p1);

assign p_5_3_fu_1374_p3 = ((tmp_100_fu_1334_p3[0:0] === 1'b1) ? p_3_fu_1366_p3 : p_Result_3_3_cast_fu_1330_p1);

assign p_5_4_1_fu_1734_p3 = ((tmp_130_fu_1694_p3[0:0] === 1'b1) ? p_4_1_fu_1726_p3 : p_Result_3_4_1_cas_fu_1690_p1);

assign p_5_4_2_fu_1806_p3 = ((tmp_136_fu_1766_p3[0:0] === 1'b1) ? p_4_2_fu_1798_p3 : p_Result_3_4_2_cas_fu_1762_p1);

assign p_5_4_3_fu_1878_p3 = ((tmp_142_fu_1838_p3[0:0] === 1'b1) ? p_4_3_fu_1870_p3 : p_Result_3_4_3_cas_fu_1834_p1);

assign p_5_4_fu_1662_p3 = ((tmp_124_fu_1622_p3[0:0] === 1'b1) ? p_4_fu_1654_p3 : p_Result_3_4_cast_fu_1618_p1);

assign p_Result_2_1_fu_3255_p3 = {{tmp_155_fu_3251_p1}, {4'd0}};

assign p_Result_2_2_fu_3329_p3 = {{tmp_161_fu_3325_p1}, {4'd0}};

assign p_Result_2_3_fu_3403_p3 = {{tmp_167_fu_3399_p1}, {4'd0}};

assign p_Result_2_4_fu_3477_p3 = {{tmp_173_fu_3473_p1}, {4'd0}};

assign p_Result_2_fu_3181_p3 = {{tmp_149_fu_3177_p1}, {4'd0}};

assign p_Result_3_0_1_cas_fu_454_p1 = $signed(tmp_1_fu_444_p4);

assign p_Result_3_0_2_cas_fu_530_p1 = $signed(tmp_3_fu_520_p4);

assign p_Result_3_0_3_cas_fu_606_p1 = $signed(tmp_5_fu_596_p4);

assign p_Result_3_0_4_cas_fu_682_p1 = $signed(tmp_7_fu_672_p4);

assign p_Result_3_1_2_cas_fu_826_p1 = $signed(tmp_s_fu_816_p4);

assign p_Result_3_1_3_cas_fu_898_p1 = $signed(tmp_10_fu_888_p4);

assign p_Result_3_1_4_cas_fu_970_p1 = $signed(tmp_12_fu_960_p4);

assign p_Result_3_1_cast_fu_754_p1 = $signed(tmp_9_fu_744_p4);

assign p_Result_3_2_1_cas_fu_1114_p1 = $signed(tmp_16_fu_1104_p4);

assign p_Result_3_2_3_cas_fu_1186_p1 = $signed(tmp_18_fu_1176_p4);

assign p_Result_3_2_4_cas_fu_1258_p1 = $signed(tmp_20_fu_1248_p4);

assign p_Result_3_2_cast_fu_1042_p1 = $signed(tmp_14_fu_1032_p4);

assign p_Result_3_3_1_cas_fu_1402_p1 = $signed(tmp_24_fu_1392_p4);

assign p_Result_3_3_2_cas_fu_1474_p1 = $signed(tmp_26_fu_1464_p4);

assign p_Result_3_3_4_cas_fu_1546_p1 = $signed(tmp_28_fu_1536_p4);

assign p_Result_3_3_cast_fu_1330_p1 = $signed(tmp_22_fu_1320_p4);

assign p_Result_3_4_1_cas_fu_1690_p1 = $signed(tmp_32_fu_1680_p4);

assign p_Result_3_4_2_cas_fu_1762_p1 = $signed(tmp_34_fu_1752_p4);

assign p_Result_3_4_3_cas_fu_1834_p1 = $signed(tmp_36_fu_1824_p4);

assign p_Result_3_4_cast_fu_1618_p1 = $signed(tmp_30_fu_1608_p4);

assign p_Result_3_cast_fu_3387_p1 = $signed(tmp_47_fu_3377_p4);

assign p_Result_4_cast_fu_3461_p1 = $signed(tmp_49_fu_3451_p4);

assign p_Result_5_0_1_fu_470_p3 = {{tmp_4_fu_466_p1}, {6'd0}};

assign p_Result_5_0_2_fu_546_p3 = {{tmp_17_fu_542_p1}, {6'd0}};

assign p_Result_5_0_3_fu_622_p3 = {{tmp_29_fu_618_p1}, {6'd0}};

assign p_Result_5_0_4_fu_698_p3 = {{tmp_41_fu_694_p1}, {6'd0}};

assign p_Result_5_1_2_fu_842_p3 = {{tmp_59_fu_838_p1}, {6'd0}};

assign p_Result_5_1_3_fu_914_p3 = {{tmp_65_fu_910_p1}, {6'd0}};

assign p_Result_5_1_4_fu_986_p3 = {{tmp_71_fu_982_p1}, {6'd0}};

assign p_Result_5_1_fu_770_p3 = {{tmp_52_fu_766_p1}, {6'd0}};

assign p_Result_5_2_1_fu_1130_p3 = {{tmp_83_fu_1126_p1}, {6'd0}};

assign p_Result_5_2_3_fu_1202_p3 = {{tmp_89_fu_1198_p1}, {6'd0}};

assign p_Result_5_2_4_fu_1274_p3 = {{tmp_95_fu_1270_p1}, {6'd0}};

assign p_Result_5_2_fu_1058_p3 = {{tmp_77_fu_1054_p1}, {6'd0}};

assign p_Result_5_3_1_fu_1418_p3 = {{tmp_107_fu_1414_p1}, {6'd0}};

assign p_Result_5_3_2_fu_1490_p3 = {{tmp_113_fu_1486_p1}, {6'd0}};

assign p_Result_5_3_4_fu_1562_p3 = {{tmp_119_fu_1558_p1}, {6'd0}};

assign p_Result_5_3_fu_1346_p3 = {{tmp_101_fu_1342_p1}, {6'd0}};

assign p_Result_5_4_1_fu_1706_p3 = {{tmp_131_fu_1702_p1}, {6'd0}};

assign p_Result_5_4_2_fu_1778_p3 = {{tmp_137_fu_1774_p1}, {6'd0}};

assign p_Result_5_4_3_fu_1850_p3 = {{tmp_143_fu_1846_p1}, {6'd0}};

assign p_Result_5_4_fu_1634_p3 = {{tmp_125_fu_1630_p1}, {6'd0}};

assign p_Result_5_cast_fu_3313_p1 = $signed(tmp_45_fu_3303_p4);

assign p_Result_cast_22_fu_3239_p1 = $signed(tmp_43_fu_3229_p4);

assign p_Result_cast_fu_3165_p1 = $signed(tmp_38_fu_3155_p4);

assign p_Val2_7_0_4_fu_3114_p2 = (tmp3_reg_4175 + tmp4_fu_3110_p2);

assign p_Val2_7_1_4_fu_3123_p2 = (tmp8_reg_4190 + tmp9_fu_3119_p2);

assign p_Val2_7_2_4_fu_3132_p2 = (tmp2_reg_4205 + tmp7_fu_3128_p2);

assign p_Val2_7_3_4_fu_3141_p2 = (tmp10_reg_4220 + tmp12_fu_3137_p2);

assign p_Val2_7_4_4_fu_3150_p2 = (tmp13_reg_4235 + tmp15_fu_3146_p2);

assign r_V_0_1_fu_438_p2 = ($signed(tmp_12_0_1_fu_430_p1) - $signed(tmp_13_0_1_fu_434_p1));

assign r_V_0_2_fu_514_p2 = ($signed(tmp_12_0_2_fu_510_p1) - $signed(tmp_13_0_1_fu_434_p1));

assign r_V_0_3_fu_590_p2 = ($signed(tmp_12_0_3_fu_586_p1) - $signed(tmp_13_0_1_fu_434_p1));

assign r_V_0_4_fu_666_p2 = ($signed(tmp_12_0_4_fu_662_p1) - $signed(tmp_13_0_1_fu_434_p1));

assign r_V_1_2_fu_810_p2 = ($signed(tmp_12_0_2_fu_510_p1) - $signed(tmp_12_0_1_fu_430_p1));

assign r_V_1_3_fu_882_p2 = ($signed(tmp_12_0_3_fu_586_p1) - $signed(tmp_12_0_1_fu_430_p1));

assign r_V_1_4_fu_954_p2 = ($signed(tmp_12_0_4_fu_662_p1) - $signed(tmp_12_0_1_fu_430_p1));

assign r_V_1_fu_738_p2 = ($signed(tmp_13_0_1_fu_434_p1) - $signed(tmp_12_0_1_fu_430_p1));

assign r_V_2_1_fu_1098_p2 = ($signed(tmp_12_0_1_fu_430_p1) - $signed(tmp_12_0_2_fu_510_p1));

assign r_V_2_3_fu_1170_p2 = ($signed(tmp_12_0_3_fu_586_p1) - $signed(tmp_12_0_2_fu_510_p1));

assign r_V_2_4_fu_1242_p2 = ($signed(tmp_12_0_4_fu_662_p1) - $signed(tmp_12_0_2_fu_510_p1));

assign r_V_2_fu_1026_p2 = ($signed(tmp_13_0_1_fu_434_p1) - $signed(tmp_12_0_2_fu_510_p1));

assign r_V_3_1_fu_1386_p2 = ($signed(tmp_12_0_1_fu_430_p1) - $signed(tmp_12_0_3_fu_586_p1));

assign r_V_3_2_fu_1458_p2 = ($signed(tmp_12_0_2_fu_510_p1) - $signed(tmp_12_0_3_fu_586_p1));

assign r_V_3_4_fu_1530_p2 = ($signed(tmp_12_0_4_fu_662_p1) - $signed(tmp_12_0_3_fu_586_p1));

assign r_V_3_fu_1314_p2 = ($signed(tmp_13_0_1_fu_434_p1) - $signed(tmp_12_0_3_fu_586_p1));

assign r_V_4_1_fu_1674_p2 = ($signed(tmp_12_0_1_fu_430_p1) - $signed(tmp_12_0_4_fu_662_p1));

assign r_V_4_2_fu_1746_p2 = ($signed(tmp_12_0_2_fu_510_p1) - $signed(tmp_12_0_4_fu_662_p1));

assign r_V_4_3_fu_1818_p2 = ($signed(tmp_12_0_3_fu_586_p1) - $signed(tmp_12_0_4_fu_662_p1));

assign r_V_4_fu_1602_p2 = ($signed(tmp_13_0_1_fu_434_p1) - $signed(tmp_12_0_4_fu_662_p1));

assign res_0_V_write_assig_fu_3720_p1 = invert_table2_q0;

assign res_1_V_write_assig_fu_3724_p1 = invert_table2_q1;

assign res_2_V_write_assig_fu_3728_p1 = invert_table2_q2;

assign res_3_V_write_assig_fu_3732_p1 = invert_table2_q3;

assign res_4_V_write_assig_fu_3736_p1 = invert_table2_q4;

assign ret_V_1_1_fu_3269_p2 = ($signed(13'd1) + $signed(p_Result_cast_22_fu_3239_p1));

assign ret_V_1_2_fu_3343_p2 = ($signed(13'd1) + $signed(p_Result_5_cast_fu_3313_p1));

assign ret_V_1_3_fu_3417_p2 = ($signed(13'd1) + $signed(p_Result_3_cast_fu_3387_p1));

assign ret_V_1_4_fu_3491_p2 = ($signed(13'd1) + $signed(p_Result_4_cast_fu_3461_p1));

assign ret_V_1_fu_3195_p2 = ($signed(13'd1) + $signed(p_Result_cast_fu_3165_p1));

assign ret_V_3_0_1_fu_484_p2 = ($signed(14'd1) + $signed(p_Result_3_0_1_cas_fu_454_p1));

assign ret_V_3_0_2_fu_560_p2 = ($signed(14'd1) + $signed(p_Result_3_0_2_cas_fu_530_p1));

assign ret_V_3_0_3_fu_636_p2 = ($signed(14'd1) + $signed(p_Result_3_0_3_cas_fu_606_p1));

assign ret_V_3_0_4_fu_712_p2 = ($signed(14'd1) + $signed(p_Result_3_0_4_cas_fu_682_p1));

assign ret_V_3_1_2_fu_856_p2 = ($signed(14'd1) + $signed(p_Result_3_1_2_cas_fu_826_p1));

assign ret_V_3_1_3_fu_928_p2 = ($signed(14'd1) + $signed(p_Result_3_1_3_cas_fu_898_p1));

assign ret_V_3_1_4_fu_1000_p2 = ($signed(14'd1) + $signed(p_Result_3_1_4_cas_fu_970_p1));

assign ret_V_3_1_fu_784_p2 = ($signed(14'd1) + $signed(p_Result_3_1_cast_fu_754_p1));

assign ret_V_3_2_1_fu_1144_p2 = ($signed(14'd1) + $signed(p_Result_3_2_1_cas_fu_1114_p1));

assign ret_V_3_2_3_fu_1216_p2 = ($signed(14'd1) + $signed(p_Result_3_2_3_cas_fu_1186_p1));

assign ret_V_3_2_4_fu_1288_p2 = ($signed(14'd1) + $signed(p_Result_3_2_4_cas_fu_1258_p1));

assign ret_V_3_2_fu_1072_p2 = ($signed(14'd1) + $signed(p_Result_3_2_cast_fu_1042_p1));

assign ret_V_3_3_1_fu_1432_p2 = ($signed(14'd1) + $signed(p_Result_3_3_1_cas_fu_1402_p1));

assign ret_V_3_3_2_fu_1504_p2 = ($signed(14'd1) + $signed(p_Result_3_3_2_cas_fu_1474_p1));

assign ret_V_3_3_4_fu_1576_p2 = ($signed(14'd1) + $signed(p_Result_3_3_4_cas_fu_1546_p1));

assign ret_V_3_3_fu_1360_p2 = ($signed(14'd1) + $signed(p_Result_3_3_cast_fu_1330_p1));

assign ret_V_3_4_1_fu_1720_p2 = ($signed(14'd1) + $signed(p_Result_3_4_1_cas_fu_1690_p1));

assign ret_V_3_4_2_fu_1792_p2 = ($signed(14'd1) + $signed(p_Result_3_4_2_cas_fu_1762_p1));

assign ret_V_3_4_3_fu_1864_p2 = ($signed(14'd1) + $signed(p_Result_3_4_3_cas_fu_1834_p1));

assign ret_V_3_4_fu_1648_p2 = ($signed(14'd1) + $signed(p_Result_3_4_cast_fu_1618_p1));

assign tmp10_fu_3086_p2 = (exp_table1_q13 + exp_table1_q14);

assign tmp11_fu_3092_p2 = (18'd1024 + exp_table1_q15);

assign tmp12_fu_3137_p2 = (exp_table1_load_12_reg_4215 + tmp11_reg_4225);

assign tmp13_fu_3098_p2 = (exp_table1_q19 + exp_table1_q18);

assign tmp14_fu_3104_p2 = (18'd1024 + exp_table1_q16);

assign tmp15_fu_3146_p2 = (exp_table1_load_17_reg_4230 + tmp14_reg_4240);

assign tmp1_fu_3068_p2 = (18'd1024 + exp_table1_q7);

assign tmp2_fu_3074_p2 = (exp_table1_q9 + exp_table1_q10);

assign tmp3_fu_3050_p2 = (exp_table1_q1 + exp_table1_q2);

assign tmp4_fu_3110_p2 = (exp_table1_load_reg_4170 + tmp5_reg_4180);

assign tmp5_fu_3056_p2 = (18'd1024 + exp_table1_q3);

assign tmp6_fu_3080_p2 = (18'd1024 + exp_table1_q11);

assign tmp7_fu_3128_p2 = (exp_table1_load_8_reg_4200 + tmp6_reg_4210);

assign tmp8_fu_3062_p2 = (exp_table1_q5 + exp_table1_q6);

assign tmp9_fu_3119_p2 = (exp_table1_load_4_reg_4185 + tmp1_reg_4195);

assign tmp_100_fu_1334_p3 = r_V_3_fu_1314_p2[32'd16];

assign tmp_101_fu_1342_p1 = r_V_3_fu_1314_p2[3:0];

assign tmp_102_fu_1382_p1 = p_5_3_fu_1374_p3[12:0];

assign tmp_103_fu_2548_p3 = index_3_fu_2538_p2[32'd13];

assign tmp_104_fu_2564_p1 = p_3_3_fu_2556_p3[9:0];

assign tmp_105_fu_2568_p4 = {{p_3_3_fu_2556_p3[12:10]}};

assign tmp_106_fu_1406_p3 = r_V_3_1_fu_1386_p2[32'd16];

assign tmp_107_fu_1414_p1 = r_V_3_1_fu_1386_p2[3:0];

assign tmp_108_fu_1454_p1 = p_5_3_1_fu_1446_p3[12:0];

assign tmp_109_fu_2602_p3 = index_3_1_fu_2592_p2[32'd13];

assign tmp_10_1_fu_3263_p2 = ((p_Result_2_1_fu_3255_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_10_2_fu_3337_p2 = ((p_Result_2_2_fu_3329_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_10_3_fu_3411_p2 = ((p_Result_2_3_fu_3403_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_10_4_fu_3485_p2 = ((p_Result_2_4_fu_3477_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_888_p4 = {{r_V_1_3_fu_882_p2[16:4]}};

assign tmp_110_fu_2618_p1 = p_3_3_1_fu_2610_p3[9:0];

assign tmp_111_fu_2622_p4 = {{p_3_3_1_fu_2610_p3[12:10]}};

assign tmp_112_fu_1478_p3 = r_V_3_2_fu_1458_p2[32'd16];

assign tmp_113_fu_1486_p1 = r_V_3_2_fu_1458_p2[3:0];

assign tmp_114_fu_1526_p1 = p_5_3_2_fu_1518_p3[12:0];

assign tmp_115_fu_2656_p3 = index_3_2_fu_2646_p2[32'd13];

assign tmp_116_fu_2672_p1 = p_3_3_2_fu_2664_p3[9:0];

assign tmp_117_fu_2676_p4 = {{p_3_3_2_fu_2664_p3[12:10]}};

assign tmp_118_fu_1550_p3 = r_V_3_4_fu_1530_p2[32'd16];

assign tmp_119_fu_1558_p1 = r_V_3_4_fu_1530_p2[3:0];

assign tmp_11_fu_1916_p1 = p_3_0_1_fu_1908_p3[9:0];

assign tmp_120_fu_1598_p1 = p_5_3_4_fu_1590_p3[12:0];

assign tmp_121_fu_2710_p3 = index_3_4_fu_2700_p2[32'd13];

assign tmp_122_fu_2726_p1 = p_3_3_4_fu_2718_p3[9:0];

assign tmp_123_fu_2730_p4 = {{p_3_3_4_fu_2718_p3[12:10]}};

assign tmp_124_fu_1622_p3 = r_V_4_fu_1602_p2[32'd16];

assign tmp_125_fu_1630_p1 = r_V_4_fu_1602_p2[3:0];

assign tmp_126_fu_1670_p1 = p_5_4_fu_1662_p3[12:0];

assign tmp_127_fu_2764_p3 = index_4_fu_2754_p2[32'd13];

assign tmp_128_fu_2780_p1 = p_3_4_18_fu_2772_p3[9:0];

assign tmp_129_fu_2784_p4 = {{p_3_4_18_fu_2772_p3[12:10]}};

assign tmp_12_0_1_fu_430_p1 = $signed(data_1_V_read);

assign tmp_12_0_2_fu_510_p1 = $signed(data_2_V_read);

assign tmp_12_0_3_fu_586_p1 = $signed(data_3_V_read);

assign tmp_12_0_4_fu_662_p1 = $signed(data_4_V_read);

assign tmp_12_fu_960_p4 = {{r_V_1_4_fu_954_p2[16:4]}};

assign tmp_130_fu_1694_p3 = r_V_4_1_fu_1674_p2[32'd16];

assign tmp_131_fu_1702_p1 = r_V_4_1_fu_1674_p2[3:0];

assign tmp_132_fu_1742_p1 = p_5_4_1_fu_1734_p3[12:0];

assign tmp_133_fu_2818_p3 = index_4_1_fu_2808_p2[32'd13];

assign tmp_134_fu_2834_p1 = p_3_4_1_fu_2826_p3[9:0];

assign tmp_135_fu_2838_p4 = {{p_3_4_1_fu_2826_p3[12:10]}};

assign tmp_136_fu_1766_p3 = r_V_4_2_fu_1746_p2[32'd16];

assign tmp_137_fu_1774_p1 = r_V_4_2_fu_1746_p2[3:0];

assign tmp_138_fu_1814_p1 = p_5_4_2_fu_1806_p3[12:0];

assign tmp_139_fu_2872_p3 = index_4_2_fu_2862_p2[32'd13];

assign tmp_13_0_1_fu_434_p1 = $signed(data_0_V_read);

assign tmp_13_fu_1920_p4 = {{p_3_0_1_fu_1908_p3[12:10]}};

assign tmp_140_fu_2888_p1 = p_3_4_2_fu_2880_p3[9:0];

assign tmp_141_fu_2892_p4 = {{p_3_4_2_fu_2880_p3[12:10]}};

assign tmp_142_fu_1838_p3 = r_V_4_3_fu_1818_p2[32'd16];

assign tmp_143_fu_1846_p1 = r_V_4_3_fu_1818_p2[3:0];

assign tmp_144_fu_1886_p1 = p_5_4_3_fu_1878_p3[12:0];

assign tmp_145_fu_2926_p3 = index_4_3_fu_2916_p2[32'd13];

assign tmp_146_fu_2942_p1 = p_3_4_3_fu_2934_p3[9:0];

assign tmp_147_fu_2946_p4 = {{p_3_4_3_fu_2934_p3[12:10]}};

assign tmp_148_fu_3169_p3 = p_Val2_7_0_4_fu_3114_p2[32'd17];

assign tmp_149_fu_3177_p1 = p_Val2_7_0_4_fu_3114_p2[5:0];

assign tmp_14_fu_1032_p4 = {{r_V_2_fu_1026_p2[16:4]}};

assign tmp_150_fu_3217_p1 = p_4_20_fu_3209_p3[11:0];

assign tmp_152_fu_3531_p1 = p_2_21_fu_3525_p3[9:0];

assign tmp_153_fu_3535_p4 = {{p_2_21_fu_3525_p3[11:10]}};

assign tmp_154_fu_3243_p3 = p_Val2_7_1_4_fu_3123_p2[32'd17];

assign tmp_155_fu_3251_p1 = p_Val2_7_1_4_fu_3123_p2[5:0];

assign tmp_156_fu_3291_p1 = p_4_1_23_fu_3283_p3[11:0];

assign tmp_158_fu_3570_p1 = p_2_1_24_fu_3564_p3[9:0];

assign tmp_159_fu_3574_p4 = {{p_2_1_24_fu_3564_p3[11:10]}};

assign tmp_15_fu_534_p3 = r_V_0_2_fu_514_p2[32'd16];

assign tmp_160_fu_3317_p3 = p_Val2_7_2_4_fu_3132_p2[32'd17];

assign tmp_161_fu_3325_p1 = p_Val2_7_2_4_fu_3132_p2[5:0];

assign tmp_162_fu_3365_p1 = p_4_2_26_fu_3357_p3[11:0];

assign tmp_164_fu_3609_p1 = p_2_2_fu_3603_p3[9:0];

assign tmp_165_fu_3613_p4 = {{p_2_2_fu_3603_p3[11:10]}};

assign tmp_166_fu_3391_p3 = p_Val2_7_3_4_fu_3141_p2[32'd17];

assign tmp_167_fu_3399_p1 = p_Val2_7_3_4_fu_3141_p2[5:0];

assign tmp_168_fu_3439_p1 = p_4_3_28_fu_3431_p3[11:0];

assign tmp_16_fu_1104_p4 = {{r_V_2_1_fu_1098_p2[16:4]}};

assign tmp_170_fu_3648_p1 = p_2_3_29_fu_3642_p3[9:0];

assign tmp_171_fu_3652_p4 = {{p_2_3_29_fu_3642_p3[11:10]}};

assign tmp_172_fu_3465_p3 = p_Val2_7_4_4_fu_3150_p2[32'd17];

assign tmp_173_fu_3473_p1 = p_Val2_7_4_4_fu_3150_p2[5:0];

assign tmp_174_fu_3513_p1 = p_4_4_fu_3505_p3[11:0];

assign tmp_176_fu_3687_p1 = p_2_4_31_fu_3681_p3[9:0];

assign tmp_177_fu_3691_p4 = {{p_2_4_31_fu_3681_p3[11:10]}};

assign tmp_17_fu_542_p1 = r_V_0_2_fu_514_p2[3:0];

assign tmp_18_fu_1176_p4 = {{r_V_2_3_fu_1170_p2[16:4]}};

assign tmp_19_1_fu_3598_p1 = exp_res_index_1_1_fu_3590_p3;

assign tmp_19_2_fu_3637_p1 = exp_res_index_1_2_fu_3629_p3;

assign tmp_19_3_fu_3676_p1 = exp_res_index_1_3_fu_3668_p3;

assign tmp_19_4_fu_3715_p1 = exp_res_index_1_4_fu_3707_p3;

assign tmp_19_fu_582_p1 = p_5_0_2_fu_574_p3[12:0];

assign tmp_1_fu_444_p4 = {{r_V_0_1_fu_438_p2[16:4]}};

assign tmp_20_fu_1248_p4 = {{r_V_2_4_fu_1242_p2[16:4]}};

assign tmp_21_0_1_fu_478_p2 = ((p_Result_5_0_1_fu_470_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_0_2_fu_554_p2 = ((p_Result_5_0_2_fu_546_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_0_3_fu_630_p2 = ((p_Result_5_0_3_fu_622_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_0_4_fu_706_p2 = ((p_Result_5_0_4_fu_698_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_1_2_fu_850_p2 = ((p_Result_5_1_2_fu_842_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_1_3_fu_922_p2 = ((p_Result_5_1_3_fu_914_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_1_4_fu_994_p2 = ((p_Result_5_1_4_fu_986_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_1_fu_778_p2 = ((p_Result_5_1_fu_770_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_2_1_fu_1138_p2 = ((p_Result_5_2_1_fu_1130_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_2_3_fu_1210_p2 = ((p_Result_5_2_3_fu_1202_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_2_4_fu_1282_p2 = ((p_Result_5_2_4_fu_1274_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_2_fu_1066_p2 = ((p_Result_5_2_fu_1058_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_3_1_fu_1426_p2 = ((p_Result_5_3_1_fu_1418_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_3_2_fu_1498_p2 = ((p_Result_5_3_2_fu_1490_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_3_4_fu_1570_p2 = ((p_Result_5_3_4_fu_1562_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_3_fu_1354_p2 = ((p_Result_5_3_fu_1346_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_4_1_fu_1714_p2 = ((p_Result_5_4_1_fu_1706_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_4_2_fu_1786_p2 = ((p_Result_5_4_2_fu_1778_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_4_3_fu_1858_p2 = ((p_Result_5_4_3_fu_1850_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_4_fu_1642_p2 = ((p_Result_5_4_fu_1634_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_1954_p3 = index_0_2_fu_1944_p2[32'd13];

assign tmp_22_fu_1320_p4 = {{r_V_3_fu_1314_p2[16:4]}};

assign tmp_23_fu_1970_p1 = p_3_0_2_fu_1962_p3[9:0];

assign tmp_24_0_1_fu_2970_p1 = index_1_0_1_reg_3970;

assign tmp_24_0_2_fu_2974_p1 = index_1_0_2_reg_3975;

assign tmp_24_0_3_fu_2978_p1 = index_1_0_3_reg_3980;

assign tmp_24_0_4_fu_2982_p1 = index_1_0_4_reg_3985;

assign tmp_24_1_2_fu_2990_p1 = index_1_1_2_reg_3995;

assign tmp_24_1_3_fu_2994_p1 = index_1_1_3_reg_4000;

assign tmp_24_1_4_fu_2998_p1 = index_1_1_4_reg_4005;

assign tmp_24_1_fu_2986_p1 = index_1_1_reg_3990;

assign tmp_24_2_1_fu_3006_p1 = index_1_2_1_reg_4015;

assign tmp_24_2_3_fu_3010_p1 = index_1_2_3_reg_4020;

assign tmp_24_2_4_fu_3014_p1 = index_1_2_4_reg_4025;

assign tmp_24_2_fu_3002_p1 = index_1_2_reg_4010;

assign tmp_24_3_1_fu_3022_p1 = index_1_3_1_reg_4035;

assign tmp_24_3_2_fu_3026_p1 = index_1_3_2_reg_4040;

assign tmp_24_3_4_fu_3030_p1 = index_1_3_4_reg_4045;

assign tmp_24_3_fu_3018_p1 = index_1_3_reg_4030;

assign tmp_24_4_1_fu_3038_p1 = index_1_4_1_reg_4055;

assign tmp_24_4_2_fu_3042_p1 = index_1_4_2_reg_4060;

assign tmp_24_4_3_fu_3046_p1 = index_1_4_3_reg_4065;

assign tmp_24_4_fu_3034_p1 = index_1_4_reg_4050;

assign tmp_24_fu_1392_p4 = {{r_V_3_1_fu_1386_p2[16:4]}};

assign tmp_25_fu_1974_p4 = {{p_3_0_2_fu_1962_p3[12:10]}};

assign tmp_26_fu_1464_p4 = {{r_V_3_2_fu_1458_p2[16:4]}};

assign tmp_27_fu_610_p3 = r_V_0_3_fu_590_p2[32'd16];

assign tmp_28_fu_1536_p4 = {{r_V_3_4_fu_1530_p2[16:4]}};

assign tmp_29_fu_618_p1 = r_V_0_3_fu_590_p2[3:0];

assign tmp_2_fu_458_p3 = r_V_0_1_fu_438_p2[32'd16];

assign tmp_30_fu_1608_p4 = {{r_V_4_fu_1602_p2[16:4]}};

assign tmp_31_fu_658_p1 = p_5_0_3_fu_650_p3[12:0];

assign tmp_32_fu_1680_p4 = {{r_V_4_1_fu_1674_p2[16:4]}};

assign tmp_33_fu_2008_p3 = index_0_3_fu_1998_p2[32'd13];

assign tmp_34_fu_1752_p4 = {{r_V_4_2_fu_1746_p2[16:4]}};

assign tmp_35_fu_2024_p1 = p_3_0_3_fu_2016_p3[9:0];

assign tmp_36_fu_1824_p4 = {{r_V_4_3_fu_1818_p2[16:4]}};

assign tmp_37_fu_2028_p4 = {{p_3_0_3_fu_2016_p3[12:10]}};

assign tmp_38_fu_3155_p4 = {{p_Val2_7_0_4_fu_3114_p2[17:6]}};

assign tmp_39_fu_686_p3 = r_V_0_4_fu_666_p2[32'd16];

assign tmp_3_fu_520_p4 = {{r_V_0_2_fu_514_p2[16:4]}};

assign tmp_40_fu_3189_p2 = ((p_Result_2_fu_3181_p3 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_41_fu_694_p1 = r_V_0_4_fu_666_p2[3:0];

assign tmp_42_fu_3559_p1 = exp_res_index_1_fu_3551_p3;

assign tmp_43_fu_3229_p4 = {{p_Val2_7_1_4_fu_3123_p2[17:6]}};

assign tmp_44_fu_734_p1 = p_5_0_4_fu_726_p3[12:0];

assign tmp_45_fu_3303_p4 = {{p_Val2_7_2_4_fu_3132_p2[17:6]}};

assign tmp_46_fu_2062_p3 = index_0_4_fu_2052_p2[32'd13];

assign tmp_47_fu_3377_p4 = {{p_Val2_7_3_4_fu_3141_p2[17:6]}};

assign tmp_48_fu_2078_p1 = p_3_0_4_fu_2070_p3[9:0];

assign tmp_49_fu_3451_p4 = {{p_Val2_7_4_4_fu_3150_p2[17:6]}};

assign tmp_4_fu_466_p1 = r_V_0_1_fu_438_p2[3:0];

assign tmp_50_fu_2082_p4 = {{p_3_0_4_fu_2070_p3[12:10]}};

assign tmp_51_fu_758_p3 = r_V_1_fu_738_p2[32'd16];

assign tmp_52_fu_766_p1 = r_V_1_fu_738_p2[3:0];

assign tmp_54_fu_806_p1 = p_5_1_fu_798_p3[12:0];

assign tmp_55_fu_2116_p3 = index_s_fu_2106_p2[32'd13];

assign tmp_56_fu_2132_p1 = p_3_1_fu_2124_p3[9:0];

assign tmp_57_fu_2136_p4 = {{p_3_1_fu_2124_p3[12:10]}};

assign tmp_58_fu_830_p3 = r_V_1_2_fu_810_p2[32'd16];

assign tmp_59_fu_838_p1 = r_V_1_2_fu_810_p2[3:0];

assign tmp_5_fu_596_p4 = {{r_V_0_3_fu_590_p2[16:4]}};

assign tmp_60_fu_878_p1 = p_5_1_2_fu_870_p3[12:0];

assign tmp_61_fu_2170_p3 = index_121_2_fu_2160_p2[32'd13];

assign tmp_62_fu_2186_p1 = p_3_1_2_fu_2178_p3[9:0];

assign tmp_63_fu_2190_p4 = {{p_3_1_2_fu_2178_p3[12:10]}};

assign tmp_64_fu_902_p3 = r_V_1_3_fu_882_p2[32'd16];

assign tmp_65_fu_910_p1 = r_V_1_3_fu_882_p2[3:0];

assign tmp_66_fu_950_p1 = p_5_1_3_fu_942_p3[12:0];

assign tmp_67_fu_2224_p3 = index_121_3_fu_2214_p2[32'd13];

assign tmp_68_fu_2240_p1 = p_3_1_3_fu_2232_p3[9:0];

assign tmp_69_fu_2244_p4 = {{p_3_1_3_fu_2232_p3[12:10]}};

assign tmp_6_fu_506_p1 = p_5_0_1_fu_498_p3[12:0];

assign tmp_70_fu_974_p3 = r_V_1_4_fu_954_p2[32'd16];

assign tmp_71_fu_982_p1 = r_V_1_4_fu_954_p2[3:0];

assign tmp_72_fu_1022_p1 = p_5_1_4_fu_1014_p3[12:0];

assign tmp_73_fu_2278_p3 = index_121_4_fu_2268_p2[32'd13];

assign tmp_74_fu_2294_p1 = p_3_1_4_fu_2286_p3[9:0];

assign tmp_75_fu_2298_p4 = {{p_3_1_4_fu_2286_p3[12:10]}};

assign tmp_76_fu_1046_p3 = r_V_2_fu_1026_p2[32'd16];

assign tmp_77_fu_1054_p1 = r_V_2_fu_1026_p2[3:0];

assign tmp_78_fu_1094_p1 = p_5_2_fu_1086_p3[12:0];

assign tmp_79_fu_2332_p3 = index_2_fu_2322_p2[32'd13];

assign tmp_7_fu_672_p4 = {{r_V_0_4_fu_666_p2[16:4]}};

assign tmp_80_fu_2348_p1 = p_3_2_fu_2340_p3[9:0];

assign tmp_81_fu_2352_p4 = {{p_3_2_fu_2340_p3[12:10]}};

assign tmp_82_fu_1118_p3 = r_V_2_1_fu_1098_p2[32'd16];

assign tmp_83_fu_1126_p1 = r_V_2_1_fu_1098_p2[3:0];

assign tmp_84_fu_1166_p1 = p_5_2_1_fu_1158_p3[12:0];

assign tmp_85_fu_2386_p3 = index_2_1_fu_2376_p2[32'd13];

assign tmp_86_fu_2402_p1 = p_3_2_1_fu_2394_p3[9:0];

assign tmp_87_fu_2406_p4 = {{p_3_2_1_fu_2394_p3[12:10]}};

assign tmp_88_fu_1190_p3 = r_V_2_3_fu_1170_p2[32'd16];

assign tmp_89_fu_1198_p1 = r_V_2_3_fu_1170_p2[3:0];

assign tmp_8_fu_1900_p3 = index_0_1_fu_1890_p2[32'd13];

assign tmp_90_fu_1238_p1 = p_5_2_3_fu_1230_p3[12:0];

assign tmp_91_fu_2440_p3 = index_2_3_fu_2430_p2[32'd13];

assign tmp_92_fu_2456_p1 = p_3_2_3_fu_2448_p3[9:0];

assign tmp_93_fu_2460_p4 = {{p_3_2_3_fu_2448_p3[12:10]}};

assign tmp_94_fu_1262_p3 = r_V_2_4_fu_1242_p2[32'd16];

assign tmp_95_fu_1270_p1 = r_V_2_4_fu_1242_p2[3:0];

assign tmp_96_fu_1310_p1 = p_5_2_4_fu_1302_p3[12:0];

assign tmp_97_fu_2494_p3 = index_2_4_fu_2484_p2[32'd13];

assign tmp_98_fu_2510_p1 = p_3_2_4_fu_2502_p3[9:0];

assign tmp_99_fu_2514_p4 = {{p_3_2_4_fu_2502_p3[12:10]}};

assign tmp_9_fu_744_p4 = {{r_V_1_fu_738_p2[16:4]}};

assign tmp_s_fu_816_p4 = {{r_V_1_2_fu_810_p2[16:4]}};

endmodule //softmax
