
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800200  000017c4  00001858  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017c4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  008002ca  008002ca  00001922  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001922  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a8  00000000  00000000  0000197e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001d8b  00000000  00000000  00001c26  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001000  00000000  00000000  000039b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001553  00000000  00000000  000049b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000062c  00000000  00000000  00005f04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000073c  00000000  00000000  00006530  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d6c  00000000  00000000  00006c6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  000079d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	6b c2       	rjmp	.+1238   	; 0x514 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	76 c1       	rjmp	.+748    	; 0x362 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ff c3       	rjmp	.+2046   	; 0x89c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	69 04       	cpc	r6, r9
      e6:	bb 04       	cpc	r11, r11
      e8:	bb 04       	cpc	r11, r11
      ea:	bb 04       	cpc	r11, r11
      ec:	bb 04       	cpc	r11, r11
      ee:	bb 04       	cpc	r11, r11
      f0:	bb 04       	cpc	r11, r11
      f2:	bb 04       	cpc	r11, r11
      f4:	69 04       	cpc	r6, r9
      f6:	bb 04       	cpc	r11, r11
      f8:	bb 04       	cpc	r11, r11
      fa:	bb 04       	cpc	r11, r11
      fc:	bb 04       	cpc	r11, r11
      fe:	bb 04       	cpc	r11, r11
     100:	bb 04       	cpc	r11, r11
     102:	bb 04       	cpc	r11, r11
     104:	6b 04       	cpc	r6, r11
     106:	bb 04       	cpc	r11, r11
     108:	bb 04       	cpc	r11, r11
     10a:	bb 04       	cpc	r11, r11
     10c:	bb 04       	cpc	r11, r11
     10e:	bb 04       	cpc	r11, r11
     110:	bb 04       	cpc	r11, r11
     112:	bb 04       	cpc	r11, r11
     114:	bb 04       	cpc	r11, r11
     116:	bb 04       	cpc	r11, r11
     118:	bb 04       	cpc	r11, r11
     11a:	bb 04       	cpc	r11, r11
     11c:	bb 04       	cpc	r11, r11
     11e:	bb 04       	cpc	r11, r11
     120:	bb 04       	cpc	r11, r11
     122:	bb 04       	cpc	r11, r11
     124:	6b 04       	cpc	r6, r11
     126:	bb 04       	cpc	r11, r11
     128:	bb 04       	cpc	r11, r11
     12a:	bb 04       	cpc	r11, r11
     12c:	bb 04       	cpc	r11, r11
     12e:	bb 04       	cpc	r11, r11
     130:	bb 04       	cpc	r11, r11
     132:	bb 04       	cpc	r11, r11
     134:	bb 04       	cpc	r11, r11
     136:	bb 04       	cpc	r11, r11
     138:	bb 04       	cpc	r11, r11
     13a:	bb 04       	cpc	r11, r11
     13c:	bb 04       	cpc	r11, r11
     13e:	bb 04       	cpc	r11, r11
     140:	bb 04       	cpc	r11, r11
     142:	bb 04       	cpc	r11, r11
     144:	b7 04       	cpc	r11, r7
     146:	bb 04       	cpc	r11, r11
     148:	bb 04       	cpc	r11, r11
     14a:	bb 04       	cpc	r11, r11
     14c:	bb 04       	cpc	r11, r11
     14e:	bb 04       	cpc	r11, r11
     150:	bb 04       	cpc	r11, r11
     152:	bb 04       	cpc	r11, r11
     154:	94 04       	cpc	r9, r4
     156:	bb 04       	cpc	r11, r11
     158:	bb 04       	cpc	r11, r11
     15a:	bb 04       	cpc	r11, r11
     15c:	bb 04       	cpc	r11, r11
     15e:	bb 04       	cpc	r11, r11
     160:	bb 04       	cpc	r11, r11
     162:	bb 04       	cpc	r11, r11
     164:	bb 04       	cpc	r11, r11
     166:	bb 04       	cpc	r11, r11
     168:	bb 04       	cpc	r11, r11
     16a:	bb 04       	cpc	r11, r11
     16c:	bb 04       	cpc	r11, r11
     16e:	bb 04       	cpc	r11, r11
     170:	bb 04       	cpc	r11, r11
     172:	bb 04       	cpc	r11, r11
     174:	88 04       	cpc	r8, r8
     176:	bb 04       	cpc	r11, r11
     178:	bb 04       	cpc	r11, r11
     17a:	bb 04       	cpc	r11, r11
     17c:	bb 04       	cpc	r11, r11
     17e:	bb 04       	cpc	r11, r11
     180:	bb 04       	cpc	r11, r11
     182:	bb 04       	cpc	r11, r11
     184:	a6 04       	cpc	r10, r6

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ec       	ldi	r30, 0xC4	; 196
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 3c       	cpi	r26, 0xCA	; 202
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa ec       	ldi	r26, 0xCA	; 202
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3e       	cpi	r26, 0xE5	; 229
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	1b d4       	rcall	.+2102   	; 0x9f8 <main>
     1c2:	0c 94 e0 0b 	jmp	0x17c0	; 0x17c0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 da 02 	sts	0x02DA, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <CAN_init>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	f5 d0       	rcall	.+490    	; 0x3cc <MCP2515_init>
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	60 ee       	ldi	r22, 0xE0	; 224
     1e6:	8f e0       	ldi	r24, 0x0F	; 15
     1e8:	d8 d0       	rcall	.+432    	; 0x39a <MCP2515_bit_modify>
     1ea:	40 e6       	ldi	r20, 0x60	; 96
     1ec:	64 e6       	ldi	r22, 0x64	; 100
     1ee:	80 e6       	ldi	r24, 0x60	; 96
     1f0:	d4 c0       	rjmp	.+424    	; 0x39a <MCP2515_bit_modify>
     1f2:	08 95       	ret

000001f4 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     1f4:	1f 93       	push	r17
     1f6:	cf 93       	push	r28
     1f8:	df 93       	push	r29
     1fa:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	//if(MCP_CANINTF & 1) {
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     1fc:	81 e6       	ldi	r24, 0x61	; 97
     1fe:	c0 d0       	rcall	.+384    	; 0x380 <MCP2515_read>
     200:	18 2f       	mov	r17, r24
     202:	82 e6       	ldi	r24, 0x62	; 98
     204:	bd d0       	rcall	.+378    	; 0x380 <MCP2515_read>
     206:	48 2f       	mov	r20, r24
     208:	42 95       	swap	r20
     20a:	46 95       	lsr	r20
     20c:	47 70       	andi	r20, 0x07	; 7
     20e:	21 2f       	mov	r18, r17
     210:	30 e0       	ldi	r19, 0x00	; 0
     212:	c9 01       	movw	r24, r18
     214:	88 0f       	add	r24, r24
     216:	99 1f       	adc	r25, r25
     218:	88 0f       	add	r24, r24
     21a:	99 1f       	adc	r25, r25
     21c:	88 0f       	add	r24, r24
     21e:	99 1f       	adc	r25, r25
     220:	84 2b       	or	r24, r20
     222:	99 27       	eor	r25, r25
     224:	99 83       	std	Y+1, r25	; 0x01
     226:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     228:	85 e6       	ldi	r24, 0x65	; 101
     22a:	aa d0       	rcall	.+340    	; 0x380 <MCP2515_read>
     22c:	8f 70       	andi	r24, 0x0F	; 15
     22e:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     230:	88 23       	and	r24, r24
     232:	61 f0       	breq	.+24     	; 0x24c <CAN_recieve_data+0x58>
     234:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     236:	86 e6       	ldi	r24, 0x66	; 102
     238:	81 0f       	add	r24, r17
     23a:	a2 d0       	rcall	.+324    	; 0x380 <MCP2515_read>
     23c:	fe 01       	movw	r30, r28
     23e:	e1 0f       	add	r30, r17
     240:	f1 1d       	adc	r31, r1
     242:	83 83       	std	Z+3, r24	; 0x03
	//if(MCP_CANINTF & 1) {
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     244:	1f 5f       	subi	r17, 0xFF	; 255
     246:	8a 81       	ldd	r24, Y+2	; 0x02
     248:	18 17       	cp	r17, r24
     24a:	a8 f3       	brcs	.-22     	; 0x236 <CAN_recieve_data+0x42>
		}
		
	//}
	
	//MCP_CANINTF &= (~(0b00000001));
	MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     24c:	40 e0       	ldi	r20, 0x00	; 0
     24e:	61 e0       	ldi	r22, 0x01	; 1
     250:	8c e2       	ldi	r24, 0x2C	; 44
     252:	a3 d0       	rcall	.+326    	; 0x39a <MCP2515_bit_modify>
	
	
}
     254:	df 91       	pop	r29
     256:	cf 91       	pop	r28
     258:	1f 91       	pop	r17
     25a:	08 95       	ret

0000025c <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     25c:	cf 92       	push	r12
     25e:	df 92       	push	r13
     260:	ef 92       	push	r14
     262:	ff 92       	push	r15
     264:	0f 93       	push	r16
     266:	1f 93       	push	r17
     268:	cf 93       	push	r28
     26a:	df 93       	push	r29
     26c:	cd b7       	in	r28, 0x3d	; 61
     26e:	de b7       	in	r29, 0x3e	; 62
     270:	2b 97       	sbiw	r28, 0x0b	; 11
     272:	0f b6       	in	r0, 0x3f	; 63
     274:	f8 94       	cli
     276:	de bf       	out	0x3e, r29	; 62
     278:	0f be       	out	0x3f, r0	; 63
     27a:	cd bf       	out	0x3d, r28	; 61
     27c:	e9 82       	std	Y+1, r14	; 0x01
     27e:	fa 82       	std	Y+2, r15	; 0x02
     280:	c0 2e       	mov	r12, r16
     282:	0b 83       	std	Y+3, r16	; 0x03
     284:	1c 83       	std	Y+4, r17	; 0x04
     286:	2d 83       	std	Y+5, r18	; 0x05
     288:	3e 83       	std	Y+6, r19	; 0x06
     28a:	4f 83       	std	Y+7, r20	; 0x07
     28c:	58 87       	std	Y+8, r21	; 0x08
     28e:	69 87       	std	Y+9, r22	; 0x09
     290:	7a 87       	std	Y+10, r23	; 0x0a
     292:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     294:	1f 92       	push	r1
     296:	0f 93       	push	r16
     298:	8a 81       	ldd	r24, Y+2	; 0x02
     29a:	8f 93       	push	r24
     29c:	89 81       	ldd	r24, Y+1	; 0x01
     29e:	8f 93       	push	r24
     2a0:	87 e1       	ldi	r24, 0x17	; 23
     2a2:	92 e0       	ldi	r25, 0x02	; 2
     2a4:	9f 93       	push	r25
     2a6:	8f 93       	push	r24
     2a8:	98 d7       	rcall	.+3888   	; 0x11da <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     2aa:	0f 90       	pop	r0
     2ac:	0f 90       	pop	r0
     2ae:	0f 90       	pop	r0
     2b0:	0f 90       	pop	r0
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	00 23       	and	r16, r16
     2b8:	b1 f0       	breq	.+44     	; 0x2e6 <CAN_print_message+0x8a>
     2ba:	7e 01       	movw	r14, r28
     2bc:	84 e0       	ldi	r24, 0x04	; 4
     2be:	e8 0e       	add	r14, r24
     2c0:	f1 1c       	adc	r15, r1
     2c2:	d1 2c       	mov	r13, r1
			
		printf("%d ", message.data[i]);
     2c4:	0a e3       	ldi	r16, 0x3A	; 58
     2c6:	12 e0       	ldi	r17, 0x02	; 2
     2c8:	f7 01       	movw	r30, r14
     2ca:	81 91       	ld	r24, Z+
     2cc:	7f 01       	movw	r14, r30
     2ce:	1f 92       	push	r1
     2d0:	8f 93       	push	r24
     2d2:	1f 93       	push	r17
     2d4:	0f 93       	push	r16
     2d6:	81 d7       	rcall	.+3842   	; 0x11da <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     2d8:	d3 94       	inc	r13
     2da:	0f 90       	pop	r0
     2dc:	0f 90       	pop	r0
     2de:	0f 90       	pop	r0
     2e0:	0f 90       	pop	r0
     2e2:	dc 10       	cpse	r13, r12
     2e4:	f1 cf       	rjmp	.-30     	; 0x2c8 <CAN_print_message+0x6c>
			
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     2e6:	8c e9       	ldi	r24, 0x9C	; 156
     2e8:	92 e0       	ldi	r25, 0x02	; 2
     2ea:	88 d7       	rcall	.+3856   	; 0x11fc <puts>
}
     2ec:	2b 96       	adiw	r28, 0x0b	; 11
     2ee:	0f b6       	in	r0, 0x3f	; 63
     2f0:	f8 94       	cli
     2f2:	de bf       	out	0x3e, r29	; 62
     2f4:	0f be       	out	0x3f, r0	; 63
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	1f 91       	pop	r17
     2fe:	0f 91       	pop	r16
     300:	ff 90       	pop	r15
     302:	ef 90       	pop	r14
     304:	df 90       	pop	r13
     306:	cf 90       	pop	r12
     308:	08 95       	ret

0000030a <DAC_init>:
 */ 
#include "DAC.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	TWI_Master_Initialise();
     30a:	9c d2       	rcall	.+1336   	; 0x844 <TWI_Master_Initialise>
	sei();
     30c:	78 94       	sei
     30e:	08 95       	ret

00000310 <DAC_write>:
}

void DAC_write(uint8_t data){
     310:	cf 93       	push	r28
     312:	df 93       	push	r29
     314:	00 d0       	rcall	.+0      	; 0x316 <DAC_write+0x6>
     316:	cd b7       	in	r28, 0x3d	; 61
     318:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     31a:	9e e5       	ldi	r25, 0x5E	; 94
     31c:	99 83       	std	Y+1, r25	; 0x01
     31e:	1a 82       	std	Y+2, r1	; 0x02
     320:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	70 e0       	ldi	r23, 0x00	; 0
     326:	ce 01       	movw	r24, r28
     328:	01 96       	adiw	r24, 0x01	; 1
     32a:	96 d2       	rcall	.+1324   	; 0x858 <TWI_Start_Transceiver_With_Data>
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	df 91       	pop	r29
     334:	cf 91       	pop	r28
     336:	08 95       	ret

00000338 <IR_init>:
		
	IR_intflag = false;
	
	return ADC;
	
	}
     338:	ea e7       	ldi	r30, 0x7A	; 122
     33a:	f0 e0       	ldi	r31, 0x00	; 0
     33c:	80 81       	ld	r24, Z
     33e:	87 68       	ori	r24, 0x87	; 135
     340:	80 83       	st	Z, r24
     342:	80 98       	cbi	0x10, 0	; 16
     344:	ec e7       	ldi	r30, 0x7C	; 124
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	80 81       	ld	r24, Z
     34a:	80 64       	ori	r24, 0x40	; 64
     34c:	80 83       	st	Z, r24
     34e:	78 94       	sei
     350:	ea e7       	ldi	r30, 0x7A	; 122
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	80 81       	ld	r24, Z
     356:	88 60       	ori	r24, 0x08	; 8
     358:	80 83       	st	Z, r24
     35a:	80 81       	ld	r24, Z
     35c:	8f 7e       	andi	r24, 0xEF	; 239
     35e:	80 83       	st	Z, r24
     360:	08 95       	ret

00000362 <__vector_29>:
	
ISR(ADC_vect){
     362:	1f 92       	push	r1
     364:	0f 92       	push	r0
     366:	0f b6       	in	r0, 0x3f	; 63
     368:	0f 92       	push	r0
     36a:	11 24       	eor	r1, r1
     36c:	8f 93       	push	r24
	IR_intflag = true;
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	80 93 ca 02 	sts	0x02CA, r24
     374:	8f 91       	pop	r24
     376:	0f 90       	pop	r0
     378:	0f be       	out	0x3f, r0	; 63
     37a:	0f 90       	pop	r0
     37c:	1f 90       	pop	r1
     37e:	18 95       	reti

00000380 <MCP2515_read>:
     380:	cf 93       	push	r28
     382:	c8 2f       	mov	r28, r24
     384:	5b d2       	rcall	.+1206   	; 0x83c <SPI_enable_chipselect>
     386:	83 e0       	ldi	r24, 0x03	; 3
     388:	50 d2       	rcall	.+1184   	; 0x82a <SPI_send>
     38a:	8c 2f       	mov	r24, r28
     38c:	4e d2       	rcall	.+1180   	; 0x82a <SPI_send>
     38e:	52 d2       	rcall	.+1188   	; 0x834 <SPI_read>
     390:	c8 2f       	mov	r28, r24
     392:	56 d2       	rcall	.+1196   	; 0x840 <SPI_disable_chipselect>
     394:	8c 2f       	mov	r24, r28
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <MCP2515_bit_modify>:
     39a:	1f 93       	push	r17
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	18 2f       	mov	r17, r24
     3a2:	d6 2f       	mov	r29, r22
     3a4:	c4 2f       	mov	r28, r20
     3a6:	4a d2       	rcall	.+1172   	; 0x83c <SPI_enable_chipselect>
     3a8:	85 e0       	ldi	r24, 0x05	; 5
     3aa:	3f d2       	rcall	.+1150   	; 0x82a <SPI_send>
     3ac:	81 2f       	mov	r24, r17
     3ae:	3d d2       	rcall	.+1146   	; 0x82a <SPI_send>
     3b0:	8d 2f       	mov	r24, r29
     3b2:	3b d2       	rcall	.+1142   	; 0x82a <SPI_send>
     3b4:	8c 2f       	mov	r24, r28
     3b6:	39 d2       	rcall	.+1138   	; 0x82a <SPI_send>
     3b8:	43 d2       	rcall	.+1158   	; 0x840 <SPI_disable_chipselect>
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	1f 91       	pop	r17
     3c0:	08 95       	ret

000003c2 <MCP2515_reset>:
     3c2:	3c d2       	rcall	.+1144   	; 0x83c <SPI_enable_chipselect>
     3c4:	80 ec       	ldi	r24, 0xC0	; 192
     3c6:	31 d2       	rcall	.+1122   	; 0x82a <SPI_send>
     3c8:	3b c2       	rjmp	.+1142   	; 0x840 <SPI_disable_chipselect>
     3ca:	08 95       	ret

000003cc <MCP2515_init>:
     3cc:	cf 93       	push	r28
     3ce:	24 d2       	rcall	.+1096   	; 0x818 <SPI_init>
     3d0:	f8 df       	rcall	.-16     	; 0x3c2 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3d2:	89 ef       	ldi	r24, 0xF9	; 249
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	01 97       	sbiw	r24, 0x01	; 1
     3d8:	f1 f7       	brne	.-4      	; 0x3d6 <MCP2515_init+0xa>
     3da:	00 c0       	rjmp	.+0      	; 0x3dc <MCP2515_init+0x10>
     3dc:	00 00       	nop
     3de:	8e e0       	ldi	r24, 0x0E	; 14
     3e0:	cf df       	rcall	.-98     	; 0x380 <MCP2515_read>
     3e2:	c8 2f       	mov	r28, r24
     3e4:	1f 92       	push	r1
     3e6:	8f 93       	push	r24
     3e8:	2e e3       	ldi	r18, 0x3E	; 62
     3ea:	32 e0       	ldi	r19, 0x02	; 2
     3ec:	3f 93       	push	r19
     3ee:	2f 93       	push	r18
     3f0:	f4 d6       	rcall	.+3560   	; 0x11da <printf>
     3f2:	c0 7e       	andi	r28, 0xE0	; 224
     3f4:	0f 90       	pop	r0
     3f6:	0f 90       	pop	r0
     3f8:	0f 90       	pop	r0
     3fa:	0f 90       	pop	r0
     3fc:	c0 38       	cpi	r28, 0x80	; 128
     3fe:	29 f0       	breq	.+10     	; 0x40a <MCP2515_init+0x3e>
     400:	88 e4       	ldi	r24, 0x48	; 72
     402:	92 e0       	ldi	r25, 0x02	; 2
     404:	fb d6       	rcall	.+3574   	; 0x11fc <puts>
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	01 c0       	rjmp	.+2      	; 0x40c <MCP2515_init+0x40>
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	cf 91       	pop	r28
     40e:	08 95       	ret

00000410 <MOTOR_init>:
max = -8284
min = */

void MOTOR_init(void) {
	//Setting output-pins:
	DDRH |= (1<<DDH1)
     410:	e1 e0       	ldi	r30, 0x01	; 1
     412:	f1 e0       	ldi	r31, 0x01	; 1
     414:	80 81       	ld	r24, Z
     416:	8a 67       	ori	r24, 0x7A	; 122
     418:	80 83       	st	Z, r24
	|  (1<<DDH3)
	|  (1<<DDH4)
	|  (1<<DDH5)
	|  (1<<DDH6);
	TWI_Master_Initialise();
     41a:	14 d2       	rcall	.+1064   	; 0x844 <TWI_Master_Initialise>
	PORTH |= (1<<EN)		//Enable motor
     41c:	e2 e0       	ldi	r30, 0x02	; 2
     41e:	f1 e0       	ldi	r31, 0x01	; 1
     420:	80 81       	ld	r24, Z
     422:	82 61       	ori	r24, 0x12	; 18
     424:	80 83       	st	Z, r24
		  |  (1<<DIR);		//Motor direction
	PORTH &=  ~(1<<_RST);		//Counter reset
     426:	80 81       	ld	r24, Z
     428:	8f 7b       	andi	r24, 0xBF	; 191
     42a:	80 83       	st	Z, r24
	PORTH |=  (1<<_RST);
     42c:	80 81       	ld	r24, Z
     42e:	80 64       	ori	r24, 0x40	; 64
     430:	80 83       	st	Z, r24
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     432:	80 81       	ld	r24, Z
     434:	8f 7d       	andi	r24, 0xDF	; 223
     436:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     438:	80 81       	ld	r24, Z
     43a:	87 7f       	andi	r24, 0xF7	; 247
     43c:	80 83       	st	Z, r24
     43e:	08 95       	ret

00000440 <MOTOR_read>:



uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     440:	e2 e0       	ldi	r30, 0x02	; 2
     442:	f1 e0       	ldi	r31, 0x01	; 1
     444:	80 81       	ld	r24, Z
     446:	8f 7d       	andi	r24, 0xDF	; 223
     448:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     44a:	80 81       	ld	r24, Z
     44c:	87 7f       	andi	r24, 0xF7	; 247
     44e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     450:	85 e8       	ldi	r24, 0x85	; 133
     452:	8a 95       	dec	r24
     454:	f1 f7       	brne	.-4      	; 0x452 <MOTOR_read+0x12>
     456:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     458:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     45c:	80 81       	ld	r24, Z
     45e:	88 60       	ori	r24, 0x08	; 8
     460:	80 83       	st	Z, r24
     462:	85 e8       	ldi	r24, 0x85	; 133
     464:	8a 95       	dec	r24
     466:	f1 f7       	brne	.-4      	; 0x464 <MOTOR_read+0x24>
     468:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     46a:	80 91 06 01 	lds	r24, 0x0106
	PORTH &= ~(1<<_RST);
     46e:	90 81       	ld	r25, Z
     470:	9f 7b       	andi	r25, 0xBF	; 191
     472:	90 83       	st	Z, r25
	PORTH |=  (1<<_RST);
     474:	90 81       	ld	r25, Z
     476:	90 64       	ori	r25, 0x40	; 64
     478:	90 83       	st	Z, r25
	PORTH |= (1<<_OE);
     47a:	90 81       	ld	r25, Z
     47c:	90 62       	ori	r25, 0x20	; 32
     47e:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     480:	90 e0       	ldi	r25, 0x00	; 0
	
}
     482:	92 2b       	or	r25, r18
     484:	08 95       	ret

00000486 <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     486:	61 30       	cpi	r22, 0x01	; 1
     488:	31 f4       	brne	.+12     	; 0x496 <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     48a:	e2 e0       	ldi	r30, 0x02	; 2
     48c:	f1 e0       	ldi	r31, 0x01	; 1
     48e:	90 81       	ld	r25, Z
     490:	92 60       	ori	r25, 0x02	; 2
     492:	90 83       	st	Z, r25
     494:	05 c0       	rjmp	.+10     	; 0x4a0 <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     496:	e2 e0       	ldi	r30, 0x02	; 2
     498:	f1 e0       	ldi	r31, 0x01	; 1
     49a:	90 81       	ld	r25, Z
     49c:	9d 7f       	andi	r25, 0xFD	; 253
     49e:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	36 cf       	rjmp	.-404    	; 0x310 <DAC_write>
     4a4:	08 95       	ret

000004a6 <MOTOR_get_speed>:
		PORTH &= ~(1<<PH1);
	}
	DAC_write(speed);
}*/

uint8_t MOTOR_get_speed(void){
     4a6:	cf 93       	push	r28
     4a8:	df 93       	push	r29

	can_message_t *msg;
	CAN_recieve_data(msg);
     4aa:	c0 e0       	ldi	r28, 0x00	; 0
     4ac:	d0 e0       	ldi	r29, 0x00	; 0
     4ae:	ce 01       	movw	r24, r28
     4b0:	a1 de       	rcall	.-702    	; 0x1f4 <CAN_recieve_data>
	
	int8_t pos = msg->data[2]-127;
     4b2:	6d 81       	ldd	r22, Y+5	; 0x05
     4b4:	6f 57       	subi	r22, 0x7F	; 127
	uint8_t speed = (abs(pos)*0.7);
     4b6:	77 27       	eor	r23, r23
     4b8:	67 fd       	sbrc	r22, 7
     4ba:	70 95       	com	r23
     4bc:	77 23       	and	r23, r23
     4be:	1c f4       	brge	.+6      	; 0x4c6 <MOTOR_get_speed+0x20>
     4c0:	71 95       	neg	r23
     4c2:	61 95       	neg	r22
     4c4:	71 09       	sbc	r23, r1
     4c6:	88 27       	eor	r24, r24
     4c8:	77 fd       	sbrc	r23, 7
     4ca:	80 95       	com	r24
     4cc:	98 2f       	mov	r25, r24
     4ce:	ca d3       	rcall	.+1940   	; 0xc64 <__floatsisf>
     4d0:	23 e3       	ldi	r18, 0x33	; 51
     4d2:	33 e3       	ldi	r19, 0x33	; 51
     4d4:	43 e3       	ldi	r20, 0x33	; 51
     4d6:	5f e3       	ldi	r21, 0x3F	; 63
     4d8:	79 d4       	rcall	.+2290   	; 0xdcc <__mulsf3>
     4da:	96 d3       	rcall	.+1836   	; 0xc08 <__fixunssfsi>
     4dc:	86 2f       	mov	r24, r22
	/*if (pos < 0) {
		speed = -pos;
	}*/
	return speed;
};
     4de:	df 91       	pop	r29
     4e0:	cf 91       	pop	r28
     4e2:	08 95       	ret

000004e4 <MOTOR_get_direction>:

uint8_t MOTOR_get_direction(void) {
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29

	can_message_t *msg;
	CAN_recieve_data(msg);	
     4e8:	c0 e0       	ldi	r28, 0x00	; 0
     4ea:	d0 e0       	ldi	r29, 0x00	; 0
     4ec:	ce 01       	movw	r24, r28
     4ee:	82 de       	rcall	.-764    	; 0x1f4 <CAN_recieve_data>
	
	if (msg->data[2] > 127) {
     4f0:	8d 81       	ldd	r24, Y+5	; 0x05
		return RIGHT;
	}
	return LEFT;
	
}
     4f2:	88 1f       	adc	r24, r24
     4f4:	88 27       	eor	r24, r24
     4f6:	88 1f       	adc	r24, r24
     4f8:	df 91       	pop	r29
     4fa:	cf 91       	pop	r28
     4fc:	08 95       	ret

000004fe <PID_scale>:
		
}


uint8_t PID_scale(int8_t motor_rot) {
	return (uint8_t)((motor_rot-rot_min)/(rot_max-rot_min))*255;
     4fe:	99 27       	eor	r25, r25
     500:	87 fd       	sbrc	r24, 7
     502:	90 95       	com	r25
     504:	84 56       	subi	r24, 0x64	; 100
     506:	91 09       	sbc	r25, r1
     508:	6c ef       	ldi	r22, 0xFC	; 252
     50a:	71 e2       	ldi	r23, 0x21	; 33
     50c:	c2 d4       	rcall	.+2436   	; 0xe92 <__divmodhi4>
}
     50e:	86 2f       	mov	r24, r22
     510:	81 95       	neg	r24
     512:	08 95       	ret

00000514 <__vector_15>:
static left_ref = 0; 
static mid_ref = 127;
static scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     514:	1f 92       	push	r1
     516:	0f 92       	push	r0
     518:	0f b6       	in	r0, 0x3f	; 63
     51a:	0f 92       	push	r0
     51c:	11 24       	eor	r1, r1
     51e:	0b b6       	in	r0, 0x3b	; 59
     520:	0f 92       	push	r0
     522:	4f 92       	push	r4
     524:	5f 92       	push	r5
     526:	6f 92       	push	r6
     528:	7f 92       	push	r7
     52a:	8f 92       	push	r8
     52c:	9f 92       	push	r9
     52e:	af 92       	push	r10
     530:	bf 92       	push	r11
     532:	cf 92       	push	r12
     534:	df 92       	push	r13
     536:	ef 92       	push	r14
     538:	ff 92       	push	r15
     53a:	2f 93       	push	r18
     53c:	3f 93       	push	r19
     53e:	4f 93       	push	r20
     540:	5f 93       	push	r21
     542:	6f 93       	push	r22
     544:	7f 93       	push	r23
     546:	8f 93       	push	r24
     548:	9f 93       	push	r25
     54a:	af 93       	push	r26
     54c:	bf 93       	push	r27
     54e:	cf 93       	push	r28
     550:	df 93       	push	r29
     552:	ef 93       	push	r30
     554:	ff 93       	push	r31
	
	
	can_message_t *msg;
	CAN_recieve_data(msg);
     556:	c0 e0       	ldi	r28, 0x00	; 0
     558:	d0 e0       	ldi	r29, 0x00	; 0
     55a:	ce 01       	movw	r24, r28
     55c:	4b de       	rcall	.-874    	; 0x1f4 <CAN_recieve_data>
	
	uint8_t ref = msg->data[0];
     55e:	cb 81       	ldd	r28, Y+3	; 0x03
	uint8_t measured = PID_scale(MOTOR_read());
     560:	6f df       	rcall	.-290    	; 0x440 <MOTOR_read>
     562:	cd df       	rcall	.-102    	; 0x4fe <PID_scale>
	
	error = ref - measured;
     564:	d0 e0       	ldi	r29, 0x00	; 0
     566:	c8 1b       	sub	r28, r24
     568:	d1 09       	sbc	r29, r1
     56a:	d0 93 ce 02 	sts	0x02CE, r29
     56e:	c0 93 cd 02 	sts	0x02CD, r28
	
	integral += error*dt;
     572:	be 01       	movw	r22, r28
     574:	88 27       	eor	r24, r24
     576:	77 fd       	sbrc	r23, 7
     578:	80 95       	com	r24
     57a:	98 2f       	mov	r25, r24
     57c:	73 d3       	rcall	.+1766   	; 0xc64 <__floatsisf>
     57e:	4b 01       	movw	r8, r22
     580:	5c 01       	movw	r10, r24
     582:	40 90 06 02 	lds	r4, 0x0206
     586:	50 90 07 02 	lds	r5, 0x0207
     58a:	60 90 08 02 	lds	r6, 0x0208
     58e:	70 90 09 02 	lds	r7, 0x0209
     592:	a3 01       	movw	r20, r6
     594:	92 01       	movw	r18, r4
     596:	1a d4       	rcall	.+2100   	; 0xdcc <__mulsf3>
     598:	20 91 cf 02 	lds	r18, 0x02CF
     59c:	30 91 d0 02 	lds	r19, 0x02D0
     5a0:	40 91 d1 02 	lds	r20, 0x02D1
     5a4:	50 91 d2 02 	lds	r21, 0x02D2
     5a8:	5f d2       	rcall	.+1214   	; 0xa68 <__addsf3>
     5aa:	6b 01       	movw	r12, r22
     5ac:	7c 01       	movw	r14, r24
     5ae:	60 93 cf 02 	sts	0x02CF, r22
     5b2:	70 93 d0 02 	sts	0x02D0, r23
     5b6:	80 93 d1 02 	sts	0x02D1, r24
     5ba:	90 93 d2 02 	sts	0x02D2, r25
	double derivative = -(error - prev_error)/dt;
     5be:	60 91 cb 02 	lds	r22, 0x02CB
     5c2:	70 91 cc 02 	lds	r23, 0x02CC
     5c6:	6c 1b       	sub	r22, r28
     5c8:	7d 0b       	sbc	r23, r29
     5ca:	88 27       	eor	r24, r24
     5cc:	77 fd       	sbrc	r23, 7
     5ce:	80 95       	com	r24
     5d0:	98 2f       	mov	r25, r24
     5d2:	48 d3       	rcall	.+1680   	; 0xc64 <__floatsisf>
     5d4:	a3 01       	movw	r20, r6
     5d6:	92 01       	movw	r18, r4
     5d8:	af d2       	rcall	.+1374   	; 0xb38 <__divsf3>
     5da:	2b 01       	movw	r4, r22
     5dc:	3c 01       	movw	r6, r24
	prev_error = error; 
     5de:	d0 93 cc 02 	sts	0x02CC, r29
     5e2:	c0 93 cb 02 	sts	0x02CB, r28
	double gain =  Kp * error + Ki * integral + Kd * derivative;
     5e6:	20 91 12 02 	lds	r18, 0x0212
     5ea:	30 91 13 02 	lds	r19, 0x0213
     5ee:	40 91 14 02 	lds	r20, 0x0214
     5f2:	50 91 15 02 	lds	r21, 0x0215
     5f6:	c5 01       	movw	r24, r10
     5f8:	b4 01       	movw	r22, r8
     5fa:	e8 d3       	rcall	.+2000   	; 0xdcc <__mulsf3>
     5fc:	4b 01       	movw	r8, r22
     5fe:	5c 01       	movw	r10, r24
     600:	20 91 0e 02 	lds	r18, 0x020E
     604:	30 91 0f 02 	lds	r19, 0x020F
     608:	40 91 10 02 	lds	r20, 0x0210
     60c:	50 91 11 02 	lds	r21, 0x0211
     610:	c7 01       	movw	r24, r14
     612:	b6 01       	movw	r22, r12
     614:	db d3       	rcall	.+1974   	; 0xdcc <__mulsf3>
     616:	9b 01       	movw	r18, r22
     618:	ac 01       	movw	r20, r24
     61a:	c5 01       	movw	r24, r10
     61c:	b4 01       	movw	r22, r8
     61e:	24 d2       	rcall	.+1096   	; 0xa68 <__addsf3>
     620:	6b 01       	movw	r12, r22
     622:	7c 01       	movw	r14, r24
     624:	20 91 0a 02 	lds	r18, 0x020A
     628:	30 91 0b 02 	lds	r19, 0x020B
     62c:	40 91 0c 02 	lds	r20, 0x020C
     630:	50 91 0d 02 	lds	r21, 0x020D
     634:	c3 01       	movw	r24, r6
     636:	b2 01       	movw	r22, r4
     638:	c9 d3       	rcall	.+1938   	; 0xdcc <__mulsf3>
     63a:	9b 01       	movw	r18, r22
     63c:	ac 01       	movw	r20, r24
     63e:	c7 01       	movw	r24, r14
     640:	b6 01       	movw	r22, r12
     642:	12 d2       	rcall	.+1060   	; 0xa68 <__addsf3>
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     644:	53 d4       	rcall	.+2214   	; 0xeec <abs>
	prev_error = error; 
	double gain =  Kp * error + Ki * integral + Kd * derivative;
	
	uint8_t dir;
	
	if (error > 0) {
     646:	61 e0       	ldi	r22, 0x01	; 1
     648:	1c 16       	cp	r1, r28
     64a:	1d 06       	cpc	r1, r29
     64c:	0c f0       	brlt	.+2      	; 0x650 <__vector_15+0x13c>
     64e:	60 e0       	ldi	r22, 0x00	; 0
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     650:	1a df       	rcall	.-460    	; 0x486 <MOTOR_write>
	

	
}
     652:	ff 91       	pop	r31
     654:	ef 91       	pop	r30
     656:	df 91       	pop	r29
     658:	cf 91       	pop	r28
     65a:	bf 91       	pop	r27
     65c:	af 91       	pop	r26
     65e:	9f 91       	pop	r25
     660:	8f 91       	pop	r24
     662:	7f 91       	pop	r23
     664:	6f 91       	pop	r22
     666:	5f 91       	pop	r21
     668:	4f 91       	pop	r20
     66a:	3f 91       	pop	r19
     66c:	2f 91       	pop	r18
     66e:	ff 90       	pop	r15
     670:	ef 90       	pop	r14
     672:	df 90       	pop	r13
     674:	cf 90       	pop	r12
     676:	bf 90       	pop	r11
     678:	af 90       	pop	r10
     67a:	9f 90       	pop	r9
     67c:	8f 90       	pop	r8
     67e:	7f 90       	pop	r7
     680:	6f 90       	pop	r6
     682:	5f 90       	pop	r5
     684:	4f 90       	pop	r4
     686:	0f 90       	pop	r0
     688:	0b be       	out	0x3b, r0	; 59
     68a:	0f 90       	pop	r0
     68c:	0f be       	out	0x3f, r0	; 63
     68e:	0f 90       	pop	r0
     690:	1f 90       	pop	r1
     692:	18 95       	reti

00000694 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     694:	a0 e8       	ldi	r26, 0x80	; 128
     696:	b0 e0       	ldi	r27, 0x00	; 0
     698:	8c 91       	ld	r24, X
     69a:	8e 7f       	andi	r24, 0xFE	; 254
     69c:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     69e:	8c 91       	ld	r24, X
     6a0:	82 60       	ori	r24, 0x02	; 2
     6a2:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     6a4:	e1 e8       	ldi	r30, 0x81	; 129
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	88 60       	ori	r24, 0x08	; 8
     6ac:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     6ae:	80 81       	ld	r24, Z
     6b0:	80 61       	ori	r24, 0x10	; 16
     6b2:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     6b4:	8c 91       	ld	r24, X
     6b6:	80 68       	ori	r24, 0x80	; 128
     6b8:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     6ba:	80 81       	ld	r24, Z
     6bc:	84 60       	ori	r24, 0x04	; 4
     6be:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     6c0:	80 81       	ld	r24, Z
     6c2:	8d 7f       	andi	r24, 0xFD	; 253
     6c4:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     6c6:	80 81       	ld	r24, Z
     6c8:	81 60       	ori	r24, 0x01	; 1
     6ca:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     6cc:	88 e3       	ldi	r24, 0x38	; 56
     6ce:	91 e0       	ldi	r25, 0x01	; 1
     6d0:	90 93 87 00 	sts	0x0087, r25
     6d4:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     6d8:	85 e1       	ldi	r24, 0x15	; 21
     6da:	90 e0       	ldi	r25, 0x00	; 0
     6dc:	90 93 89 00 	sts	0x0089, r25
     6e0:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     6e4:	25 9a       	sbi	0x04, 5	; 4
     6e6:	08 95       	ret

000006e8 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(void) {
     6e8:	ef 92       	push	r14
     6ea:	ff 92       	push	r15
     6ec:	0f 93       	push	r16
     6ee:	1f 93       	push	r17
     6f0:	cf 93       	push	r28
     6f2:	df 93       	push	r29
     6f4:	cd b7       	in	r28, 0x3d	; 61
     6f6:	de b7       	in	r29, 0x3e	; 62
     6f8:	2b 97       	sbiw	r28, 0x0b	; 11
     6fa:	0f b6       	in	r0, 0x3f	; 63
     6fc:	f8 94       	cli
     6fe:	de bf       	out	0x3e, r29	; 62
     700:	0f be       	out	0x3f, r0	; 63
     702:	cd bf       	out	0x3d, r28	; 61
	
	can_message_t msg;
	printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
     704:	8c e2       	ldi	r24, 0x2C	; 44
     706:	3c de       	rcall	.-904    	; 0x380 <MCP2515_read>
     708:	81 70       	andi	r24, 0x01	; 1
     70a:	1f 92       	push	r1
     70c:	8f 93       	push	r24
     70e:	8a e7       	ldi	r24, 0x7A	; 122
     710:	92 e0       	ldi	r25, 0x02	; 2
     712:	9f 93       	push	r25
     714:	8f 93       	push	r24
     716:	61 d5       	rcall	.+2754   	; 0x11da <printf>
	//if(MCP2515_read(MCP_CANINTF) & 1){
		CAN_recieve_data(&msg);
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	6b dd       	rcall	.-1322   	; 0x1f4 <CAN_recieve_data>
		CAN_print_message(msg);
     71e:	e9 80       	ldd	r14, Y+1	; 0x01
     720:	fa 80       	ldd	r15, Y+2	; 0x02
     722:	0b 81       	ldd	r16, Y+3	; 0x03
     724:	1c 81       	ldd	r17, Y+4	; 0x04
     726:	2d 81       	ldd	r18, Y+5	; 0x05
     728:	3e 81       	ldd	r19, Y+6	; 0x06
     72a:	4f 81       	ldd	r20, Y+7	; 0x07
     72c:	58 85       	ldd	r21, Y+8	; 0x08
     72e:	69 85       	ldd	r22, Y+9	; 0x09
     730:	7a 85       	ldd	r23, Y+10	; 0x0a
     732:	8b 85       	ldd	r24, Y+11	; 0x0b
     734:	93 dd       	rcall	.-1242   	; 0x25c <CAN_print_message>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     736:	41 e0       	ldi	r20, 0x01	; 1
     738:	61 e0       	ldi	r22, 0x01	; 1
     73a:	8c e2       	ldi	r24, 0x2C	; 44
     73c:	2e de       	rcall	.-932    	; 0x39a <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     73e:	6c 81       	ldd	r22, Y+4	; 0x04
     740:	70 e0       	ldi	r23, 0x00	; 0
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	8c d2       	rcall	.+1304   	; 0xc60 <__floatunsisf>
     748:	e6 2e       	mov	r14, r22
     74a:	f7 2e       	mov	r15, r23
     74c:	08 2f       	mov	r16, r24
     74e:	19 2f       	mov	r17, r25
	printf("x_pos = %d\n", x_pos);
     750:	9f 93       	push	r25
     752:	8f 93       	push	r24
     754:	7f 93       	push	r23
     756:	6f 93       	push	r22
     758:	2f e9       	ldi	r18, 0x9F	; 159
     75a:	32 e0       	ldi	r19, 0x02	; 2
     75c:	3f 93       	push	r19
     75e:	2f 93       	push	r18
     760:	3c d5       	rcall	.+2680   	; 0x11da <printf>
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     762:	20 e0       	ldi	r18, 0x00	; 0
     764:	30 e0       	ldi	r19, 0x00	; 0
     766:	4f e7       	ldi	r20, 0x7F	; 127
     768:	53 e4       	ldi	r21, 0x43	; 67
     76a:	6e 2d       	mov	r22, r14
     76c:	7f 2d       	mov	r23, r15
     76e:	80 2f       	mov	r24, r16
     770:	91 2f       	mov	r25, r17
     772:	e2 d1       	rcall	.+964    	; 0xb38 <__divsf3>
     774:	23 e3       	ldi	r18, 0x33	; 51
     776:	33 e3       	ldi	r19, 0x33	; 51
     778:	43 e4       	ldi	r20, 0x43	; 67
     77a:	51 e4       	ldi	r21, 0x41	; 65
     77c:	27 d3       	rcall	.+1614   	; 0xdcc <__mulsf3>
     77e:	2a e9       	ldi	r18, 0x9A	; 154
     780:	39 e9       	ldi	r19, 0x99	; 153
     782:	49 e7       	ldi	r20, 0x79	; 121
     784:	51 e4       	ldi	r21, 0x41	; 65
     786:	70 d1       	rcall	.+736    	; 0xa68 <__addsf3>
     788:	2a e9       	ldi	r18, 0x9A	; 154
     78a:	39 e9       	ldi	r19, 0x99	; 153
     78c:	49 ed       	ldi	r20, 0xD9	; 217
     78e:	5f e3       	ldi	r21, 0x3F	; 63
     790:	6a d1       	rcall	.+724    	; 0xa66 <__subsf3>
     792:	0f b6       	in	r0, 0x3f	; 63
     794:	f8 94       	cli
     796:	de bf       	out	0x3e, r29	; 62
     798:	0f be       	out	0x3f, r0	; 63
     79a:	cd bf       	out	0x3d, r28	; 61
	
}
     79c:	2b 96       	adiw	r28, 0x0b	; 11
     79e:	0f b6       	in	r0, 0x3f	; 63
     7a0:	f8 94       	cli
     7a2:	de bf       	out	0x3e, r29	; 62
     7a4:	0f be       	out	0x3f, r0	; 63
     7a6:	cd bf       	out	0x3d, r28	; 61
     7a8:	df 91       	pop	r29
     7aa:	cf 91       	pop	r28
     7ac:	1f 91       	pop	r17
     7ae:	0f 91       	pop	r16
     7b0:	ff 90       	pop	r15
     7b2:	ef 90       	pop	r14
     7b4:	08 95       	ret

000007b6 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     7b6:	cf 92       	push	r12
     7b8:	df 92       	push	r13
     7ba:	ef 92       	push	r14
     7bc:	ff 92       	push	r15
     7be:	6b 01       	movw	r12, r22
     7c0:	7c 01       	movw	r14, r24
	
	if (val >= PWM_max) {
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	4c ee       	ldi	r20, 0xEC	; 236
     7c8:	51 e4       	ldi	r21, 0x41	; 65
     7ca:	fc d2       	rcall	.+1528   	; 0xdc4 <__gesf2>
     7cc:	88 23       	and	r24, r24
     7ce:	3c f0       	brlt	.+14     	; 0x7de <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     7d0:	8d e1       	ldi	r24, 0x1D	; 29
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	90 93 89 00 	sts	0x0089, r25
     7d8:	80 93 88 00 	sts	0x0088, r24
     7dc:	18 c0       	rjmp	.+48     	; 0x80e <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     7de:	27 e6       	ldi	r18, 0x67	; 103
     7e0:	36 e6       	ldi	r19, 0x66	; 102
     7e2:	4e e5       	ldi	r20, 0x5E	; 94
     7e4:	51 e4       	ldi	r21, 0x41	; 65
     7e6:	c7 01       	movw	r24, r14
     7e8:	b6 01       	movw	r22, r12
     7ea:	a2 d1       	rcall	.+836    	; 0xb30 <__cmpsf2>
     7ec:	18 16       	cp	r1, r24
     7ee:	3c f0       	brlt	.+14     	; 0x7fe <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     7f0:	8d e0       	ldi	r24, 0x0D	; 13
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	90 93 89 00 	sts	0x0089, r25
     7f8:	80 93 88 00 	sts	0x0088, r24
     7fc:	08 c0       	rjmp	.+16     	; 0x80e <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     7fe:	c7 01       	movw	r24, r14
     800:	b6 01       	movw	r22, r12
     802:	02 d2       	rcall	.+1028   	; 0xc08 <__fixunssfsi>
     804:	70 e0       	ldi	r23, 0x00	; 0
     806:	70 93 89 00 	sts	0x0089, r23
     80a:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     80e:	ff 90       	pop	r15
     810:	ef 90       	pop	r14
     812:	df 90       	pop	r13
     814:	cf 90       	pop	r12
     816:	08 95       	ret

00000818 <SPI_init>:
     818:	21 9a       	sbi	0x04, 1	; 4
     81a:	22 9a       	sbi	0x04, 2	; 4
     81c:	27 9a       	sbi	0x04, 7	; 4
     81e:	20 9a       	sbi	0x04, 0	; 4
     820:	23 98       	cbi	0x04, 3	; 4
     822:	8c b5       	in	r24, 0x2c	; 44
     824:	81 65       	ori	r24, 0x51	; 81
     826:	8c bd       	out	0x2c, r24	; 44
     828:	08 95       	ret

0000082a <SPI_send>:
     82a:	8e bd       	out	0x2e, r24	; 46
     82c:	0d b4       	in	r0, 0x2d	; 45
     82e:	07 fe       	sbrs	r0, 7
     830:	fd cf       	rjmp	.-6      	; 0x82c <SPI_send+0x2>
     832:	08 95       	ret

00000834 <SPI_read>:
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	f9 df       	rcall	.-14     	; 0x82a <SPI_send>
     838:	8e b5       	in	r24, 0x2e	; 46
     83a:	08 95       	ret

0000083c <SPI_enable_chipselect>:
     83c:	2f 98       	cbi	0x05, 7	; 5
     83e:	08 95       	ret

00000840 <SPI_disable_chipselect>:
     840:	2f 9a       	sbi	0x05, 7	; 5
     842:	08 95       	ret

00000844 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     844:	8c e0       	ldi	r24, 0x0C	; 12
     846:	80 93 b8 00 	sts	0x00B8, r24
     84a:	8f ef       	ldi	r24, 0xFF	; 255
     84c:	80 93 bb 00 	sts	0x00BB, r24
     850:	84 e0       	ldi	r24, 0x04	; 4
     852:	80 93 bc 00 	sts	0x00BC, r24
     856:	08 95       	ret

00000858 <TWI_Start_Transceiver_With_Data>:
     858:	ec eb       	ldi	r30, 0xBC	; 188
     85a:	f0 e0       	ldi	r31, 0x00	; 0
     85c:	20 81       	ld	r18, Z
     85e:	20 fd       	sbrc	r18, 0
     860:	fd cf       	rjmp	.-6      	; 0x85c <TWI_Start_Transceiver_With_Data+0x4>
     862:	60 93 d5 02 	sts	0x02D5, r22
     866:	fc 01       	movw	r30, r24
     868:	20 81       	ld	r18, Z
     86a:	20 93 d6 02 	sts	0x02D6, r18
     86e:	20 fd       	sbrc	r18, 0
     870:	0c c0       	rjmp	.+24     	; 0x88a <TWI_Start_Transceiver_With_Data+0x32>
     872:	62 30       	cpi	r22, 0x02	; 2
     874:	50 f0       	brcs	.+20     	; 0x88a <TWI_Start_Transceiver_With_Data+0x32>
     876:	dc 01       	movw	r26, r24
     878:	11 96       	adiw	r26, 0x01	; 1
     87a:	e7 ed       	ldi	r30, 0xD7	; 215
     87c:	f2 e0       	ldi	r31, 0x02	; 2
     87e:	81 e0       	ldi	r24, 0x01	; 1
     880:	9d 91       	ld	r25, X+
     882:	91 93       	st	Z+, r25
     884:	8f 5f       	subi	r24, 0xFF	; 255
     886:	86 13       	cpse	r24, r22
     888:	fb cf       	rjmp	.-10     	; 0x880 <TWI_Start_Transceiver_With_Data+0x28>
     88a:	10 92 d4 02 	sts	0x02D4, r1
     88e:	88 ef       	ldi	r24, 0xF8	; 248
     890:	80 93 16 02 	sts	0x0216, r24
     894:	85 ea       	ldi	r24, 0xA5	; 165
     896:	80 93 bc 00 	sts	0x00BC, r24
     89a:	08 95       	ret

0000089c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     89c:	1f 92       	push	r1
     89e:	0f 92       	push	r0
     8a0:	0f b6       	in	r0, 0x3f	; 63
     8a2:	0f 92       	push	r0
     8a4:	11 24       	eor	r1, r1
     8a6:	0b b6       	in	r0, 0x3b	; 59
     8a8:	0f 92       	push	r0
     8aa:	2f 93       	push	r18
     8ac:	3f 93       	push	r19
     8ae:	8f 93       	push	r24
     8b0:	9f 93       	push	r25
     8b2:	af 93       	push	r26
     8b4:	bf 93       	push	r27
     8b6:	ef 93       	push	r30
     8b8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     8ba:	80 91 b9 00 	lds	r24, 0x00B9
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	fc 01       	movw	r30, r24
     8c2:	38 97       	sbiw	r30, 0x08	; 8
     8c4:	e1 35       	cpi	r30, 0x51	; 81
     8c6:	f1 05       	cpc	r31, r1
     8c8:	08 f0       	brcs	.+2      	; 0x8cc <__vector_39+0x30>
     8ca:	55 c0       	rjmp	.+170    	; 0x976 <__vector_39+0xda>
     8cc:	ee 58       	subi	r30, 0x8E	; 142
     8ce:	ff 4f       	sbci	r31, 0xFF	; 255
     8d0:	f3 c2       	rjmp	.+1510   	; 0xeb8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8d2:	10 92 d3 02 	sts	0x02D3, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8d6:	e0 91 d3 02 	lds	r30, 0x02D3
     8da:	80 91 d5 02 	lds	r24, 0x02D5
     8de:	e8 17       	cp	r30, r24
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8e2:	81 e0       	ldi	r24, 0x01	; 1
     8e4:	8e 0f       	add	r24, r30
     8e6:	80 93 d3 02 	sts	0x02D3, r24
     8ea:	f0 e0       	ldi	r31, 0x00	; 0
     8ec:	ea 52       	subi	r30, 0x2A	; 42
     8ee:	fd 4f       	sbci	r31, 0xFD	; 253
     8f0:	80 81       	ld	r24, Z
     8f2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f6:	85 e8       	ldi	r24, 0x85	; 133
     8f8:	80 93 bc 00 	sts	0x00BC, r24
     8fc:	43 c0       	rjmp	.+134    	; 0x984 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8fe:	80 91 d4 02 	lds	r24, 0x02D4
     902:	81 60       	ori	r24, 0x01	; 1
     904:	80 93 d4 02 	sts	0x02D4, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     908:	84 e9       	ldi	r24, 0x94	; 148
     90a:	80 93 bc 00 	sts	0x00BC, r24
     90e:	3a c0       	rjmp	.+116    	; 0x984 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     910:	e0 91 d3 02 	lds	r30, 0x02D3
     914:	81 e0       	ldi	r24, 0x01	; 1
     916:	8e 0f       	add	r24, r30
     918:	80 93 d3 02 	sts	0x02D3, r24
     91c:	80 91 bb 00 	lds	r24, 0x00BB
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	ea 52       	subi	r30, 0x2A	; 42
     924:	fd 4f       	sbci	r31, 0xFD	; 253
     926:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     928:	20 91 d3 02 	lds	r18, 0x02D3
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	80 91 d5 02 	lds	r24, 0x02D5
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	01 97       	sbiw	r24, 0x01	; 1
     936:	28 17       	cp	r18, r24
     938:	39 07       	cpc	r19, r25
     93a:	24 f4       	brge	.+8      	; 0x944 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     93c:	85 ec       	ldi	r24, 0xC5	; 197
     93e:	80 93 bc 00 	sts	0x00BC, r24
     942:	20 c0       	rjmp	.+64     	; 0x984 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     944:	85 e8       	ldi	r24, 0x85	; 133
     946:	80 93 bc 00 	sts	0x00BC, r24
     94a:	1c c0       	rjmp	.+56     	; 0x984 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     94c:	80 91 bb 00 	lds	r24, 0x00BB
     950:	e0 91 d3 02 	lds	r30, 0x02D3
     954:	f0 e0       	ldi	r31, 0x00	; 0
     956:	ea 52       	subi	r30, 0x2A	; 42
     958:	fd 4f       	sbci	r31, 0xFD	; 253
     95a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     95c:	80 91 d4 02 	lds	r24, 0x02D4
     960:	81 60       	ori	r24, 0x01	; 1
     962:	80 93 d4 02 	sts	0x02D4, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     966:	84 e9       	ldi	r24, 0x94	; 148
     968:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     96c:	0b c0       	rjmp	.+22     	; 0x984 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     96e:	85 ea       	ldi	r24, 0xA5	; 165
     970:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     974:	07 c0       	rjmp	.+14     	; 0x984 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     976:	80 91 b9 00 	lds	r24, 0x00B9
     97a:	80 93 16 02 	sts	0x0216, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     97e:	84 e0       	ldi	r24, 0x04	; 4
     980:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     984:	ff 91       	pop	r31
     986:	ef 91       	pop	r30
     988:	bf 91       	pop	r27
     98a:	af 91       	pop	r26
     98c:	9f 91       	pop	r25
     98e:	8f 91       	pop	r24
     990:	3f 91       	pop	r19
     992:	2f 91       	pop	r18
     994:	0f 90       	pop	r0
     996:	0b be       	out	0x3b, r0	; 59
     998:	0f 90       	pop	r0
     99a:	0f be       	out	0x3f, r0	; 63
     99c:	0f 90       	pop	r0
     99e:	1f 90       	pop	r1
     9a0:	18 95       	reti

000009a2 <UART_Init>:
     9a2:	90 93 c5 00 	sts	0x00C5, r25
     9a6:	80 93 c4 00 	sts	0x00C4, r24
     9aa:	88 e1       	ldi	r24, 0x18	; 24
     9ac:	80 93 c1 00 	sts	0x00C1, r24
     9b0:	8e e0       	ldi	r24, 0x0E	; 14
     9b2:	80 93 c2 00 	sts	0x00C2, r24
     9b6:	f8 94       	cli
     9b8:	e1 ec       	ldi	r30, 0xC1	; 193
     9ba:	f0 e0       	ldi	r31, 0x00	; 0
     9bc:	80 81       	ld	r24, Z
     9be:	80 68       	ori	r24, 0x80	; 128
     9c0:	80 83       	st	Z, r24
     9c2:	e0 ec       	ldi	r30, 0xC0	; 192
     9c4:	f0 e0       	ldi	r31, 0x00	; 0
     9c6:	80 81       	ld	r24, Z
     9c8:	80 68       	ori	r24, 0x80	; 128
     9ca:	80 83       	st	Z, r24
     9cc:	78 94       	sei
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	08 95       	ret

000009d4 <UART_Transmit>:
     9d4:	e0 ec       	ldi	r30, 0xC0	; 192
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	90 81       	ld	r25, Z
     9da:	95 ff       	sbrs	r25, 5
     9dc:	fd cf       	rjmp	.-6      	; 0x9d8 <UART_Transmit+0x4>
     9de:	80 93 c6 00 	sts	0x00C6, r24
     9e2:	83 e0       	ldi	r24, 0x03	; 3
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	08 95       	ret

000009e8 <UART_Recieve>:
     9e8:	e0 ec       	ldi	r30, 0xC0	; 192
     9ea:	f0 e0       	ldi	r31, 0x00	; 0
     9ec:	80 81       	ld	r24, Z
     9ee:	88 23       	and	r24, r24
     9f0:	ec f7       	brge	.-6      	; 0x9ec <UART_Recieve+0x4>
     9f2:	80 91 c6 00 	lds	r24, 0x00C6
     9f6:	08 95       	ret

000009f8 <main>:
	unsigned char temp = UDR0;
	UART_Transmit(temp); // for  teste at det funker
}


int main(void) {
     9f8:	cf 93       	push	r28
     9fa:	df 93       	push	r29
     9fc:	cd b7       	in	r28, 0x3d	; 61
     9fe:	de b7       	in	r29, 0x3e	; 62
     a00:	2b 97       	sbiw	r28, 0x0b	; 11
     a02:	0f b6       	in	r0, 0x3f	; 63
     a04:	f8 94       	cli
     a06:	de bf       	out	0x3e, r29	; 62
     a08:	0f be       	out	0x3f, r0	; 63
     a0a:	cd bf       	out	0x3d, r28	; 61
	
	//disable alle interrupts
	cli();
     a0c:	f8 94       	cli
	
	DDRA = 0xFF;
     a0e:	8f ef       	ldi	r24, 0xFF	; 255
     a10:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     a12:	87 e6       	ldi	r24, 0x67	; 103
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	c5 df       	rcall	.-118    	; 0x9a2 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     a18:	64 ef       	ldi	r22, 0xF4	; 244
     a1a:	74 e0       	ldi	r23, 0x04	; 4
     a1c:	8a ee       	ldi	r24, 0xEA	; 234
     a1e:	94 e0       	ldi	r25, 0x04	; 4
     a20:	92 d3       	rcall	.+1828   	; 0x1146 <fdevopen>
	//init_SRAM();
	
	
	//printf("hello\n");
	CAN_init();
     a22:	de db       	rcall	.-2116   	; 0x1e0 <CAN_init>
	m.data[0] = (uint8_t) 'H';*/
	//CAN_send_message(&m);
	
	
	//MCP2515_init();
	PWM_init();
     a24:	37 de       	rcall	.-914    	; 0x694 <PWM_init>
	DAC_init();
     a26:	71 dc       	rcall	.-1822   	; 0x30a <DAC_init>
	MOTOR_init();
     a28:	f3 dc       	rcall	.-1562   	; 0x410 <MOTOR_init>
	IR_init();
     a2a:	86 dc       	rcall	.-1780   	; 0x338 <IR_init>
		
		float dc = PWM_get_duty_cycle();
		//printf("dc = %d\n", dc);
		PWM_set_duty_cycle(dc);	
		
		printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(),MOTOR_get_direction());
     a2c:	0b ea       	ldi	r16, 0xAB	; 171
     a2e:	12 e0       	ldi	r17, 0x02	; 2
		CAN_recieve_data(&msg);
		CAN_print_message(msg);
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);*/
		 
		can_message_t msg;
		CAN_recieve_data(&msg);
     a30:	ce 01       	movw	r24, r28
     a32:	01 96       	adiw	r24, 0x01	; 1
     a34:	df db       	rcall	.-2114   	; 0x1f4 <CAN_recieve_data>
		//CAN_print_message(msg);
		
		float dc = PWM_get_duty_cycle();
     a36:	58 de       	rcall	.-848    	; 0x6e8 <PWM_get_duty_cycle>
		//printf("dc = %d\n", dc);
		PWM_set_duty_cycle(dc);	
     a38:	be de       	rcall	.-644    	; 0x7b6 <PWM_set_duty_cycle>
		
		printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(),MOTOR_get_direction());
     a3a:	54 dd       	rcall	.-1368   	; 0x4e4 <MOTOR_get_direction>
     a3c:	f8 2e       	mov	r15, r24
     a3e:	33 dd       	rcall	.-1434   	; 0x4a6 <MOTOR_get_speed>
     a40:	1f 92       	push	r1
     a42:	ff 92       	push	r15
     a44:	1f 92       	push	r1
     a46:	8f 93       	push	r24
     a48:	1f 93       	push	r17
     a4a:	0f 93       	push	r16
     a4c:	c6 d3       	rcall	.+1932   	; 0x11da <printf>
		
		
		
		MOTOR_write(MOTOR_get_speed(), MOTOR_get_direction());
     a4e:	4a dd       	rcall	.-1388   	; 0x4e4 <MOTOR_get_direction>
     a50:	f8 2e       	mov	r15, r24
     a52:	29 dd       	rcall	.-1454   	; 0x4a6 <MOTOR_get_speed>
     a54:	6f 2d       	mov	r22, r15
     a56:	17 dd       	rcall	.-1490   	; 0x486 <MOTOR_write>
     a58:	0f 90       	pop	r0
     a5a:	0f 90       	pop	r0
     a5c:	0f 90       	pop	r0
     a5e:	0f 90       	pop	r0
     a60:	0f 90       	pop	r0
     a62:	0f 90       	pop	r0
     a64:	e5 cf       	rjmp	.-54     	; 0xa30 <main+0x38>

00000a66 <__subsf3>:
     a66:	50 58       	subi	r21, 0x80	; 128

00000a68 <__addsf3>:
     a68:	bb 27       	eor	r27, r27
     a6a:	aa 27       	eor	r26, r26
     a6c:	0e d0       	rcall	.+28     	; 0xa8a <__addsf3x>
     a6e:	70 c1       	rjmp	.+736    	; 0xd50 <__fp_round>
     a70:	61 d1       	rcall	.+706    	; 0xd34 <__fp_pscA>
     a72:	30 f0       	brcs	.+12     	; 0xa80 <__addsf3+0x18>
     a74:	66 d1       	rcall	.+716    	; 0xd42 <__fp_pscB>
     a76:	20 f0       	brcs	.+8      	; 0xa80 <__addsf3+0x18>
     a78:	31 f4       	brne	.+12     	; 0xa86 <__addsf3+0x1e>
     a7a:	9f 3f       	cpi	r25, 0xFF	; 255
     a7c:	11 f4       	brne	.+4      	; 0xa82 <__addsf3+0x1a>
     a7e:	1e f4       	brtc	.+6      	; 0xa86 <__addsf3+0x1e>
     a80:	56 c1       	rjmp	.+684    	; 0xd2e <__fp_nan>
     a82:	0e f4       	brtc	.+2      	; 0xa86 <__addsf3+0x1e>
     a84:	e0 95       	com	r30
     a86:	e7 fb       	bst	r30, 7
     a88:	4c c1       	rjmp	.+664    	; 0xd22 <__fp_inf>

00000a8a <__addsf3x>:
     a8a:	e9 2f       	mov	r30, r25
     a8c:	72 d1       	rcall	.+740    	; 0xd72 <__fp_split3>
     a8e:	80 f3       	brcs	.-32     	; 0xa70 <__addsf3+0x8>
     a90:	ba 17       	cp	r27, r26
     a92:	62 07       	cpc	r22, r18
     a94:	73 07       	cpc	r23, r19
     a96:	84 07       	cpc	r24, r20
     a98:	95 07       	cpc	r25, r21
     a9a:	18 f0       	brcs	.+6      	; 0xaa2 <__addsf3x+0x18>
     a9c:	71 f4       	brne	.+28     	; 0xaba <__addsf3x+0x30>
     a9e:	9e f5       	brtc	.+102    	; 0xb06 <__addsf3x+0x7c>
     aa0:	8a c1       	rjmp	.+788    	; 0xdb6 <__fp_zero>
     aa2:	0e f4       	brtc	.+2      	; 0xaa6 <__addsf3x+0x1c>
     aa4:	e0 95       	com	r30
     aa6:	0b 2e       	mov	r0, r27
     aa8:	ba 2f       	mov	r27, r26
     aaa:	a0 2d       	mov	r26, r0
     aac:	0b 01       	movw	r0, r22
     aae:	b9 01       	movw	r22, r18
     ab0:	90 01       	movw	r18, r0
     ab2:	0c 01       	movw	r0, r24
     ab4:	ca 01       	movw	r24, r20
     ab6:	a0 01       	movw	r20, r0
     ab8:	11 24       	eor	r1, r1
     aba:	ff 27       	eor	r31, r31
     abc:	59 1b       	sub	r21, r25
     abe:	99 f0       	breq	.+38     	; 0xae6 <__addsf3x+0x5c>
     ac0:	59 3f       	cpi	r21, 0xF9	; 249
     ac2:	50 f4       	brcc	.+20     	; 0xad8 <__addsf3x+0x4e>
     ac4:	50 3e       	cpi	r21, 0xE0	; 224
     ac6:	68 f1       	brcs	.+90     	; 0xb22 <__addsf3x+0x98>
     ac8:	1a 16       	cp	r1, r26
     aca:	f0 40       	sbci	r31, 0x00	; 0
     acc:	a2 2f       	mov	r26, r18
     ace:	23 2f       	mov	r18, r19
     ad0:	34 2f       	mov	r19, r20
     ad2:	44 27       	eor	r20, r20
     ad4:	58 5f       	subi	r21, 0xF8	; 248
     ad6:	f3 cf       	rjmp	.-26     	; 0xabe <__addsf3x+0x34>
     ad8:	46 95       	lsr	r20
     ada:	37 95       	ror	r19
     adc:	27 95       	ror	r18
     ade:	a7 95       	ror	r26
     ae0:	f0 40       	sbci	r31, 0x00	; 0
     ae2:	53 95       	inc	r21
     ae4:	c9 f7       	brne	.-14     	; 0xad8 <__addsf3x+0x4e>
     ae6:	7e f4       	brtc	.+30     	; 0xb06 <__addsf3x+0x7c>
     ae8:	1f 16       	cp	r1, r31
     aea:	ba 0b       	sbc	r27, r26
     aec:	62 0b       	sbc	r22, r18
     aee:	73 0b       	sbc	r23, r19
     af0:	84 0b       	sbc	r24, r20
     af2:	ba f0       	brmi	.+46     	; 0xb22 <__addsf3x+0x98>
     af4:	91 50       	subi	r25, 0x01	; 1
     af6:	a1 f0       	breq	.+40     	; 0xb20 <__addsf3x+0x96>
     af8:	ff 0f       	add	r31, r31
     afa:	bb 1f       	adc	r27, r27
     afc:	66 1f       	adc	r22, r22
     afe:	77 1f       	adc	r23, r23
     b00:	88 1f       	adc	r24, r24
     b02:	c2 f7       	brpl	.-16     	; 0xaf4 <__addsf3x+0x6a>
     b04:	0e c0       	rjmp	.+28     	; 0xb22 <__addsf3x+0x98>
     b06:	ba 0f       	add	r27, r26
     b08:	62 1f       	adc	r22, r18
     b0a:	73 1f       	adc	r23, r19
     b0c:	84 1f       	adc	r24, r20
     b0e:	48 f4       	brcc	.+18     	; 0xb22 <__addsf3x+0x98>
     b10:	87 95       	ror	r24
     b12:	77 95       	ror	r23
     b14:	67 95       	ror	r22
     b16:	b7 95       	ror	r27
     b18:	f7 95       	ror	r31
     b1a:	9e 3f       	cpi	r25, 0xFE	; 254
     b1c:	08 f0       	brcs	.+2      	; 0xb20 <__addsf3x+0x96>
     b1e:	b3 cf       	rjmp	.-154    	; 0xa86 <__addsf3+0x1e>
     b20:	93 95       	inc	r25
     b22:	88 0f       	add	r24, r24
     b24:	08 f0       	brcs	.+2      	; 0xb28 <__addsf3x+0x9e>
     b26:	99 27       	eor	r25, r25
     b28:	ee 0f       	add	r30, r30
     b2a:	97 95       	ror	r25
     b2c:	87 95       	ror	r24
     b2e:	08 95       	ret

00000b30 <__cmpsf2>:
     b30:	d4 d0       	rcall	.+424    	; 0xcda <__fp_cmp>
     b32:	08 f4       	brcc	.+2      	; 0xb36 <__cmpsf2+0x6>
     b34:	81 e0       	ldi	r24, 0x01	; 1
     b36:	08 95       	ret

00000b38 <__divsf3>:
     b38:	0c d0       	rcall	.+24     	; 0xb52 <__divsf3x>
     b3a:	0a c1       	rjmp	.+532    	; 0xd50 <__fp_round>
     b3c:	02 d1       	rcall	.+516    	; 0xd42 <__fp_pscB>
     b3e:	40 f0       	brcs	.+16     	; 0xb50 <__divsf3+0x18>
     b40:	f9 d0       	rcall	.+498    	; 0xd34 <__fp_pscA>
     b42:	30 f0       	brcs	.+12     	; 0xb50 <__divsf3+0x18>
     b44:	21 f4       	brne	.+8      	; 0xb4e <__divsf3+0x16>
     b46:	5f 3f       	cpi	r21, 0xFF	; 255
     b48:	19 f0       	breq	.+6      	; 0xb50 <__divsf3+0x18>
     b4a:	eb c0       	rjmp	.+470    	; 0xd22 <__fp_inf>
     b4c:	51 11       	cpse	r21, r1
     b4e:	34 c1       	rjmp	.+616    	; 0xdb8 <__fp_szero>
     b50:	ee c0       	rjmp	.+476    	; 0xd2e <__fp_nan>

00000b52 <__divsf3x>:
     b52:	0f d1       	rcall	.+542    	; 0xd72 <__fp_split3>
     b54:	98 f3       	brcs	.-26     	; 0xb3c <__divsf3+0x4>

00000b56 <__divsf3_pse>:
     b56:	99 23       	and	r25, r25
     b58:	c9 f3       	breq	.-14     	; 0xb4c <__divsf3+0x14>
     b5a:	55 23       	and	r21, r21
     b5c:	b1 f3       	breq	.-20     	; 0xb4a <__divsf3+0x12>
     b5e:	95 1b       	sub	r25, r21
     b60:	55 0b       	sbc	r21, r21
     b62:	bb 27       	eor	r27, r27
     b64:	aa 27       	eor	r26, r26
     b66:	62 17       	cp	r22, r18
     b68:	73 07       	cpc	r23, r19
     b6a:	84 07       	cpc	r24, r20
     b6c:	38 f0       	brcs	.+14     	; 0xb7c <__divsf3_pse+0x26>
     b6e:	9f 5f       	subi	r25, 0xFF	; 255
     b70:	5f 4f       	sbci	r21, 0xFF	; 255
     b72:	22 0f       	add	r18, r18
     b74:	33 1f       	adc	r19, r19
     b76:	44 1f       	adc	r20, r20
     b78:	aa 1f       	adc	r26, r26
     b7a:	a9 f3       	breq	.-22     	; 0xb66 <__divsf3_pse+0x10>
     b7c:	33 d0       	rcall	.+102    	; 0xbe4 <__divsf3_pse+0x8e>
     b7e:	0e 2e       	mov	r0, r30
     b80:	3a f0       	brmi	.+14     	; 0xb90 <__divsf3_pse+0x3a>
     b82:	e0 e8       	ldi	r30, 0x80	; 128
     b84:	30 d0       	rcall	.+96     	; 0xbe6 <__divsf3_pse+0x90>
     b86:	91 50       	subi	r25, 0x01	; 1
     b88:	50 40       	sbci	r21, 0x00	; 0
     b8a:	e6 95       	lsr	r30
     b8c:	00 1c       	adc	r0, r0
     b8e:	ca f7       	brpl	.-14     	; 0xb82 <__divsf3_pse+0x2c>
     b90:	29 d0       	rcall	.+82     	; 0xbe4 <__divsf3_pse+0x8e>
     b92:	fe 2f       	mov	r31, r30
     b94:	27 d0       	rcall	.+78     	; 0xbe4 <__divsf3_pse+0x8e>
     b96:	66 0f       	add	r22, r22
     b98:	77 1f       	adc	r23, r23
     b9a:	88 1f       	adc	r24, r24
     b9c:	bb 1f       	adc	r27, r27
     b9e:	26 17       	cp	r18, r22
     ba0:	37 07       	cpc	r19, r23
     ba2:	48 07       	cpc	r20, r24
     ba4:	ab 07       	cpc	r26, r27
     ba6:	b0 e8       	ldi	r27, 0x80	; 128
     ba8:	09 f0       	breq	.+2      	; 0xbac <__divsf3_pse+0x56>
     baa:	bb 0b       	sbc	r27, r27
     bac:	80 2d       	mov	r24, r0
     bae:	bf 01       	movw	r22, r30
     bb0:	ff 27       	eor	r31, r31
     bb2:	93 58       	subi	r25, 0x83	; 131
     bb4:	5f 4f       	sbci	r21, 0xFF	; 255
     bb6:	2a f0       	brmi	.+10     	; 0xbc2 <__divsf3_pse+0x6c>
     bb8:	9e 3f       	cpi	r25, 0xFE	; 254
     bba:	51 05       	cpc	r21, r1
     bbc:	68 f0       	brcs	.+26     	; 0xbd8 <__divsf3_pse+0x82>
     bbe:	b1 c0       	rjmp	.+354    	; 0xd22 <__fp_inf>
     bc0:	fb c0       	rjmp	.+502    	; 0xdb8 <__fp_szero>
     bc2:	5f 3f       	cpi	r21, 0xFF	; 255
     bc4:	ec f3       	brlt	.-6      	; 0xbc0 <__divsf3_pse+0x6a>
     bc6:	98 3e       	cpi	r25, 0xE8	; 232
     bc8:	dc f3       	brlt	.-10     	; 0xbc0 <__divsf3_pse+0x6a>
     bca:	86 95       	lsr	r24
     bcc:	77 95       	ror	r23
     bce:	67 95       	ror	r22
     bd0:	b7 95       	ror	r27
     bd2:	f7 95       	ror	r31
     bd4:	9f 5f       	subi	r25, 0xFF	; 255
     bd6:	c9 f7       	brne	.-14     	; 0xbca <__divsf3_pse+0x74>
     bd8:	88 0f       	add	r24, r24
     bda:	91 1d       	adc	r25, r1
     bdc:	96 95       	lsr	r25
     bde:	87 95       	ror	r24
     be0:	97 f9       	bld	r25, 7
     be2:	08 95       	ret
     be4:	e1 e0       	ldi	r30, 0x01	; 1
     be6:	66 0f       	add	r22, r22
     be8:	77 1f       	adc	r23, r23
     bea:	88 1f       	adc	r24, r24
     bec:	bb 1f       	adc	r27, r27
     bee:	62 17       	cp	r22, r18
     bf0:	73 07       	cpc	r23, r19
     bf2:	84 07       	cpc	r24, r20
     bf4:	ba 07       	cpc	r27, r26
     bf6:	20 f0       	brcs	.+8      	; 0xc00 <__divsf3_pse+0xaa>
     bf8:	62 1b       	sub	r22, r18
     bfa:	73 0b       	sbc	r23, r19
     bfc:	84 0b       	sbc	r24, r20
     bfe:	ba 0b       	sbc	r27, r26
     c00:	ee 1f       	adc	r30, r30
     c02:	88 f7       	brcc	.-30     	; 0xbe6 <__divsf3_pse+0x90>
     c04:	e0 95       	com	r30
     c06:	08 95       	ret

00000c08 <__fixunssfsi>:
     c08:	bc d0       	rcall	.+376    	; 0xd82 <__fp_splitA>
     c0a:	88 f0       	brcs	.+34     	; 0xc2e <__fixunssfsi+0x26>
     c0c:	9f 57       	subi	r25, 0x7F	; 127
     c0e:	90 f0       	brcs	.+36     	; 0xc34 <__fixunssfsi+0x2c>
     c10:	b9 2f       	mov	r27, r25
     c12:	99 27       	eor	r25, r25
     c14:	b7 51       	subi	r27, 0x17	; 23
     c16:	a0 f0       	brcs	.+40     	; 0xc40 <__fixunssfsi+0x38>
     c18:	d1 f0       	breq	.+52     	; 0xc4e <__fixunssfsi+0x46>
     c1a:	66 0f       	add	r22, r22
     c1c:	77 1f       	adc	r23, r23
     c1e:	88 1f       	adc	r24, r24
     c20:	99 1f       	adc	r25, r25
     c22:	1a f0       	brmi	.+6      	; 0xc2a <__fixunssfsi+0x22>
     c24:	ba 95       	dec	r27
     c26:	c9 f7       	brne	.-14     	; 0xc1a <__fixunssfsi+0x12>
     c28:	12 c0       	rjmp	.+36     	; 0xc4e <__fixunssfsi+0x46>
     c2a:	b1 30       	cpi	r27, 0x01	; 1
     c2c:	81 f0       	breq	.+32     	; 0xc4e <__fixunssfsi+0x46>
     c2e:	c3 d0       	rcall	.+390    	; 0xdb6 <__fp_zero>
     c30:	b1 e0       	ldi	r27, 0x01	; 1
     c32:	08 95       	ret
     c34:	c0 c0       	rjmp	.+384    	; 0xdb6 <__fp_zero>
     c36:	67 2f       	mov	r22, r23
     c38:	78 2f       	mov	r23, r24
     c3a:	88 27       	eor	r24, r24
     c3c:	b8 5f       	subi	r27, 0xF8	; 248
     c3e:	39 f0       	breq	.+14     	; 0xc4e <__fixunssfsi+0x46>
     c40:	b9 3f       	cpi	r27, 0xF9	; 249
     c42:	cc f3       	brlt	.-14     	; 0xc36 <__fixunssfsi+0x2e>
     c44:	86 95       	lsr	r24
     c46:	77 95       	ror	r23
     c48:	67 95       	ror	r22
     c4a:	b3 95       	inc	r27
     c4c:	d9 f7       	brne	.-10     	; 0xc44 <__fixunssfsi+0x3c>
     c4e:	3e f4       	brtc	.+14     	; 0xc5e <__fixunssfsi+0x56>
     c50:	90 95       	com	r25
     c52:	80 95       	com	r24
     c54:	70 95       	com	r23
     c56:	61 95       	neg	r22
     c58:	7f 4f       	sbci	r23, 0xFF	; 255
     c5a:	8f 4f       	sbci	r24, 0xFF	; 255
     c5c:	9f 4f       	sbci	r25, 0xFF	; 255
     c5e:	08 95       	ret

00000c60 <__floatunsisf>:
     c60:	e8 94       	clt
     c62:	09 c0       	rjmp	.+18     	; 0xc76 <__floatsisf+0x12>

00000c64 <__floatsisf>:
     c64:	97 fb       	bst	r25, 7
     c66:	3e f4       	brtc	.+14     	; 0xc76 <__floatsisf+0x12>
     c68:	90 95       	com	r25
     c6a:	80 95       	com	r24
     c6c:	70 95       	com	r23
     c6e:	61 95       	neg	r22
     c70:	7f 4f       	sbci	r23, 0xFF	; 255
     c72:	8f 4f       	sbci	r24, 0xFF	; 255
     c74:	9f 4f       	sbci	r25, 0xFF	; 255
     c76:	99 23       	and	r25, r25
     c78:	a9 f0       	breq	.+42     	; 0xca4 <__floatsisf+0x40>
     c7a:	f9 2f       	mov	r31, r25
     c7c:	96 e9       	ldi	r25, 0x96	; 150
     c7e:	bb 27       	eor	r27, r27
     c80:	93 95       	inc	r25
     c82:	f6 95       	lsr	r31
     c84:	87 95       	ror	r24
     c86:	77 95       	ror	r23
     c88:	67 95       	ror	r22
     c8a:	b7 95       	ror	r27
     c8c:	f1 11       	cpse	r31, r1
     c8e:	f8 cf       	rjmp	.-16     	; 0xc80 <__floatsisf+0x1c>
     c90:	fa f4       	brpl	.+62     	; 0xcd0 <__floatsisf+0x6c>
     c92:	bb 0f       	add	r27, r27
     c94:	11 f4       	brne	.+4      	; 0xc9a <__floatsisf+0x36>
     c96:	60 ff       	sbrs	r22, 0
     c98:	1b c0       	rjmp	.+54     	; 0xcd0 <__floatsisf+0x6c>
     c9a:	6f 5f       	subi	r22, 0xFF	; 255
     c9c:	7f 4f       	sbci	r23, 0xFF	; 255
     c9e:	8f 4f       	sbci	r24, 0xFF	; 255
     ca0:	9f 4f       	sbci	r25, 0xFF	; 255
     ca2:	16 c0       	rjmp	.+44     	; 0xcd0 <__floatsisf+0x6c>
     ca4:	88 23       	and	r24, r24
     ca6:	11 f0       	breq	.+4      	; 0xcac <__floatsisf+0x48>
     ca8:	96 e9       	ldi	r25, 0x96	; 150
     caa:	11 c0       	rjmp	.+34     	; 0xcce <__floatsisf+0x6a>
     cac:	77 23       	and	r23, r23
     cae:	21 f0       	breq	.+8      	; 0xcb8 <__floatsisf+0x54>
     cb0:	9e e8       	ldi	r25, 0x8E	; 142
     cb2:	87 2f       	mov	r24, r23
     cb4:	76 2f       	mov	r23, r22
     cb6:	05 c0       	rjmp	.+10     	; 0xcc2 <__floatsisf+0x5e>
     cb8:	66 23       	and	r22, r22
     cba:	71 f0       	breq	.+28     	; 0xcd8 <__floatsisf+0x74>
     cbc:	96 e8       	ldi	r25, 0x86	; 134
     cbe:	86 2f       	mov	r24, r22
     cc0:	70 e0       	ldi	r23, 0x00	; 0
     cc2:	60 e0       	ldi	r22, 0x00	; 0
     cc4:	2a f0       	brmi	.+10     	; 0xcd0 <__floatsisf+0x6c>
     cc6:	9a 95       	dec	r25
     cc8:	66 0f       	add	r22, r22
     cca:	77 1f       	adc	r23, r23
     ccc:	88 1f       	adc	r24, r24
     cce:	da f7       	brpl	.-10     	; 0xcc6 <__floatsisf+0x62>
     cd0:	88 0f       	add	r24, r24
     cd2:	96 95       	lsr	r25
     cd4:	87 95       	ror	r24
     cd6:	97 f9       	bld	r25, 7
     cd8:	08 95       	ret

00000cda <__fp_cmp>:
     cda:	99 0f       	add	r25, r25
     cdc:	00 08       	sbc	r0, r0
     cde:	55 0f       	add	r21, r21
     ce0:	aa 0b       	sbc	r26, r26
     ce2:	e0 e8       	ldi	r30, 0x80	; 128
     ce4:	fe ef       	ldi	r31, 0xFE	; 254
     ce6:	16 16       	cp	r1, r22
     ce8:	17 06       	cpc	r1, r23
     cea:	e8 07       	cpc	r30, r24
     cec:	f9 07       	cpc	r31, r25
     cee:	c0 f0       	brcs	.+48     	; 0xd20 <__fp_cmp+0x46>
     cf0:	12 16       	cp	r1, r18
     cf2:	13 06       	cpc	r1, r19
     cf4:	e4 07       	cpc	r30, r20
     cf6:	f5 07       	cpc	r31, r21
     cf8:	98 f0       	brcs	.+38     	; 0xd20 <__fp_cmp+0x46>
     cfa:	62 1b       	sub	r22, r18
     cfc:	73 0b       	sbc	r23, r19
     cfe:	84 0b       	sbc	r24, r20
     d00:	95 0b       	sbc	r25, r21
     d02:	39 f4       	brne	.+14     	; 0xd12 <__fp_cmp+0x38>
     d04:	0a 26       	eor	r0, r26
     d06:	61 f0       	breq	.+24     	; 0xd20 <__fp_cmp+0x46>
     d08:	23 2b       	or	r18, r19
     d0a:	24 2b       	or	r18, r20
     d0c:	25 2b       	or	r18, r21
     d0e:	21 f4       	brne	.+8      	; 0xd18 <__fp_cmp+0x3e>
     d10:	08 95       	ret
     d12:	0a 26       	eor	r0, r26
     d14:	09 f4       	brne	.+2      	; 0xd18 <__fp_cmp+0x3e>
     d16:	a1 40       	sbci	r26, 0x01	; 1
     d18:	a6 95       	lsr	r26
     d1a:	8f ef       	ldi	r24, 0xFF	; 255
     d1c:	81 1d       	adc	r24, r1
     d1e:	81 1d       	adc	r24, r1
     d20:	08 95       	ret

00000d22 <__fp_inf>:
     d22:	97 f9       	bld	r25, 7
     d24:	9f 67       	ori	r25, 0x7F	; 127
     d26:	80 e8       	ldi	r24, 0x80	; 128
     d28:	70 e0       	ldi	r23, 0x00	; 0
     d2a:	60 e0       	ldi	r22, 0x00	; 0
     d2c:	08 95       	ret

00000d2e <__fp_nan>:
     d2e:	9f ef       	ldi	r25, 0xFF	; 255
     d30:	80 ec       	ldi	r24, 0xC0	; 192
     d32:	08 95       	ret

00000d34 <__fp_pscA>:
     d34:	00 24       	eor	r0, r0
     d36:	0a 94       	dec	r0
     d38:	16 16       	cp	r1, r22
     d3a:	17 06       	cpc	r1, r23
     d3c:	18 06       	cpc	r1, r24
     d3e:	09 06       	cpc	r0, r25
     d40:	08 95       	ret

00000d42 <__fp_pscB>:
     d42:	00 24       	eor	r0, r0
     d44:	0a 94       	dec	r0
     d46:	12 16       	cp	r1, r18
     d48:	13 06       	cpc	r1, r19
     d4a:	14 06       	cpc	r1, r20
     d4c:	05 06       	cpc	r0, r21
     d4e:	08 95       	ret

00000d50 <__fp_round>:
     d50:	09 2e       	mov	r0, r25
     d52:	03 94       	inc	r0
     d54:	00 0c       	add	r0, r0
     d56:	11 f4       	brne	.+4      	; 0xd5c <__fp_round+0xc>
     d58:	88 23       	and	r24, r24
     d5a:	52 f0       	brmi	.+20     	; 0xd70 <__fp_round+0x20>
     d5c:	bb 0f       	add	r27, r27
     d5e:	40 f4       	brcc	.+16     	; 0xd70 <__fp_round+0x20>
     d60:	bf 2b       	or	r27, r31
     d62:	11 f4       	brne	.+4      	; 0xd68 <__fp_round+0x18>
     d64:	60 ff       	sbrs	r22, 0
     d66:	04 c0       	rjmp	.+8      	; 0xd70 <__fp_round+0x20>
     d68:	6f 5f       	subi	r22, 0xFF	; 255
     d6a:	7f 4f       	sbci	r23, 0xFF	; 255
     d6c:	8f 4f       	sbci	r24, 0xFF	; 255
     d6e:	9f 4f       	sbci	r25, 0xFF	; 255
     d70:	08 95       	ret

00000d72 <__fp_split3>:
     d72:	57 fd       	sbrc	r21, 7
     d74:	90 58       	subi	r25, 0x80	; 128
     d76:	44 0f       	add	r20, r20
     d78:	55 1f       	adc	r21, r21
     d7a:	59 f0       	breq	.+22     	; 0xd92 <__fp_splitA+0x10>
     d7c:	5f 3f       	cpi	r21, 0xFF	; 255
     d7e:	71 f0       	breq	.+28     	; 0xd9c <__fp_splitA+0x1a>
     d80:	47 95       	ror	r20

00000d82 <__fp_splitA>:
     d82:	88 0f       	add	r24, r24
     d84:	97 fb       	bst	r25, 7
     d86:	99 1f       	adc	r25, r25
     d88:	61 f0       	breq	.+24     	; 0xda2 <__fp_splitA+0x20>
     d8a:	9f 3f       	cpi	r25, 0xFF	; 255
     d8c:	79 f0       	breq	.+30     	; 0xdac <__fp_splitA+0x2a>
     d8e:	87 95       	ror	r24
     d90:	08 95       	ret
     d92:	12 16       	cp	r1, r18
     d94:	13 06       	cpc	r1, r19
     d96:	14 06       	cpc	r1, r20
     d98:	55 1f       	adc	r21, r21
     d9a:	f2 cf       	rjmp	.-28     	; 0xd80 <__fp_split3+0xe>
     d9c:	46 95       	lsr	r20
     d9e:	f1 df       	rcall	.-30     	; 0xd82 <__fp_splitA>
     da0:	08 c0       	rjmp	.+16     	; 0xdb2 <__fp_splitA+0x30>
     da2:	16 16       	cp	r1, r22
     da4:	17 06       	cpc	r1, r23
     da6:	18 06       	cpc	r1, r24
     da8:	99 1f       	adc	r25, r25
     daa:	f1 cf       	rjmp	.-30     	; 0xd8e <__fp_splitA+0xc>
     dac:	86 95       	lsr	r24
     dae:	71 05       	cpc	r23, r1
     db0:	61 05       	cpc	r22, r1
     db2:	08 94       	sec
     db4:	08 95       	ret

00000db6 <__fp_zero>:
     db6:	e8 94       	clt

00000db8 <__fp_szero>:
     db8:	bb 27       	eor	r27, r27
     dba:	66 27       	eor	r22, r22
     dbc:	77 27       	eor	r23, r23
     dbe:	cb 01       	movw	r24, r22
     dc0:	97 f9       	bld	r25, 7
     dc2:	08 95       	ret

00000dc4 <__gesf2>:
     dc4:	8a df       	rcall	.-236    	; 0xcda <__fp_cmp>
     dc6:	08 f4       	brcc	.+2      	; 0xdca <__gesf2+0x6>
     dc8:	8f ef       	ldi	r24, 0xFF	; 255
     dca:	08 95       	ret

00000dcc <__mulsf3>:
     dcc:	0b d0       	rcall	.+22     	; 0xde4 <__mulsf3x>
     dce:	c0 cf       	rjmp	.-128    	; 0xd50 <__fp_round>
     dd0:	b1 df       	rcall	.-158    	; 0xd34 <__fp_pscA>
     dd2:	28 f0       	brcs	.+10     	; 0xdde <__mulsf3+0x12>
     dd4:	b6 df       	rcall	.-148    	; 0xd42 <__fp_pscB>
     dd6:	18 f0       	brcs	.+6      	; 0xdde <__mulsf3+0x12>
     dd8:	95 23       	and	r25, r21
     dda:	09 f0       	breq	.+2      	; 0xdde <__mulsf3+0x12>
     ddc:	a2 cf       	rjmp	.-188    	; 0xd22 <__fp_inf>
     dde:	a7 cf       	rjmp	.-178    	; 0xd2e <__fp_nan>
     de0:	11 24       	eor	r1, r1
     de2:	ea cf       	rjmp	.-44     	; 0xdb8 <__fp_szero>

00000de4 <__mulsf3x>:
     de4:	c6 df       	rcall	.-116    	; 0xd72 <__fp_split3>
     de6:	a0 f3       	brcs	.-24     	; 0xdd0 <__mulsf3+0x4>

00000de8 <__mulsf3_pse>:
     de8:	95 9f       	mul	r25, r21
     dea:	d1 f3       	breq	.-12     	; 0xde0 <__mulsf3+0x14>
     dec:	95 0f       	add	r25, r21
     dee:	50 e0       	ldi	r21, 0x00	; 0
     df0:	55 1f       	adc	r21, r21
     df2:	62 9f       	mul	r22, r18
     df4:	f0 01       	movw	r30, r0
     df6:	72 9f       	mul	r23, r18
     df8:	bb 27       	eor	r27, r27
     dfa:	f0 0d       	add	r31, r0
     dfc:	b1 1d       	adc	r27, r1
     dfe:	63 9f       	mul	r22, r19
     e00:	aa 27       	eor	r26, r26
     e02:	f0 0d       	add	r31, r0
     e04:	b1 1d       	adc	r27, r1
     e06:	aa 1f       	adc	r26, r26
     e08:	64 9f       	mul	r22, r20
     e0a:	66 27       	eor	r22, r22
     e0c:	b0 0d       	add	r27, r0
     e0e:	a1 1d       	adc	r26, r1
     e10:	66 1f       	adc	r22, r22
     e12:	82 9f       	mul	r24, r18
     e14:	22 27       	eor	r18, r18
     e16:	b0 0d       	add	r27, r0
     e18:	a1 1d       	adc	r26, r1
     e1a:	62 1f       	adc	r22, r18
     e1c:	73 9f       	mul	r23, r19
     e1e:	b0 0d       	add	r27, r0
     e20:	a1 1d       	adc	r26, r1
     e22:	62 1f       	adc	r22, r18
     e24:	83 9f       	mul	r24, r19
     e26:	a0 0d       	add	r26, r0
     e28:	61 1d       	adc	r22, r1
     e2a:	22 1f       	adc	r18, r18
     e2c:	74 9f       	mul	r23, r20
     e2e:	33 27       	eor	r19, r19
     e30:	a0 0d       	add	r26, r0
     e32:	61 1d       	adc	r22, r1
     e34:	23 1f       	adc	r18, r19
     e36:	84 9f       	mul	r24, r20
     e38:	60 0d       	add	r22, r0
     e3a:	21 1d       	adc	r18, r1
     e3c:	82 2f       	mov	r24, r18
     e3e:	76 2f       	mov	r23, r22
     e40:	6a 2f       	mov	r22, r26
     e42:	11 24       	eor	r1, r1
     e44:	9f 57       	subi	r25, 0x7F	; 127
     e46:	50 40       	sbci	r21, 0x00	; 0
     e48:	8a f0       	brmi	.+34     	; 0xe6c <__mulsf3_pse+0x84>
     e4a:	e1 f0       	breq	.+56     	; 0xe84 <__mulsf3_pse+0x9c>
     e4c:	88 23       	and	r24, r24
     e4e:	4a f0       	brmi	.+18     	; 0xe62 <__mulsf3_pse+0x7a>
     e50:	ee 0f       	add	r30, r30
     e52:	ff 1f       	adc	r31, r31
     e54:	bb 1f       	adc	r27, r27
     e56:	66 1f       	adc	r22, r22
     e58:	77 1f       	adc	r23, r23
     e5a:	88 1f       	adc	r24, r24
     e5c:	91 50       	subi	r25, 0x01	; 1
     e5e:	50 40       	sbci	r21, 0x00	; 0
     e60:	a9 f7       	brne	.-22     	; 0xe4c <__mulsf3_pse+0x64>
     e62:	9e 3f       	cpi	r25, 0xFE	; 254
     e64:	51 05       	cpc	r21, r1
     e66:	70 f0       	brcs	.+28     	; 0xe84 <__mulsf3_pse+0x9c>
     e68:	5c cf       	rjmp	.-328    	; 0xd22 <__fp_inf>
     e6a:	a6 cf       	rjmp	.-180    	; 0xdb8 <__fp_szero>
     e6c:	5f 3f       	cpi	r21, 0xFF	; 255
     e6e:	ec f3       	brlt	.-6      	; 0xe6a <__mulsf3_pse+0x82>
     e70:	98 3e       	cpi	r25, 0xE8	; 232
     e72:	dc f3       	brlt	.-10     	; 0xe6a <__mulsf3_pse+0x82>
     e74:	86 95       	lsr	r24
     e76:	77 95       	ror	r23
     e78:	67 95       	ror	r22
     e7a:	b7 95       	ror	r27
     e7c:	f7 95       	ror	r31
     e7e:	e7 95       	ror	r30
     e80:	9f 5f       	subi	r25, 0xFF	; 255
     e82:	c1 f7       	brne	.-16     	; 0xe74 <__mulsf3_pse+0x8c>
     e84:	fe 2b       	or	r31, r30
     e86:	88 0f       	add	r24, r24
     e88:	91 1d       	adc	r25, r1
     e8a:	96 95       	lsr	r25
     e8c:	87 95       	ror	r24
     e8e:	97 f9       	bld	r25, 7
     e90:	08 95       	ret

00000e92 <__divmodhi4>:
     e92:	97 fb       	bst	r25, 7
     e94:	07 2e       	mov	r0, r23
     e96:	16 f4       	brtc	.+4      	; 0xe9c <__divmodhi4+0xa>
     e98:	00 94       	com	r0
     e9a:	06 d0       	rcall	.+12     	; 0xea8 <__divmodhi4_neg1>
     e9c:	77 fd       	sbrc	r23, 7
     e9e:	08 d0       	rcall	.+16     	; 0xeb0 <__divmodhi4_neg2>
     ea0:	11 d0       	rcall	.+34     	; 0xec4 <__udivmodhi4>
     ea2:	07 fc       	sbrc	r0, 7
     ea4:	05 d0       	rcall	.+10     	; 0xeb0 <__divmodhi4_neg2>
     ea6:	3e f4       	brtc	.+14     	; 0xeb6 <__divmodhi4_exit>

00000ea8 <__divmodhi4_neg1>:
     ea8:	90 95       	com	r25
     eaa:	81 95       	neg	r24
     eac:	9f 4f       	sbci	r25, 0xFF	; 255
     eae:	08 95       	ret

00000eb0 <__divmodhi4_neg2>:
     eb0:	70 95       	com	r23
     eb2:	61 95       	neg	r22
     eb4:	7f 4f       	sbci	r23, 0xFF	; 255

00000eb6 <__divmodhi4_exit>:
     eb6:	08 95       	ret

00000eb8 <__tablejump2__>:
     eb8:	ee 0f       	add	r30, r30
     eba:	ff 1f       	adc	r31, r31

00000ebc <__tablejump__>:
     ebc:	05 90       	lpm	r0, Z+
     ebe:	f4 91       	lpm	r31, Z
     ec0:	e0 2d       	mov	r30, r0
     ec2:	19 94       	eijmp

00000ec4 <__udivmodhi4>:
     ec4:	aa 1b       	sub	r26, r26
     ec6:	bb 1b       	sub	r27, r27
     ec8:	51 e1       	ldi	r21, 0x11	; 17
     eca:	07 c0       	rjmp	.+14     	; 0xeda <__udivmodhi4_ep>

00000ecc <__udivmodhi4_loop>:
     ecc:	aa 1f       	adc	r26, r26
     ece:	bb 1f       	adc	r27, r27
     ed0:	a6 17       	cp	r26, r22
     ed2:	b7 07       	cpc	r27, r23
     ed4:	10 f0       	brcs	.+4      	; 0xeda <__udivmodhi4_ep>
     ed6:	a6 1b       	sub	r26, r22
     ed8:	b7 0b       	sbc	r27, r23

00000eda <__udivmodhi4_ep>:
     eda:	88 1f       	adc	r24, r24
     edc:	99 1f       	adc	r25, r25
     ede:	5a 95       	dec	r21
     ee0:	a9 f7       	brne	.-22     	; 0xecc <__udivmodhi4_loop>
     ee2:	80 95       	com	r24
     ee4:	90 95       	com	r25
     ee6:	bc 01       	movw	r22, r24
     ee8:	cd 01       	movw	r24, r26
     eea:	08 95       	ret

00000eec <abs>:
     eec:	97 ff       	sbrs	r25, 7
     eee:	03 c0       	rjmp	.+6      	; 0xef6 <abs+0xa>
     ef0:	91 95       	neg	r25
     ef2:	81 95       	neg	r24
     ef4:	91 09       	sbc	r25, r1
     ef6:	08 95       	ret

00000ef8 <malloc>:
     ef8:	cf 93       	push	r28
     efa:	df 93       	push	r29
     efc:	82 30       	cpi	r24, 0x02	; 2
     efe:	91 05       	cpc	r25, r1
     f00:	10 f4       	brcc	.+4      	; 0xf06 <malloc+0xe>
     f02:	82 e0       	ldi	r24, 0x02	; 2
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	e0 91 dd 02 	lds	r30, 0x02DD
     f0a:	f0 91 de 02 	lds	r31, 0x02DE
     f0e:	20 e0       	ldi	r18, 0x00	; 0
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	a0 e0       	ldi	r26, 0x00	; 0
     f14:	b0 e0       	ldi	r27, 0x00	; 0
     f16:	30 97       	sbiw	r30, 0x00	; 0
     f18:	39 f1       	breq	.+78     	; 0xf68 <malloc+0x70>
     f1a:	40 81       	ld	r20, Z
     f1c:	51 81       	ldd	r21, Z+1	; 0x01
     f1e:	48 17       	cp	r20, r24
     f20:	59 07       	cpc	r21, r25
     f22:	b8 f0       	brcs	.+46     	; 0xf52 <malloc+0x5a>
     f24:	48 17       	cp	r20, r24
     f26:	59 07       	cpc	r21, r25
     f28:	71 f4       	brne	.+28     	; 0xf46 <malloc+0x4e>
     f2a:	82 81       	ldd	r24, Z+2	; 0x02
     f2c:	93 81       	ldd	r25, Z+3	; 0x03
     f2e:	10 97       	sbiw	r26, 0x00	; 0
     f30:	29 f0       	breq	.+10     	; 0xf3c <malloc+0x44>
     f32:	13 96       	adiw	r26, 0x03	; 3
     f34:	9c 93       	st	X, r25
     f36:	8e 93       	st	-X, r24
     f38:	12 97       	sbiw	r26, 0x02	; 2
     f3a:	2c c0       	rjmp	.+88     	; 0xf94 <malloc+0x9c>
     f3c:	90 93 de 02 	sts	0x02DE, r25
     f40:	80 93 dd 02 	sts	0x02DD, r24
     f44:	27 c0       	rjmp	.+78     	; 0xf94 <malloc+0x9c>
     f46:	21 15       	cp	r18, r1
     f48:	31 05       	cpc	r19, r1
     f4a:	31 f0       	breq	.+12     	; 0xf58 <malloc+0x60>
     f4c:	42 17       	cp	r20, r18
     f4e:	53 07       	cpc	r21, r19
     f50:	18 f0       	brcs	.+6      	; 0xf58 <malloc+0x60>
     f52:	a9 01       	movw	r20, r18
     f54:	db 01       	movw	r26, r22
     f56:	01 c0       	rjmp	.+2      	; 0xf5a <malloc+0x62>
     f58:	ef 01       	movw	r28, r30
     f5a:	9a 01       	movw	r18, r20
     f5c:	bd 01       	movw	r22, r26
     f5e:	df 01       	movw	r26, r30
     f60:	02 80       	ldd	r0, Z+2	; 0x02
     f62:	f3 81       	ldd	r31, Z+3	; 0x03
     f64:	e0 2d       	mov	r30, r0
     f66:	d7 cf       	rjmp	.-82     	; 0xf16 <malloc+0x1e>
     f68:	21 15       	cp	r18, r1
     f6a:	31 05       	cpc	r19, r1
     f6c:	f9 f0       	breq	.+62     	; 0xfac <malloc+0xb4>
     f6e:	28 1b       	sub	r18, r24
     f70:	39 0b       	sbc	r19, r25
     f72:	24 30       	cpi	r18, 0x04	; 4
     f74:	31 05       	cpc	r19, r1
     f76:	80 f4       	brcc	.+32     	; 0xf98 <malloc+0xa0>
     f78:	8a 81       	ldd	r24, Y+2	; 0x02
     f7a:	9b 81       	ldd	r25, Y+3	; 0x03
     f7c:	61 15       	cp	r22, r1
     f7e:	71 05       	cpc	r23, r1
     f80:	21 f0       	breq	.+8      	; 0xf8a <malloc+0x92>
     f82:	fb 01       	movw	r30, r22
     f84:	93 83       	std	Z+3, r25	; 0x03
     f86:	82 83       	std	Z+2, r24	; 0x02
     f88:	04 c0       	rjmp	.+8      	; 0xf92 <malloc+0x9a>
     f8a:	90 93 de 02 	sts	0x02DE, r25
     f8e:	80 93 dd 02 	sts	0x02DD, r24
     f92:	fe 01       	movw	r30, r28
     f94:	32 96       	adiw	r30, 0x02	; 2
     f96:	44 c0       	rjmp	.+136    	; 0x1020 <malloc+0x128>
     f98:	fe 01       	movw	r30, r28
     f9a:	e2 0f       	add	r30, r18
     f9c:	f3 1f       	adc	r31, r19
     f9e:	81 93       	st	Z+, r24
     fa0:	91 93       	st	Z+, r25
     fa2:	22 50       	subi	r18, 0x02	; 2
     fa4:	31 09       	sbc	r19, r1
     fa6:	39 83       	std	Y+1, r19	; 0x01
     fa8:	28 83       	st	Y, r18
     faa:	3a c0       	rjmp	.+116    	; 0x1020 <malloc+0x128>
     fac:	20 91 db 02 	lds	r18, 0x02DB
     fb0:	30 91 dc 02 	lds	r19, 0x02DC
     fb4:	23 2b       	or	r18, r19
     fb6:	41 f4       	brne	.+16     	; 0xfc8 <malloc+0xd0>
     fb8:	20 91 02 02 	lds	r18, 0x0202
     fbc:	30 91 03 02 	lds	r19, 0x0203
     fc0:	30 93 dc 02 	sts	0x02DC, r19
     fc4:	20 93 db 02 	sts	0x02DB, r18
     fc8:	20 91 00 02 	lds	r18, 0x0200
     fcc:	30 91 01 02 	lds	r19, 0x0201
     fd0:	21 15       	cp	r18, r1
     fd2:	31 05       	cpc	r19, r1
     fd4:	41 f4       	brne	.+16     	; 0xfe6 <malloc+0xee>
     fd6:	2d b7       	in	r18, 0x3d	; 61
     fd8:	3e b7       	in	r19, 0x3e	; 62
     fda:	40 91 04 02 	lds	r20, 0x0204
     fde:	50 91 05 02 	lds	r21, 0x0205
     fe2:	24 1b       	sub	r18, r20
     fe4:	35 0b       	sbc	r19, r21
     fe6:	e0 91 db 02 	lds	r30, 0x02DB
     fea:	f0 91 dc 02 	lds	r31, 0x02DC
     fee:	e2 17       	cp	r30, r18
     ff0:	f3 07       	cpc	r31, r19
     ff2:	a0 f4       	brcc	.+40     	; 0x101c <malloc+0x124>
     ff4:	2e 1b       	sub	r18, r30
     ff6:	3f 0b       	sbc	r19, r31
     ff8:	28 17       	cp	r18, r24
     ffa:	39 07       	cpc	r19, r25
     ffc:	78 f0       	brcs	.+30     	; 0x101c <malloc+0x124>
     ffe:	ac 01       	movw	r20, r24
    1000:	4e 5f       	subi	r20, 0xFE	; 254
    1002:	5f 4f       	sbci	r21, 0xFF	; 255
    1004:	24 17       	cp	r18, r20
    1006:	35 07       	cpc	r19, r21
    1008:	48 f0       	brcs	.+18     	; 0x101c <malloc+0x124>
    100a:	4e 0f       	add	r20, r30
    100c:	5f 1f       	adc	r21, r31
    100e:	50 93 dc 02 	sts	0x02DC, r21
    1012:	40 93 db 02 	sts	0x02DB, r20
    1016:	81 93       	st	Z+, r24
    1018:	91 93       	st	Z+, r25
    101a:	02 c0       	rjmp	.+4      	; 0x1020 <malloc+0x128>
    101c:	e0 e0       	ldi	r30, 0x00	; 0
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	cf 01       	movw	r24, r30
    1022:	df 91       	pop	r29
    1024:	cf 91       	pop	r28
    1026:	08 95       	ret

00001028 <free>:
    1028:	cf 93       	push	r28
    102a:	df 93       	push	r29
    102c:	00 97       	sbiw	r24, 0x00	; 0
    102e:	09 f4       	brne	.+2      	; 0x1032 <free+0xa>
    1030:	87 c0       	rjmp	.+270    	; 0x1140 <free+0x118>
    1032:	fc 01       	movw	r30, r24
    1034:	32 97       	sbiw	r30, 0x02	; 2
    1036:	13 82       	std	Z+3, r1	; 0x03
    1038:	12 82       	std	Z+2, r1	; 0x02
    103a:	c0 91 dd 02 	lds	r28, 0x02DD
    103e:	d0 91 de 02 	lds	r29, 0x02DE
    1042:	20 97       	sbiw	r28, 0x00	; 0
    1044:	81 f4       	brne	.+32     	; 0x1066 <free+0x3e>
    1046:	20 81       	ld	r18, Z
    1048:	31 81       	ldd	r19, Z+1	; 0x01
    104a:	28 0f       	add	r18, r24
    104c:	39 1f       	adc	r19, r25
    104e:	80 91 db 02 	lds	r24, 0x02DB
    1052:	90 91 dc 02 	lds	r25, 0x02DC
    1056:	82 17       	cp	r24, r18
    1058:	93 07       	cpc	r25, r19
    105a:	79 f5       	brne	.+94     	; 0x10ba <free+0x92>
    105c:	f0 93 dc 02 	sts	0x02DC, r31
    1060:	e0 93 db 02 	sts	0x02DB, r30
    1064:	6d c0       	rjmp	.+218    	; 0x1140 <free+0x118>
    1066:	de 01       	movw	r26, r28
    1068:	20 e0       	ldi	r18, 0x00	; 0
    106a:	30 e0       	ldi	r19, 0x00	; 0
    106c:	ae 17       	cp	r26, r30
    106e:	bf 07       	cpc	r27, r31
    1070:	50 f4       	brcc	.+20     	; 0x1086 <free+0x5e>
    1072:	12 96       	adiw	r26, 0x02	; 2
    1074:	4d 91       	ld	r20, X+
    1076:	5c 91       	ld	r21, X
    1078:	13 97       	sbiw	r26, 0x03	; 3
    107a:	9d 01       	movw	r18, r26
    107c:	41 15       	cp	r20, r1
    107e:	51 05       	cpc	r21, r1
    1080:	09 f1       	breq	.+66     	; 0x10c4 <free+0x9c>
    1082:	da 01       	movw	r26, r20
    1084:	f3 cf       	rjmp	.-26     	; 0x106c <free+0x44>
    1086:	b3 83       	std	Z+3, r27	; 0x03
    1088:	a2 83       	std	Z+2, r26	; 0x02
    108a:	40 81       	ld	r20, Z
    108c:	51 81       	ldd	r21, Z+1	; 0x01
    108e:	84 0f       	add	r24, r20
    1090:	95 1f       	adc	r25, r21
    1092:	8a 17       	cp	r24, r26
    1094:	9b 07       	cpc	r25, r27
    1096:	71 f4       	brne	.+28     	; 0x10b4 <free+0x8c>
    1098:	8d 91       	ld	r24, X+
    109a:	9c 91       	ld	r25, X
    109c:	11 97       	sbiw	r26, 0x01	; 1
    109e:	84 0f       	add	r24, r20
    10a0:	95 1f       	adc	r25, r21
    10a2:	02 96       	adiw	r24, 0x02	; 2
    10a4:	91 83       	std	Z+1, r25	; 0x01
    10a6:	80 83       	st	Z, r24
    10a8:	12 96       	adiw	r26, 0x02	; 2
    10aa:	8d 91       	ld	r24, X+
    10ac:	9c 91       	ld	r25, X
    10ae:	13 97       	sbiw	r26, 0x03	; 3
    10b0:	93 83       	std	Z+3, r25	; 0x03
    10b2:	82 83       	std	Z+2, r24	; 0x02
    10b4:	21 15       	cp	r18, r1
    10b6:	31 05       	cpc	r19, r1
    10b8:	29 f4       	brne	.+10     	; 0x10c4 <free+0x9c>
    10ba:	f0 93 de 02 	sts	0x02DE, r31
    10be:	e0 93 dd 02 	sts	0x02DD, r30
    10c2:	3e c0       	rjmp	.+124    	; 0x1140 <free+0x118>
    10c4:	d9 01       	movw	r26, r18
    10c6:	13 96       	adiw	r26, 0x03	; 3
    10c8:	fc 93       	st	X, r31
    10ca:	ee 93       	st	-X, r30
    10cc:	12 97       	sbiw	r26, 0x02	; 2
    10ce:	4d 91       	ld	r20, X+
    10d0:	5d 91       	ld	r21, X+
    10d2:	a4 0f       	add	r26, r20
    10d4:	b5 1f       	adc	r27, r21
    10d6:	ea 17       	cp	r30, r26
    10d8:	fb 07       	cpc	r31, r27
    10da:	79 f4       	brne	.+30     	; 0x10fa <free+0xd2>
    10dc:	80 81       	ld	r24, Z
    10de:	91 81       	ldd	r25, Z+1	; 0x01
    10e0:	84 0f       	add	r24, r20
    10e2:	95 1f       	adc	r25, r21
    10e4:	02 96       	adiw	r24, 0x02	; 2
    10e6:	d9 01       	movw	r26, r18
    10e8:	11 96       	adiw	r26, 0x01	; 1
    10ea:	9c 93       	st	X, r25
    10ec:	8e 93       	st	-X, r24
    10ee:	82 81       	ldd	r24, Z+2	; 0x02
    10f0:	93 81       	ldd	r25, Z+3	; 0x03
    10f2:	13 96       	adiw	r26, 0x03	; 3
    10f4:	9c 93       	st	X, r25
    10f6:	8e 93       	st	-X, r24
    10f8:	12 97       	sbiw	r26, 0x02	; 2
    10fa:	e0 e0       	ldi	r30, 0x00	; 0
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	9b 81       	ldd	r25, Y+3	; 0x03
    1102:	00 97       	sbiw	r24, 0x00	; 0
    1104:	19 f0       	breq	.+6      	; 0x110c <free+0xe4>
    1106:	fe 01       	movw	r30, r28
    1108:	ec 01       	movw	r28, r24
    110a:	f9 cf       	rjmp	.-14     	; 0x10fe <free+0xd6>
    110c:	ce 01       	movw	r24, r28
    110e:	02 96       	adiw	r24, 0x02	; 2
    1110:	28 81       	ld	r18, Y
    1112:	39 81       	ldd	r19, Y+1	; 0x01
    1114:	82 0f       	add	r24, r18
    1116:	93 1f       	adc	r25, r19
    1118:	20 91 db 02 	lds	r18, 0x02DB
    111c:	30 91 dc 02 	lds	r19, 0x02DC
    1120:	28 17       	cp	r18, r24
    1122:	39 07       	cpc	r19, r25
    1124:	69 f4       	brne	.+26     	; 0x1140 <free+0x118>
    1126:	30 97       	sbiw	r30, 0x00	; 0
    1128:	29 f4       	brne	.+10     	; 0x1134 <free+0x10c>
    112a:	10 92 de 02 	sts	0x02DE, r1
    112e:	10 92 dd 02 	sts	0x02DD, r1
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <free+0x110>
    1134:	13 82       	std	Z+3, r1	; 0x03
    1136:	12 82       	std	Z+2, r1	; 0x02
    1138:	d0 93 dc 02 	sts	0x02DC, r29
    113c:	c0 93 db 02 	sts	0x02DB, r28
    1140:	df 91       	pop	r29
    1142:	cf 91       	pop	r28
    1144:	08 95       	ret

00001146 <fdevopen>:
    1146:	0f 93       	push	r16
    1148:	1f 93       	push	r17
    114a:	cf 93       	push	r28
    114c:	df 93       	push	r29
    114e:	ec 01       	movw	r28, r24
    1150:	8b 01       	movw	r16, r22
    1152:	00 97       	sbiw	r24, 0x00	; 0
    1154:	31 f4       	brne	.+12     	; 0x1162 <fdevopen+0x1c>
    1156:	61 15       	cp	r22, r1
    1158:	71 05       	cpc	r23, r1
    115a:	19 f4       	brne	.+6      	; 0x1162 <fdevopen+0x1c>
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	37 c0       	rjmp	.+110    	; 0x11d0 <fdevopen+0x8a>
    1162:	6e e0       	ldi	r22, 0x0E	; 14
    1164:	70 e0       	ldi	r23, 0x00	; 0
    1166:	81 e0       	ldi	r24, 0x01	; 1
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	63 d2       	rcall	.+1222   	; 0x1632 <calloc>
    116c:	fc 01       	movw	r30, r24
    116e:	00 97       	sbiw	r24, 0x00	; 0
    1170:	a9 f3       	breq	.-22     	; 0x115c <fdevopen+0x16>
    1172:	80 e8       	ldi	r24, 0x80	; 128
    1174:	83 83       	std	Z+3, r24	; 0x03
    1176:	01 15       	cp	r16, r1
    1178:	11 05       	cpc	r17, r1
    117a:	71 f0       	breq	.+28     	; 0x1198 <fdevopen+0x52>
    117c:	13 87       	std	Z+11, r17	; 0x0b
    117e:	02 87       	std	Z+10, r16	; 0x0a
    1180:	81 e8       	ldi	r24, 0x81	; 129
    1182:	83 83       	std	Z+3, r24	; 0x03
    1184:	80 91 df 02 	lds	r24, 0x02DF
    1188:	90 91 e0 02 	lds	r25, 0x02E0
    118c:	89 2b       	or	r24, r25
    118e:	21 f4       	brne	.+8      	; 0x1198 <fdevopen+0x52>
    1190:	f0 93 e0 02 	sts	0x02E0, r31
    1194:	e0 93 df 02 	sts	0x02DF, r30
    1198:	20 97       	sbiw	r28, 0x00	; 0
    119a:	c9 f0       	breq	.+50     	; 0x11ce <fdevopen+0x88>
    119c:	d1 87       	std	Z+9, r29	; 0x09
    119e:	c0 87       	std	Z+8, r28	; 0x08
    11a0:	83 81       	ldd	r24, Z+3	; 0x03
    11a2:	82 60       	ori	r24, 0x02	; 2
    11a4:	83 83       	std	Z+3, r24	; 0x03
    11a6:	80 91 e1 02 	lds	r24, 0x02E1
    11aa:	90 91 e2 02 	lds	r25, 0x02E2
    11ae:	89 2b       	or	r24, r25
    11b0:	71 f4       	brne	.+28     	; 0x11ce <fdevopen+0x88>
    11b2:	f0 93 e2 02 	sts	0x02E2, r31
    11b6:	e0 93 e1 02 	sts	0x02E1, r30
    11ba:	80 91 e3 02 	lds	r24, 0x02E3
    11be:	90 91 e4 02 	lds	r25, 0x02E4
    11c2:	89 2b       	or	r24, r25
    11c4:	21 f4       	brne	.+8      	; 0x11ce <fdevopen+0x88>
    11c6:	f0 93 e4 02 	sts	0x02E4, r31
    11ca:	e0 93 e3 02 	sts	0x02E3, r30
    11ce:	cf 01       	movw	r24, r30
    11d0:	df 91       	pop	r29
    11d2:	cf 91       	pop	r28
    11d4:	1f 91       	pop	r17
    11d6:	0f 91       	pop	r16
    11d8:	08 95       	ret

000011da <printf>:
    11da:	cf 93       	push	r28
    11dc:	df 93       	push	r29
    11de:	cd b7       	in	r28, 0x3d	; 61
    11e0:	de b7       	in	r29, 0x3e	; 62
    11e2:	fe 01       	movw	r30, r28
    11e4:	36 96       	adiw	r30, 0x06	; 6
    11e6:	61 91       	ld	r22, Z+
    11e8:	71 91       	ld	r23, Z+
    11ea:	af 01       	movw	r20, r30
    11ec:	80 91 e1 02 	lds	r24, 0x02E1
    11f0:	90 91 e2 02 	lds	r25, 0x02E2
    11f4:	30 d0       	rcall	.+96     	; 0x1256 <vfprintf>
    11f6:	df 91       	pop	r29
    11f8:	cf 91       	pop	r28
    11fa:	08 95       	ret

000011fc <puts>:
    11fc:	0f 93       	push	r16
    11fe:	1f 93       	push	r17
    1200:	cf 93       	push	r28
    1202:	df 93       	push	r29
    1204:	e0 91 e1 02 	lds	r30, 0x02E1
    1208:	f0 91 e2 02 	lds	r31, 0x02E2
    120c:	23 81       	ldd	r18, Z+3	; 0x03
    120e:	21 ff       	sbrs	r18, 1
    1210:	1b c0       	rjmp	.+54     	; 0x1248 <puts+0x4c>
    1212:	ec 01       	movw	r28, r24
    1214:	00 e0       	ldi	r16, 0x00	; 0
    1216:	10 e0       	ldi	r17, 0x00	; 0
    1218:	89 91       	ld	r24, Y+
    121a:	60 91 e1 02 	lds	r22, 0x02E1
    121e:	70 91 e2 02 	lds	r23, 0x02E2
    1222:	db 01       	movw	r26, r22
    1224:	18 96       	adiw	r26, 0x08	; 8
    1226:	ed 91       	ld	r30, X+
    1228:	fc 91       	ld	r31, X
    122a:	19 97       	sbiw	r26, 0x09	; 9
    122c:	88 23       	and	r24, r24
    122e:	31 f0       	breq	.+12     	; 0x123c <puts+0x40>
    1230:	19 95       	eicall
    1232:	89 2b       	or	r24, r25
    1234:	89 f3       	breq	.-30     	; 0x1218 <puts+0x1c>
    1236:	0f ef       	ldi	r16, 0xFF	; 255
    1238:	1f ef       	ldi	r17, 0xFF	; 255
    123a:	ee cf       	rjmp	.-36     	; 0x1218 <puts+0x1c>
    123c:	8a e0       	ldi	r24, 0x0A	; 10
    123e:	19 95       	eicall
    1240:	89 2b       	or	r24, r25
    1242:	11 f4       	brne	.+4      	; 0x1248 <puts+0x4c>
    1244:	c8 01       	movw	r24, r16
    1246:	02 c0       	rjmp	.+4      	; 0x124c <puts+0x50>
    1248:	8f ef       	ldi	r24, 0xFF	; 255
    124a:	9f ef       	ldi	r25, 0xFF	; 255
    124c:	df 91       	pop	r29
    124e:	cf 91       	pop	r28
    1250:	1f 91       	pop	r17
    1252:	0f 91       	pop	r16
    1254:	08 95       	ret

00001256 <vfprintf>:
    1256:	2f 92       	push	r2
    1258:	3f 92       	push	r3
    125a:	4f 92       	push	r4
    125c:	5f 92       	push	r5
    125e:	6f 92       	push	r6
    1260:	7f 92       	push	r7
    1262:	8f 92       	push	r8
    1264:	9f 92       	push	r9
    1266:	af 92       	push	r10
    1268:	bf 92       	push	r11
    126a:	cf 92       	push	r12
    126c:	df 92       	push	r13
    126e:	ef 92       	push	r14
    1270:	ff 92       	push	r15
    1272:	0f 93       	push	r16
    1274:	1f 93       	push	r17
    1276:	cf 93       	push	r28
    1278:	df 93       	push	r29
    127a:	cd b7       	in	r28, 0x3d	; 61
    127c:	de b7       	in	r29, 0x3e	; 62
    127e:	2c 97       	sbiw	r28, 0x0c	; 12
    1280:	0f b6       	in	r0, 0x3f	; 63
    1282:	f8 94       	cli
    1284:	de bf       	out	0x3e, r29	; 62
    1286:	0f be       	out	0x3f, r0	; 63
    1288:	cd bf       	out	0x3d, r28	; 61
    128a:	7c 01       	movw	r14, r24
    128c:	6b 01       	movw	r12, r22
    128e:	8a 01       	movw	r16, r20
    1290:	fc 01       	movw	r30, r24
    1292:	17 82       	std	Z+7, r1	; 0x07
    1294:	16 82       	std	Z+6, r1	; 0x06
    1296:	83 81       	ldd	r24, Z+3	; 0x03
    1298:	81 ff       	sbrs	r24, 1
    129a:	b0 c1       	rjmp	.+864    	; 0x15fc <vfprintf+0x3a6>
    129c:	ce 01       	movw	r24, r28
    129e:	01 96       	adiw	r24, 0x01	; 1
    12a0:	4c 01       	movw	r8, r24
    12a2:	f7 01       	movw	r30, r14
    12a4:	93 81       	ldd	r25, Z+3	; 0x03
    12a6:	f6 01       	movw	r30, r12
    12a8:	93 fd       	sbrc	r25, 3
    12aa:	85 91       	lpm	r24, Z+
    12ac:	93 ff       	sbrs	r25, 3
    12ae:	81 91       	ld	r24, Z+
    12b0:	6f 01       	movw	r12, r30
    12b2:	88 23       	and	r24, r24
    12b4:	09 f4       	brne	.+2      	; 0x12b8 <vfprintf+0x62>
    12b6:	9e c1       	rjmp	.+828    	; 0x15f4 <vfprintf+0x39e>
    12b8:	85 32       	cpi	r24, 0x25	; 37
    12ba:	39 f4       	brne	.+14     	; 0x12ca <vfprintf+0x74>
    12bc:	93 fd       	sbrc	r25, 3
    12be:	85 91       	lpm	r24, Z+
    12c0:	93 ff       	sbrs	r25, 3
    12c2:	81 91       	ld	r24, Z+
    12c4:	6f 01       	movw	r12, r30
    12c6:	85 32       	cpi	r24, 0x25	; 37
    12c8:	21 f4       	brne	.+8      	; 0x12d2 <vfprintf+0x7c>
    12ca:	b7 01       	movw	r22, r14
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	e8 d1       	rcall	.+976    	; 0x16a0 <fputc>
    12d0:	e8 cf       	rjmp	.-48     	; 0x12a2 <vfprintf+0x4c>
    12d2:	51 2c       	mov	r5, r1
    12d4:	31 2c       	mov	r3, r1
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	20 32       	cpi	r18, 0x20	; 32
    12da:	a0 f4       	brcc	.+40     	; 0x1304 <vfprintf+0xae>
    12dc:	8b 32       	cpi	r24, 0x2B	; 43
    12de:	69 f0       	breq	.+26     	; 0x12fa <vfprintf+0xa4>
    12e0:	30 f4       	brcc	.+12     	; 0x12ee <vfprintf+0x98>
    12e2:	80 32       	cpi	r24, 0x20	; 32
    12e4:	59 f0       	breq	.+22     	; 0x12fc <vfprintf+0xa6>
    12e6:	83 32       	cpi	r24, 0x23	; 35
    12e8:	69 f4       	brne	.+26     	; 0x1304 <vfprintf+0xae>
    12ea:	20 61       	ori	r18, 0x10	; 16
    12ec:	2c c0       	rjmp	.+88     	; 0x1346 <vfprintf+0xf0>
    12ee:	8d 32       	cpi	r24, 0x2D	; 45
    12f0:	39 f0       	breq	.+14     	; 0x1300 <vfprintf+0xaa>
    12f2:	80 33       	cpi	r24, 0x30	; 48
    12f4:	39 f4       	brne	.+14     	; 0x1304 <vfprintf+0xae>
    12f6:	21 60       	ori	r18, 0x01	; 1
    12f8:	26 c0       	rjmp	.+76     	; 0x1346 <vfprintf+0xf0>
    12fa:	22 60       	ori	r18, 0x02	; 2
    12fc:	24 60       	ori	r18, 0x04	; 4
    12fe:	23 c0       	rjmp	.+70     	; 0x1346 <vfprintf+0xf0>
    1300:	28 60       	ori	r18, 0x08	; 8
    1302:	21 c0       	rjmp	.+66     	; 0x1346 <vfprintf+0xf0>
    1304:	27 fd       	sbrc	r18, 7
    1306:	27 c0       	rjmp	.+78     	; 0x1356 <vfprintf+0x100>
    1308:	30 ed       	ldi	r19, 0xD0	; 208
    130a:	38 0f       	add	r19, r24
    130c:	3a 30       	cpi	r19, 0x0A	; 10
    130e:	78 f4       	brcc	.+30     	; 0x132e <vfprintf+0xd8>
    1310:	26 ff       	sbrs	r18, 6
    1312:	06 c0       	rjmp	.+12     	; 0x1320 <vfprintf+0xca>
    1314:	fa e0       	ldi	r31, 0x0A	; 10
    1316:	5f 9e       	mul	r5, r31
    1318:	30 0d       	add	r19, r0
    131a:	11 24       	eor	r1, r1
    131c:	53 2e       	mov	r5, r19
    131e:	13 c0       	rjmp	.+38     	; 0x1346 <vfprintf+0xf0>
    1320:	8a e0       	ldi	r24, 0x0A	; 10
    1322:	38 9e       	mul	r3, r24
    1324:	30 0d       	add	r19, r0
    1326:	11 24       	eor	r1, r1
    1328:	33 2e       	mov	r3, r19
    132a:	20 62       	ori	r18, 0x20	; 32
    132c:	0c c0       	rjmp	.+24     	; 0x1346 <vfprintf+0xf0>
    132e:	8e 32       	cpi	r24, 0x2E	; 46
    1330:	21 f4       	brne	.+8      	; 0x133a <vfprintf+0xe4>
    1332:	26 fd       	sbrc	r18, 6
    1334:	5f c1       	rjmp	.+702    	; 0x15f4 <vfprintf+0x39e>
    1336:	20 64       	ori	r18, 0x40	; 64
    1338:	06 c0       	rjmp	.+12     	; 0x1346 <vfprintf+0xf0>
    133a:	8c 36       	cpi	r24, 0x6C	; 108
    133c:	11 f4       	brne	.+4      	; 0x1342 <vfprintf+0xec>
    133e:	20 68       	ori	r18, 0x80	; 128
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <vfprintf+0xf0>
    1342:	88 36       	cpi	r24, 0x68	; 104
    1344:	41 f4       	brne	.+16     	; 0x1356 <vfprintf+0x100>
    1346:	f6 01       	movw	r30, r12
    1348:	93 fd       	sbrc	r25, 3
    134a:	85 91       	lpm	r24, Z+
    134c:	93 ff       	sbrs	r25, 3
    134e:	81 91       	ld	r24, Z+
    1350:	6f 01       	movw	r12, r30
    1352:	81 11       	cpse	r24, r1
    1354:	c1 cf       	rjmp	.-126    	; 0x12d8 <vfprintf+0x82>
    1356:	98 2f       	mov	r25, r24
    1358:	9f 7d       	andi	r25, 0xDF	; 223
    135a:	95 54       	subi	r25, 0x45	; 69
    135c:	93 30       	cpi	r25, 0x03	; 3
    135e:	28 f4       	brcc	.+10     	; 0x136a <vfprintf+0x114>
    1360:	0c 5f       	subi	r16, 0xFC	; 252
    1362:	1f 4f       	sbci	r17, 0xFF	; 255
    1364:	ff e3       	ldi	r31, 0x3F	; 63
    1366:	f9 83       	std	Y+1, r31	; 0x01
    1368:	0d c0       	rjmp	.+26     	; 0x1384 <vfprintf+0x12e>
    136a:	83 36       	cpi	r24, 0x63	; 99
    136c:	31 f0       	breq	.+12     	; 0x137a <vfprintf+0x124>
    136e:	83 37       	cpi	r24, 0x73	; 115
    1370:	71 f0       	breq	.+28     	; 0x138e <vfprintf+0x138>
    1372:	83 35       	cpi	r24, 0x53	; 83
    1374:	09 f0       	breq	.+2      	; 0x1378 <vfprintf+0x122>
    1376:	57 c0       	rjmp	.+174    	; 0x1426 <vfprintf+0x1d0>
    1378:	21 c0       	rjmp	.+66     	; 0x13bc <vfprintf+0x166>
    137a:	f8 01       	movw	r30, r16
    137c:	80 81       	ld	r24, Z
    137e:	89 83       	std	Y+1, r24	; 0x01
    1380:	0e 5f       	subi	r16, 0xFE	; 254
    1382:	1f 4f       	sbci	r17, 0xFF	; 255
    1384:	44 24       	eor	r4, r4
    1386:	43 94       	inc	r4
    1388:	51 2c       	mov	r5, r1
    138a:	54 01       	movw	r10, r8
    138c:	14 c0       	rjmp	.+40     	; 0x13b6 <vfprintf+0x160>
    138e:	38 01       	movw	r6, r16
    1390:	f2 e0       	ldi	r31, 0x02	; 2
    1392:	6f 0e       	add	r6, r31
    1394:	71 1c       	adc	r7, r1
    1396:	f8 01       	movw	r30, r16
    1398:	a0 80       	ld	r10, Z
    139a:	b1 80       	ldd	r11, Z+1	; 0x01
    139c:	26 ff       	sbrs	r18, 6
    139e:	03 c0       	rjmp	.+6      	; 0x13a6 <vfprintf+0x150>
    13a0:	65 2d       	mov	r22, r5
    13a2:	70 e0       	ldi	r23, 0x00	; 0
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <vfprintf+0x154>
    13a6:	6f ef       	ldi	r22, 0xFF	; 255
    13a8:	7f ef       	ldi	r23, 0xFF	; 255
    13aa:	c5 01       	movw	r24, r10
    13ac:	2c 87       	std	Y+12, r18	; 0x0c
    13ae:	6d d1       	rcall	.+730    	; 0x168a <strnlen>
    13b0:	2c 01       	movw	r4, r24
    13b2:	83 01       	movw	r16, r6
    13b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    13b6:	2f 77       	andi	r18, 0x7F	; 127
    13b8:	22 2e       	mov	r2, r18
    13ba:	16 c0       	rjmp	.+44     	; 0x13e8 <vfprintf+0x192>
    13bc:	38 01       	movw	r6, r16
    13be:	f2 e0       	ldi	r31, 0x02	; 2
    13c0:	6f 0e       	add	r6, r31
    13c2:	71 1c       	adc	r7, r1
    13c4:	f8 01       	movw	r30, r16
    13c6:	a0 80       	ld	r10, Z
    13c8:	b1 80       	ldd	r11, Z+1	; 0x01
    13ca:	26 ff       	sbrs	r18, 6
    13cc:	03 c0       	rjmp	.+6      	; 0x13d4 <vfprintf+0x17e>
    13ce:	65 2d       	mov	r22, r5
    13d0:	70 e0       	ldi	r23, 0x00	; 0
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <vfprintf+0x182>
    13d4:	6f ef       	ldi	r22, 0xFF	; 255
    13d6:	7f ef       	ldi	r23, 0xFF	; 255
    13d8:	c5 01       	movw	r24, r10
    13da:	2c 87       	std	Y+12, r18	; 0x0c
    13dc:	44 d1       	rcall	.+648    	; 0x1666 <strnlen_P>
    13de:	2c 01       	movw	r4, r24
    13e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    13e2:	20 68       	ori	r18, 0x80	; 128
    13e4:	22 2e       	mov	r2, r18
    13e6:	83 01       	movw	r16, r6
    13e8:	23 fc       	sbrc	r2, 3
    13ea:	19 c0       	rjmp	.+50     	; 0x141e <vfprintf+0x1c8>
    13ec:	83 2d       	mov	r24, r3
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	48 16       	cp	r4, r24
    13f2:	59 06       	cpc	r5, r25
    13f4:	a0 f4       	brcc	.+40     	; 0x141e <vfprintf+0x1c8>
    13f6:	b7 01       	movw	r22, r14
    13f8:	80 e2       	ldi	r24, 0x20	; 32
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	51 d1       	rcall	.+674    	; 0x16a0 <fputc>
    13fe:	3a 94       	dec	r3
    1400:	f5 cf       	rjmp	.-22     	; 0x13ec <vfprintf+0x196>
    1402:	f5 01       	movw	r30, r10
    1404:	27 fc       	sbrc	r2, 7
    1406:	85 91       	lpm	r24, Z+
    1408:	27 fe       	sbrs	r2, 7
    140a:	81 91       	ld	r24, Z+
    140c:	5f 01       	movw	r10, r30
    140e:	b7 01       	movw	r22, r14
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	46 d1       	rcall	.+652    	; 0x16a0 <fputc>
    1414:	31 10       	cpse	r3, r1
    1416:	3a 94       	dec	r3
    1418:	f1 e0       	ldi	r31, 0x01	; 1
    141a:	4f 1a       	sub	r4, r31
    141c:	51 08       	sbc	r5, r1
    141e:	41 14       	cp	r4, r1
    1420:	51 04       	cpc	r5, r1
    1422:	79 f7       	brne	.-34     	; 0x1402 <vfprintf+0x1ac>
    1424:	de c0       	rjmp	.+444    	; 0x15e2 <vfprintf+0x38c>
    1426:	84 36       	cpi	r24, 0x64	; 100
    1428:	11 f0       	breq	.+4      	; 0x142e <vfprintf+0x1d8>
    142a:	89 36       	cpi	r24, 0x69	; 105
    142c:	31 f5       	brne	.+76     	; 0x147a <vfprintf+0x224>
    142e:	f8 01       	movw	r30, r16
    1430:	27 ff       	sbrs	r18, 7
    1432:	07 c0       	rjmp	.+14     	; 0x1442 <vfprintf+0x1ec>
    1434:	60 81       	ld	r22, Z
    1436:	71 81       	ldd	r23, Z+1	; 0x01
    1438:	82 81       	ldd	r24, Z+2	; 0x02
    143a:	93 81       	ldd	r25, Z+3	; 0x03
    143c:	0c 5f       	subi	r16, 0xFC	; 252
    143e:	1f 4f       	sbci	r17, 0xFF	; 255
    1440:	08 c0       	rjmp	.+16     	; 0x1452 <vfprintf+0x1fc>
    1442:	60 81       	ld	r22, Z
    1444:	71 81       	ldd	r23, Z+1	; 0x01
    1446:	88 27       	eor	r24, r24
    1448:	77 fd       	sbrc	r23, 7
    144a:	80 95       	com	r24
    144c:	98 2f       	mov	r25, r24
    144e:	0e 5f       	subi	r16, 0xFE	; 254
    1450:	1f 4f       	sbci	r17, 0xFF	; 255
    1452:	2f 76       	andi	r18, 0x6F	; 111
    1454:	b2 2e       	mov	r11, r18
    1456:	97 ff       	sbrs	r25, 7
    1458:	09 c0       	rjmp	.+18     	; 0x146c <vfprintf+0x216>
    145a:	90 95       	com	r25
    145c:	80 95       	com	r24
    145e:	70 95       	com	r23
    1460:	61 95       	neg	r22
    1462:	7f 4f       	sbci	r23, 0xFF	; 255
    1464:	8f 4f       	sbci	r24, 0xFF	; 255
    1466:	9f 4f       	sbci	r25, 0xFF	; 255
    1468:	20 68       	ori	r18, 0x80	; 128
    146a:	b2 2e       	mov	r11, r18
    146c:	2a e0       	ldi	r18, 0x0A	; 10
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	a4 01       	movw	r20, r8
    1472:	48 d1       	rcall	.+656    	; 0x1704 <__ultoa_invert>
    1474:	a8 2e       	mov	r10, r24
    1476:	a8 18       	sub	r10, r8
    1478:	43 c0       	rjmp	.+134    	; 0x1500 <vfprintf+0x2aa>
    147a:	85 37       	cpi	r24, 0x75	; 117
    147c:	29 f4       	brne	.+10     	; 0x1488 <vfprintf+0x232>
    147e:	2f 7e       	andi	r18, 0xEF	; 239
    1480:	b2 2e       	mov	r11, r18
    1482:	2a e0       	ldi	r18, 0x0A	; 10
    1484:	30 e0       	ldi	r19, 0x00	; 0
    1486:	25 c0       	rjmp	.+74     	; 0x14d2 <vfprintf+0x27c>
    1488:	f2 2f       	mov	r31, r18
    148a:	f9 7f       	andi	r31, 0xF9	; 249
    148c:	bf 2e       	mov	r11, r31
    148e:	8f 36       	cpi	r24, 0x6F	; 111
    1490:	c1 f0       	breq	.+48     	; 0x14c2 <vfprintf+0x26c>
    1492:	18 f4       	brcc	.+6      	; 0x149a <vfprintf+0x244>
    1494:	88 35       	cpi	r24, 0x58	; 88
    1496:	79 f0       	breq	.+30     	; 0x14b6 <vfprintf+0x260>
    1498:	ad c0       	rjmp	.+346    	; 0x15f4 <vfprintf+0x39e>
    149a:	80 37       	cpi	r24, 0x70	; 112
    149c:	19 f0       	breq	.+6      	; 0x14a4 <vfprintf+0x24e>
    149e:	88 37       	cpi	r24, 0x78	; 120
    14a0:	21 f0       	breq	.+8      	; 0x14aa <vfprintf+0x254>
    14a2:	a8 c0       	rjmp	.+336    	; 0x15f4 <vfprintf+0x39e>
    14a4:	2f 2f       	mov	r18, r31
    14a6:	20 61       	ori	r18, 0x10	; 16
    14a8:	b2 2e       	mov	r11, r18
    14aa:	b4 fe       	sbrs	r11, 4
    14ac:	0d c0       	rjmp	.+26     	; 0x14c8 <vfprintf+0x272>
    14ae:	8b 2d       	mov	r24, r11
    14b0:	84 60       	ori	r24, 0x04	; 4
    14b2:	b8 2e       	mov	r11, r24
    14b4:	09 c0       	rjmp	.+18     	; 0x14c8 <vfprintf+0x272>
    14b6:	24 ff       	sbrs	r18, 4
    14b8:	0a c0       	rjmp	.+20     	; 0x14ce <vfprintf+0x278>
    14ba:	9f 2f       	mov	r25, r31
    14bc:	96 60       	ori	r25, 0x06	; 6
    14be:	b9 2e       	mov	r11, r25
    14c0:	06 c0       	rjmp	.+12     	; 0x14ce <vfprintf+0x278>
    14c2:	28 e0       	ldi	r18, 0x08	; 8
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	05 c0       	rjmp	.+10     	; 0x14d2 <vfprintf+0x27c>
    14c8:	20 e1       	ldi	r18, 0x10	; 16
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	02 c0       	rjmp	.+4      	; 0x14d2 <vfprintf+0x27c>
    14ce:	20 e1       	ldi	r18, 0x10	; 16
    14d0:	32 e0       	ldi	r19, 0x02	; 2
    14d2:	f8 01       	movw	r30, r16
    14d4:	b7 fe       	sbrs	r11, 7
    14d6:	07 c0       	rjmp	.+14     	; 0x14e6 <vfprintf+0x290>
    14d8:	60 81       	ld	r22, Z
    14da:	71 81       	ldd	r23, Z+1	; 0x01
    14dc:	82 81       	ldd	r24, Z+2	; 0x02
    14de:	93 81       	ldd	r25, Z+3	; 0x03
    14e0:	0c 5f       	subi	r16, 0xFC	; 252
    14e2:	1f 4f       	sbci	r17, 0xFF	; 255
    14e4:	06 c0       	rjmp	.+12     	; 0x14f2 <vfprintf+0x29c>
    14e6:	60 81       	ld	r22, Z
    14e8:	71 81       	ldd	r23, Z+1	; 0x01
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	0e 5f       	subi	r16, 0xFE	; 254
    14f0:	1f 4f       	sbci	r17, 0xFF	; 255
    14f2:	a4 01       	movw	r20, r8
    14f4:	07 d1       	rcall	.+526    	; 0x1704 <__ultoa_invert>
    14f6:	a8 2e       	mov	r10, r24
    14f8:	a8 18       	sub	r10, r8
    14fa:	fb 2d       	mov	r31, r11
    14fc:	ff 77       	andi	r31, 0x7F	; 127
    14fe:	bf 2e       	mov	r11, r31
    1500:	b6 fe       	sbrs	r11, 6
    1502:	0b c0       	rjmp	.+22     	; 0x151a <vfprintf+0x2c4>
    1504:	2b 2d       	mov	r18, r11
    1506:	2e 7f       	andi	r18, 0xFE	; 254
    1508:	a5 14       	cp	r10, r5
    150a:	50 f4       	brcc	.+20     	; 0x1520 <vfprintf+0x2ca>
    150c:	b4 fe       	sbrs	r11, 4
    150e:	0a c0       	rjmp	.+20     	; 0x1524 <vfprintf+0x2ce>
    1510:	b2 fc       	sbrc	r11, 2
    1512:	08 c0       	rjmp	.+16     	; 0x1524 <vfprintf+0x2ce>
    1514:	2b 2d       	mov	r18, r11
    1516:	2e 7e       	andi	r18, 0xEE	; 238
    1518:	05 c0       	rjmp	.+10     	; 0x1524 <vfprintf+0x2ce>
    151a:	7a 2c       	mov	r7, r10
    151c:	2b 2d       	mov	r18, r11
    151e:	03 c0       	rjmp	.+6      	; 0x1526 <vfprintf+0x2d0>
    1520:	7a 2c       	mov	r7, r10
    1522:	01 c0       	rjmp	.+2      	; 0x1526 <vfprintf+0x2d0>
    1524:	75 2c       	mov	r7, r5
    1526:	24 ff       	sbrs	r18, 4
    1528:	0d c0       	rjmp	.+26     	; 0x1544 <vfprintf+0x2ee>
    152a:	fe 01       	movw	r30, r28
    152c:	ea 0d       	add	r30, r10
    152e:	f1 1d       	adc	r31, r1
    1530:	80 81       	ld	r24, Z
    1532:	80 33       	cpi	r24, 0x30	; 48
    1534:	11 f4       	brne	.+4      	; 0x153a <vfprintf+0x2e4>
    1536:	29 7e       	andi	r18, 0xE9	; 233
    1538:	09 c0       	rjmp	.+18     	; 0x154c <vfprintf+0x2f6>
    153a:	22 ff       	sbrs	r18, 2
    153c:	06 c0       	rjmp	.+12     	; 0x154a <vfprintf+0x2f4>
    153e:	73 94       	inc	r7
    1540:	73 94       	inc	r7
    1542:	04 c0       	rjmp	.+8      	; 0x154c <vfprintf+0x2f6>
    1544:	82 2f       	mov	r24, r18
    1546:	86 78       	andi	r24, 0x86	; 134
    1548:	09 f0       	breq	.+2      	; 0x154c <vfprintf+0x2f6>
    154a:	73 94       	inc	r7
    154c:	23 fd       	sbrc	r18, 3
    154e:	12 c0       	rjmp	.+36     	; 0x1574 <vfprintf+0x31e>
    1550:	20 ff       	sbrs	r18, 0
    1552:	06 c0       	rjmp	.+12     	; 0x1560 <vfprintf+0x30a>
    1554:	5a 2c       	mov	r5, r10
    1556:	73 14       	cp	r7, r3
    1558:	18 f4       	brcc	.+6      	; 0x1560 <vfprintf+0x30a>
    155a:	53 0c       	add	r5, r3
    155c:	57 18       	sub	r5, r7
    155e:	73 2c       	mov	r7, r3
    1560:	73 14       	cp	r7, r3
    1562:	60 f4       	brcc	.+24     	; 0x157c <vfprintf+0x326>
    1564:	b7 01       	movw	r22, r14
    1566:	80 e2       	ldi	r24, 0x20	; 32
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	2c 87       	std	Y+12, r18	; 0x0c
    156c:	99 d0       	rcall	.+306    	; 0x16a0 <fputc>
    156e:	73 94       	inc	r7
    1570:	2c 85       	ldd	r18, Y+12	; 0x0c
    1572:	f6 cf       	rjmp	.-20     	; 0x1560 <vfprintf+0x30a>
    1574:	73 14       	cp	r7, r3
    1576:	10 f4       	brcc	.+4      	; 0x157c <vfprintf+0x326>
    1578:	37 18       	sub	r3, r7
    157a:	01 c0       	rjmp	.+2      	; 0x157e <vfprintf+0x328>
    157c:	31 2c       	mov	r3, r1
    157e:	24 ff       	sbrs	r18, 4
    1580:	11 c0       	rjmp	.+34     	; 0x15a4 <vfprintf+0x34e>
    1582:	b7 01       	movw	r22, r14
    1584:	80 e3       	ldi	r24, 0x30	; 48
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	2c 87       	std	Y+12, r18	; 0x0c
    158a:	8a d0       	rcall	.+276    	; 0x16a0 <fputc>
    158c:	2c 85       	ldd	r18, Y+12	; 0x0c
    158e:	22 ff       	sbrs	r18, 2
    1590:	16 c0       	rjmp	.+44     	; 0x15be <vfprintf+0x368>
    1592:	21 ff       	sbrs	r18, 1
    1594:	03 c0       	rjmp	.+6      	; 0x159c <vfprintf+0x346>
    1596:	88 e5       	ldi	r24, 0x58	; 88
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	02 c0       	rjmp	.+4      	; 0x15a0 <vfprintf+0x34a>
    159c:	88 e7       	ldi	r24, 0x78	; 120
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	b7 01       	movw	r22, r14
    15a2:	0c c0       	rjmp	.+24     	; 0x15bc <vfprintf+0x366>
    15a4:	82 2f       	mov	r24, r18
    15a6:	86 78       	andi	r24, 0x86	; 134
    15a8:	51 f0       	breq	.+20     	; 0x15be <vfprintf+0x368>
    15aa:	21 fd       	sbrc	r18, 1
    15ac:	02 c0       	rjmp	.+4      	; 0x15b2 <vfprintf+0x35c>
    15ae:	80 e2       	ldi	r24, 0x20	; 32
    15b0:	01 c0       	rjmp	.+2      	; 0x15b4 <vfprintf+0x35e>
    15b2:	8b e2       	ldi	r24, 0x2B	; 43
    15b4:	27 fd       	sbrc	r18, 7
    15b6:	8d e2       	ldi	r24, 0x2D	; 45
    15b8:	b7 01       	movw	r22, r14
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	71 d0       	rcall	.+226    	; 0x16a0 <fputc>
    15be:	a5 14       	cp	r10, r5
    15c0:	30 f4       	brcc	.+12     	; 0x15ce <vfprintf+0x378>
    15c2:	b7 01       	movw	r22, r14
    15c4:	80 e3       	ldi	r24, 0x30	; 48
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	6b d0       	rcall	.+214    	; 0x16a0 <fputc>
    15ca:	5a 94       	dec	r5
    15cc:	f8 cf       	rjmp	.-16     	; 0x15be <vfprintf+0x368>
    15ce:	aa 94       	dec	r10
    15d0:	f4 01       	movw	r30, r8
    15d2:	ea 0d       	add	r30, r10
    15d4:	f1 1d       	adc	r31, r1
    15d6:	80 81       	ld	r24, Z
    15d8:	b7 01       	movw	r22, r14
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	61 d0       	rcall	.+194    	; 0x16a0 <fputc>
    15de:	a1 10       	cpse	r10, r1
    15e0:	f6 cf       	rjmp	.-20     	; 0x15ce <vfprintf+0x378>
    15e2:	33 20       	and	r3, r3
    15e4:	09 f4       	brne	.+2      	; 0x15e8 <vfprintf+0x392>
    15e6:	5d ce       	rjmp	.-838    	; 0x12a2 <vfprintf+0x4c>
    15e8:	b7 01       	movw	r22, r14
    15ea:	80 e2       	ldi	r24, 0x20	; 32
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	58 d0       	rcall	.+176    	; 0x16a0 <fputc>
    15f0:	3a 94       	dec	r3
    15f2:	f7 cf       	rjmp	.-18     	; 0x15e2 <vfprintf+0x38c>
    15f4:	f7 01       	movw	r30, r14
    15f6:	86 81       	ldd	r24, Z+6	; 0x06
    15f8:	97 81       	ldd	r25, Z+7	; 0x07
    15fa:	02 c0       	rjmp	.+4      	; 0x1600 <vfprintf+0x3aa>
    15fc:	8f ef       	ldi	r24, 0xFF	; 255
    15fe:	9f ef       	ldi	r25, 0xFF	; 255
    1600:	2c 96       	adiw	r28, 0x0c	; 12
    1602:	0f b6       	in	r0, 0x3f	; 63
    1604:	f8 94       	cli
    1606:	de bf       	out	0x3e, r29	; 62
    1608:	0f be       	out	0x3f, r0	; 63
    160a:	cd bf       	out	0x3d, r28	; 61
    160c:	df 91       	pop	r29
    160e:	cf 91       	pop	r28
    1610:	1f 91       	pop	r17
    1612:	0f 91       	pop	r16
    1614:	ff 90       	pop	r15
    1616:	ef 90       	pop	r14
    1618:	df 90       	pop	r13
    161a:	cf 90       	pop	r12
    161c:	bf 90       	pop	r11
    161e:	af 90       	pop	r10
    1620:	9f 90       	pop	r9
    1622:	8f 90       	pop	r8
    1624:	7f 90       	pop	r7
    1626:	6f 90       	pop	r6
    1628:	5f 90       	pop	r5
    162a:	4f 90       	pop	r4
    162c:	3f 90       	pop	r3
    162e:	2f 90       	pop	r2
    1630:	08 95       	ret

00001632 <calloc>:
    1632:	0f 93       	push	r16
    1634:	1f 93       	push	r17
    1636:	cf 93       	push	r28
    1638:	df 93       	push	r29
    163a:	86 9f       	mul	r24, r22
    163c:	80 01       	movw	r16, r0
    163e:	87 9f       	mul	r24, r23
    1640:	10 0d       	add	r17, r0
    1642:	96 9f       	mul	r25, r22
    1644:	10 0d       	add	r17, r0
    1646:	11 24       	eor	r1, r1
    1648:	c8 01       	movw	r24, r16
    164a:	56 dc       	rcall	.-1876   	; 0xef8 <malloc>
    164c:	ec 01       	movw	r28, r24
    164e:	00 97       	sbiw	r24, 0x00	; 0
    1650:	21 f0       	breq	.+8      	; 0x165a <calloc+0x28>
    1652:	a8 01       	movw	r20, r16
    1654:	60 e0       	ldi	r22, 0x00	; 0
    1656:	70 e0       	ldi	r23, 0x00	; 0
    1658:	11 d0       	rcall	.+34     	; 0x167c <memset>
    165a:	ce 01       	movw	r24, r28
    165c:	df 91       	pop	r29
    165e:	cf 91       	pop	r28
    1660:	1f 91       	pop	r17
    1662:	0f 91       	pop	r16
    1664:	08 95       	ret

00001666 <strnlen_P>:
    1666:	fc 01       	movw	r30, r24
    1668:	05 90       	lpm	r0, Z+
    166a:	61 50       	subi	r22, 0x01	; 1
    166c:	70 40       	sbci	r23, 0x00	; 0
    166e:	01 10       	cpse	r0, r1
    1670:	d8 f7       	brcc	.-10     	; 0x1668 <strnlen_P+0x2>
    1672:	80 95       	com	r24
    1674:	90 95       	com	r25
    1676:	8e 0f       	add	r24, r30
    1678:	9f 1f       	adc	r25, r31
    167a:	08 95       	ret

0000167c <memset>:
    167c:	dc 01       	movw	r26, r24
    167e:	01 c0       	rjmp	.+2      	; 0x1682 <memset+0x6>
    1680:	6d 93       	st	X+, r22
    1682:	41 50       	subi	r20, 0x01	; 1
    1684:	50 40       	sbci	r21, 0x00	; 0
    1686:	e0 f7       	brcc	.-8      	; 0x1680 <memset+0x4>
    1688:	08 95       	ret

0000168a <strnlen>:
    168a:	fc 01       	movw	r30, r24
    168c:	61 50       	subi	r22, 0x01	; 1
    168e:	70 40       	sbci	r23, 0x00	; 0
    1690:	01 90       	ld	r0, Z+
    1692:	01 10       	cpse	r0, r1
    1694:	d8 f7       	brcc	.-10     	; 0x168c <strnlen+0x2>
    1696:	80 95       	com	r24
    1698:	90 95       	com	r25
    169a:	8e 0f       	add	r24, r30
    169c:	9f 1f       	adc	r25, r31
    169e:	08 95       	ret

000016a0 <fputc>:
    16a0:	0f 93       	push	r16
    16a2:	1f 93       	push	r17
    16a4:	cf 93       	push	r28
    16a6:	df 93       	push	r29
    16a8:	18 2f       	mov	r17, r24
    16aa:	09 2f       	mov	r16, r25
    16ac:	eb 01       	movw	r28, r22
    16ae:	8b 81       	ldd	r24, Y+3	; 0x03
    16b0:	81 fd       	sbrc	r24, 1
    16b2:	03 c0       	rjmp	.+6      	; 0x16ba <fputc+0x1a>
    16b4:	8f ef       	ldi	r24, 0xFF	; 255
    16b6:	9f ef       	ldi	r25, 0xFF	; 255
    16b8:	20 c0       	rjmp	.+64     	; 0x16fa <fputc+0x5a>
    16ba:	82 ff       	sbrs	r24, 2
    16bc:	10 c0       	rjmp	.+32     	; 0x16de <fputc+0x3e>
    16be:	4e 81       	ldd	r20, Y+6	; 0x06
    16c0:	5f 81       	ldd	r21, Y+7	; 0x07
    16c2:	2c 81       	ldd	r18, Y+4	; 0x04
    16c4:	3d 81       	ldd	r19, Y+5	; 0x05
    16c6:	42 17       	cp	r20, r18
    16c8:	53 07       	cpc	r21, r19
    16ca:	7c f4       	brge	.+30     	; 0x16ea <fputc+0x4a>
    16cc:	e8 81       	ld	r30, Y
    16ce:	f9 81       	ldd	r31, Y+1	; 0x01
    16d0:	9f 01       	movw	r18, r30
    16d2:	2f 5f       	subi	r18, 0xFF	; 255
    16d4:	3f 4f       	sbci	r19, 0xFF	; 255
    16d6:	39 83       	std	Y+1, r19	; 0x01
    16d8:	28 83       	st	Y, r18
    16da:	10 83       	st	Z, r17
    16dc:	06 c0       	rjmp	.+12     	; 0x16ea <fputc+0x4a>
    16de:	e8 85       	ldd	r30, Y+8	; 0x08
    16e0:	f9 85       	ldd	r31, Y+9	; 0x09
    16e2:	81 2f       	mov	r24, r17
    16e4:	19 95       	eicall
    16e6:	89 2b       	or	r24, r25
    16e8:	29 f7       	brne	.-54     	; 0x16b4 <fputc+0x14>
    16ea:	2e 81       	ldd	r18, Y+6	; 0x06
    16ec:	3f 81       	ldd	r19, Y+7	; 0x07
    16ee:	2f 5f       	subi	r18, 0xFF	; 255
    16f0:	3f 4f       	sbci	r19, 0xFF	; 255
    16f2:	3f 83       	std	Y+7, r19	; 0x07
    16f4:	2e 83       	std	Y+6, r18	; 0x06
    16f6:	81 2f       	mov	r24, r17
    16f8:	90 2f       	mov	r25, r16
    16fa:	df 91       	pop	r29
    16fc:	cf 91       	pop	r28
    16fe:	1f 91       	pop	r17
    1700:	0f 91       	pop	r16
    1702:	08 95       	ret

00001704 <__ultoa_invert>:
    1704:	fa 01       	movw	r30, r20
    1706:	aa 27       	eor	r26, r26
    1708:	28 30       	cpi	r18, 0x08	; 8
    170a:	51 f1       	breq	.+84     	; 0x1760 <__ultoa_invert+0x5c>
    170c:	20 31       	cpi	r18, 0x10	; 16
    170e:	81 f1       	breq	.+96     	; 0x1770 <__ultoa_invert+0x6c>
    1710:	e8 94       	clt
    1712:	6f 93       	push	r22
    1714:	6e 7f       	andi	r22, 0xFE	; 254
    1716:	6e 5f       	subi	r22, 0xFE	; 254
    1718:	7f 4f       	sbci	r23, 0xFF	; 255
    171a:	8f 4f       	sbci	r24, 0xFF	; 255
    171c:	9f 4f       	sbci	r25, 0xFF	; 255
    171e:	af 4f       	sbci	r26, 0xFF	; 255
    1720:	b1 e0       	ldi	r27, 0x01	; 1
    1722:	3e d0       	rcall	.+124    	; 0x17a0 <__ultoa_invert+0x9c>
    1724:	b4 e0       	ldi	r27, 0x04	; 4
    1726:	3c d0       	rcall	.+120    	; 0x17a0 <__ultoa_invert+0x9c>
    1728:	67 0f       	add	r22, r23
    172a:	78 1f       	adc	r23, r24
    172c:	89 1f       	adc	r24, r25
    172e:	9a 1f       	adc	r25, r26
    1730:	a1 1d       	adc	r26, r1
    1732:	68 0f       	add	r22, r24
    1734:	79 1f       	adc	r23, r25
    1736:	8a 1f       	adc	r24, r26
    1738:	91 1d       	adc	r25, r1
    173a:	a1 1d       	adc	r26, r1
    173c:	6a 0f       	add	r22, r26
    173e:	71 1d       	adc	r23, r1
    1740:	81 1d       	adc	r24, r1
    1742:	91 1d       	adc	r25, r1
    1744:	a1 1d       	adc	r26, r1
    1746:	20 d0       	rcall	.+64     	; 0x1788 <__ultoa_invert+0x84>
    1748:	09 f4       	brne	.+2      	; 0x174c <__ultoa_invert+0x48>
    174a:	68 94       	set
    174c:	3f 91       	pop	r19
    174e:	2a e0       	ldi	r18, 0x0A	; 10
    1750:	26 9f       	mul	r18, r22
    1752:	11 24       	eor	r1, r1
    1754:	30 19       	sub	r19, r0
    1756:	30 5d       	subi	r19, 0xD0	; 208
    1758:	31 93       	st	Z+, r19
    175a:	de f6       	brtc	.-74     	; 0x1712 <__ultoa_invert+0xe>
    175c:	cf 01       	movw	r24, r30
    175e:	08 95       	ret
    1760:	46 2f       	mov	r20, r22
    1762:	47 70       	andi	r20, 0x07	; 7
    1764:	40 5d       	subi	r20, 0xD0	; 208
    1766:	41 93       	st	Z+, r20
    1768:	b3 e0       	ldi	r27, 0x03	; 3
    176a:	0f d0       	rcall	.+30     	; 0x178a <__ultoa_invert+0x86>
    176c:	c9 f7       	brne	.-14     	; 0x1760 <__ultoa_invert+0x5c>
    176e:	f6 cf       	rjmp	.-20     	; 0x175c <__ultoa_invert+0x58>
    1770:	46 2f       	mov	r20, r22
    1772:	4f 70       	andi	r20, 0x0F	; 15
    1774:	40 5d       	subi	r20, 0xD0	; 208
    1776:	4a 33       	cpi	r20, 0x3A	; 58
    1778:	18 f0       	brcs	.+6      	; 0x1780 <__ultoa_invert+0x7c>
    177a:	49 5d       	subi	r20, 0xD9	; 217
    177c:	31 fd       	sbrc	r19, 1
    177e:	40 52       	subi	r20, 0x20	; 32
    1780:	41 93       	st	Z+, r20
    1782:	02 d0       	rcall	.+4      	; 0x1788 <__ultoa_invert+0x84>
    1784:	a9 f7       	brne	.-22     	; 0x1770 <__ultoa_invert+0x6c>
    1786:	ea cf       	rjmp	.-44     	; 0x175c <__ultoa_invert+0x58>
    1788:	b4 e0       	ldi	r27, 0x04	; 4
    178a:	a6 95       	lsr	r26
    178c:	97 95       	ror	r25
    178e:	87 95       	ror	r24
    1790:	77 95       	ror	r23
    1792:	67 95       	ror	r22
    1794:	ba 95       	dec	r27
    1796:	c9 f7       	brne	.-14     	; 0x178a <__ultoa_invert+0x86>
    1798:	00 97       	sbiw	r24, 0x00	; 0
    179a:	61 05       	cpc	r22, r1
    179c:	71 05       	cpc	r23, r1
    179e:	08 95       	ret
    17a0:	9b 01       	movw	r18, r22
    17a2:	ac 01       	movw	r20, r24
    17a4:	0a 2e       	mov	r0, r26
    17a6:	06 94       	lsr	r0
    17a8:	57 95       	ror	r21
    17aa:	47 95       	ror	r20
    17ac:	37 95       	ror	r19
    17ae:	27 95       	ror	r18
    17b0:	ba 95       	dec	r27
    17b2:	c9 f7       	brne	.-14     	; 0x17a6 <__ultoa_invert+0xa2>
    17b4:	62 0f       	add	r22, r18
    17b6:	73 1f       	adc	r23, r19
    17b8:	84 1f       	adc	r24, r20
    17ba:	95 1f       	adc	r25, r21
    17bc:	a0 1d       	adc	r26, r0
    17be:	08 95       	ret

000017c0 <_exit>:
    17c0:	f8 94       	cli

000017c2 <__stop_program>:
    17c2:	ff cf       	rjmp	.-2      	; 0x17c2 <__stop_program>
