{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615302232612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615302232617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 16:03:52 2021 " "Processing started: Tue Mar 09 16:03:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615302232617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302232617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302232617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615302233110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615302233110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302241735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302241735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ledram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ledram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LEDRAM-Behavioral " "Found design unit 1: FPGA_LEDRAM-Behavioral" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302242145 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LEDRAM " "Found entity 1: FPGA_LEDRAM" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302242145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302242145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplebyteprogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplebyteprogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleByteProgram-Behavorial " "Found design unit 1: multipleByteProgram-Behavorial" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302242150 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleByteProgram " "Found entity 1: multipleByteProgram" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302242150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302242150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_LEDRAM " "Elaborating entity \"FPGA_LEDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615302242182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] VCC " "Pin \"address\[1\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] VCC " "Pin \"address\[3\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[4\] VCC " "Pin \"address\[4\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[5\] VCC " "Pin \"address\[5\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[6\] VCC " "Pin \"address\[6\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[8\] GND " "Pin \"address\[8\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] VCC " "Pin \"address\[10\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] VCC " "Pin \"address\[11\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] VCC " "Pin \"address\[12\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[15\] VCC " "Pin \"address\[15\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[16\] VCC " "Pin \"address\[16\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[17\] GND " "Pin \"address\[17\]\" is stuck at GND" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[18\] VCC " "Pin \"address\[18\]\" is stuck at VCC" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615302242591 "|FPGA_LEDRAM|address[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615302242591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615302242816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615302242816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615302242878 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615302242878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615302242878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615302242923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 16:04:02 2021 " "Processing ended: Tue Mar 09 16:04:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615302242923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615302242923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615302242923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615302242923 ""}
