--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 129692 paths analyzed, 5212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.874ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_27 (SLICE_X68Y62.A1), 281 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (1.175 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.D2      net (fanout=91)       1.024   E2M/EC/N305
    SLICE_X70Y72.CMUX    Topdc                 0.389   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y62.A1      net (fanout=24)       1.148   E2M/EC/N1631
    SLICE_X68Y62.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (1.243ns logic, 6.467ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (1.175 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.C2      net (fanout=91)       1.013   E2M/EC/N305
    SLICE_X70Y72.CMUX    Tilo                  0.392   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y62.A1      net (fanout=24)       1.148   E2M/EC/N1631
    SLICE_X68Y62.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (1.246ns logic, 6.456ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.726ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (1.175 - 1.215)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y86.CQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X64Y83.B1      net (fanout=153)      1.505   E2M/EC/rx_state<2>
    SLICE_X64Y83.B       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X64Y83.A2      net (fanout=40)       0.983   E2M/EC/rx_state_cmp_eq0041
    SLICE_X64Y83.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X69Y76.A1      net (fanout=12)       1.213   E2M/EC/N378
    SLICE_X69Y76.A       Tilo                  0.094   E2M/EC/N383
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X68Y73.B2      net (fanout=1)        0.782   N513
    SLICE_X68Y73.B       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add_mux0000<11>512
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X66Y65.A2      net (fanout=2)        1.147   E2M/EC/N389
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y62.A1      net (fanout=24)       1.148   E2M/EC/N1631
    SLICE_X68Y62.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (0.948ns logic, 6.778ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_39 (SLICE_X68Y61.A1), 281 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_39 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.D2      net (fanout=91)       1.024   E2M/EC/N305
    SLICE_X70Y72.CMUX    Topdc                 0.389   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y61.A1      net (fanout=24)       1.139   E2M/EC/N1631
    SLICE_X68Y61.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<39>1
                                                       E2M/EC/tx_header_buffer_src_add_39
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (1.243ns logic, 6.458ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_39 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (1.177 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.C2      net (fanout=91)       1.013   E2M/EC/N305
    SLICE_X70Y72.CMUX    Tilo                  0.392   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y61.A1      net (fanout=24)       1.139   E2M/EC/N1631
    SLICE_X68Y61.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<39>1
                                                       E2M/EC/tx_header_buffer_src_add_39
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (1.246ns logic, 6.447ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_39 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (1.177 - 1.215)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_src_add_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y86.CQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X64Y83.B1      net (fanout=153)      1.505   E2M/EC/rx_state<2>
    SLICE_X64Y83.B       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X64Y83.A2      net (fanout=40)       0.983   E2M/EC/rx_state_cmp_eq0041
    SLICE_X64Y83.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X69Y76.A1      net (fanout=12)       1.213   E2M/EC/N378
    SLICE_X69Y76.A       Tilo                  0.094   E2M/EC/N383
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X68Y73.B2      net (fanout=1)        0.782   N513
    SLICE_X68Y73.B       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add_mux0000<11>512
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X66Y65.A2      net (fanout=2)        1.147   E2M/EC/N389
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X68Y61.A1      net (fanout=24)       1.139   E2M/EC/N1631
    SLICE_X68Y61.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<39>1
                                                       E2M/EC/tx_header_buffer_src_add_39
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (0.948ns logic, 6.769ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_19 (SLICE_X69Y62.A1), 281 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.689ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (1.175 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.D2      net (fanout=91)       1.024   E2M/EC/N305
    SLICE_X70Y72.CMUX    Topdc                 0.389   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X69Y62.A1      net (fanout=24)       1.108   E2M/EC/N1631
    SLICE_X69Y62.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (1.262ns logic, 6.427ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.681ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (1.175 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y73.AQ      Tcko                  0.471   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X50Y75.B2      net (fanout=3)        1.512   E2M/EC/tx_read_len<12>
    SLICE_X50Y75.B       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X50Y75.C5      net (fanout=1)        0.385   N522
    SLICE_X50Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X69Y77.B2      net (fanout=37)       1.649   E2M/EC/tx_state_and0001
    SLICE_X69Y77.B       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<0>1
                                                       E2M/EC/N305
    SLICE_X70Y72.C2      net (fanout=91)       1.013   E2M/EC/N305
    SLICE_X70Y72.CMUX    Tilo                  0.392   E2M/EC/tx_ll_sof_out_mux00005
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X66Y65.A5      net (fanout=1)        0.749   N517
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X69Y62.A1      net (fanout=24)       1.108   E2M/EC/N1631
    SLICE_X69Y62.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (1.265ns logic, 6.416ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (1.175 - 1.215)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y86.CQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X64Y83.B1      net (fanout=153)      1.505   E2M/EC/rx_state<2>
    SLICE_X64Y83.B       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X64Y83.A2      net (fanout=40)       0.983   E2M/EC/rx_state_cmp_eq0041
    SLICE_X64Y83.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000026
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X69Y76.A1      net (fanout=12)       1.213   E2M/EC/N378
    SLICE_X69Y76.A       Tilo                  0.094   E2M/EC/N383
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X68Y73.B2      net (fanout=1)        0.782   N513
    SLICE_X68Y73.B       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add_mux0000<11>512
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X66Y65.A2      net (fanout=2)        1.147   E2M/EC/N389
    SLICE_X66Y65.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X69Y62.A1      net (fanout=24)       1.108   E2M/EC/N1631
    SLICE_X69Y62.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (0.967ns logic, 6.738ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y22.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_0 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.647 - 0.467)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_0 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y111.AQ        Tcko                  0.414   E2M/EC/rx_reg_value<3>
                                                          E2M/EC/rx_reg_value_0
    RAMB36_X2Y22.DIADIL0    net (fanout=5)        0.311   E2M/EC/rx_reg_value<0>
    RAMB36_X2Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.128ns logic, 0.311ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y22.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_2 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.647 - 0.467)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_2 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y111.CQ        Tcko                  0.414   E2M/EC/rx_reg_value<3>
                                                          E2M/EC/rx_reg_value_2
    RAMB36_X2Y22.DIADIL1    net (fanout=3)        0.313   E2M/EC/rx_reg_value<2>
    RAMB36_X2Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.441ns (0.128ns logic, 0.313ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_4 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.777 - 0.607)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_4 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y82.BQ         Tcko                  0.414   E2M/EC/ethToFifoData<6>
                                                          E2M/EC/ethToFifoData_4
    RAMB36_X3Y16.DIADIL4    net (fanout=3)        0.315   E2M/EC/ethToFifoData<4>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.443ns (0.128ns logic, 0.315ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y17.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X1Y17.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X58Y95.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X58Y95.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y95.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X58Y95.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X58Y95.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X58Y94.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X58Y94.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X58Y94.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 7048 paths analyzed, 2278 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.788ns.
--------------------------------------------------------------------------------

Paths for end point sh/challenge_1_1 (SLICE_X40Y69.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          sh/challenge_1_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.684ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (1.171 - 1.197)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterUserSide to sh/challenge_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.AQ      Tcko                  0.471   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X46Y105.C6     net (fanout=43)       2.478   E2M/EC/userRunRegisterUserSide
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X40Y69.BX      net (fanout=16)       2.659   inputMemoryReadData<1>
    SLICE_X40Y69.CLK     Tdick                -0.018   sh/challenge_1_3
                                                       sh/challenge_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (0.547ns logic, 5.137ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1 (FF)
  Destination:          sh/challenge_1_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.860ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (1.171 - 1.311)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1 to sh/challenge_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.BQ     Tcko                  0.471   E2M/EC/inputMemoryExternalReadData<3>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1
    SLICE_X46Y105.C5     net (fanout=1)        1.654   E2M/EC/inputMemoryExternalReadData<1>
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X40Y69.BX      net (fanout=16)       2.659   inputMemoryReadData<1>
    SLICE_X40Y69.CLK     Tdick                -0.018   sh/challenge_1_3
                                                       sh/challenge_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.547ns logic, 4.313ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Destination:          sh/challenge_1_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.171 - 1.247)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_1 to sh/challenge_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.BQ      Tcko                  0.471   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    SLICE_X46Y105.C4     net (fanout=17)       1.631   E2M/EC/inputMemoryReadDataValidPipeline<1>
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X40Y69.BX      net (fanout=16)       2.659   inputMemoryReadData<1>
    SLICE_X40Y69.CLK     Tdick                -0.018   sh/challenge_1_3
                                                       sh/challenge_1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.547ns logic, 4.290ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_7 (SLICE_X62Y108.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          sh/register32Address_7 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (1.245 - 1.197)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterUserSide to sh/register32Address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.AQ      Tcko                  0.471   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X58Y107.B1     net (fanout=43)       3.979   E2M/EC/userRunRegisterUserSide
    SLICE_X58Y107.B      Tilo                  0.094   sh/register32Address<4>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X62Y108.C1     net (fanout=7)        1.110   sh/N34
    SLICE_X62Y108.CLK    Tas                   0.029   sh/register32Address<7>
                                                       sh/register32Address_mux0000<0>
                                                       sh/register32Address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (0.594ns logic, 5.089ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_2 (FF)
  Destination:          sh/register32Address_7 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (1.245 - 1.291)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_2 to sh/register32Address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y82.AQ      Tcko                  0.450   sh/currState<2>
                                                       sh/currState_2
    SLICE_X58Y107.B6     net (fanout=27)       2.757   sh/currState<2>
    SLICE_X58Y107.B      Tilo                  0.094   sh/register32Address<4>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X62Y108.C1     net (fanout=7)        1.110   sh/N34
    SLICE_X62Y108.CLK    Tas                   0.029   sh/register32Address<7>
                                                       sh/register32Address_mux0000<0>
                                                       sh/register32Address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (0.573ns logic, 3.867ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/currState_1 (FF)
  Destination:          sh/register32Address_7 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (1.245 - 1.274)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/currState_1 to sh/register32Address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y83.BQ      Tcko                  0.471   sh/currState<0>
                                                       sh/currState_1
    SLICE_X58Y107.B3     net (fanout=31)       2.559   sh/currState<1>
    SLICE_X58Y107.B      Tilo                  0.094   sh/register32Address<4>
                                                       sh/register32Address_mux0000<7>11
    SLICE_X62Y108.C1     net (fanout=7)        1.110   sh/N34
    SLICE_X62Y108.CLK    Tas                   0.029   sh/register32Address<7>
                                                       sh/register32Address_mux0000<0>
                                                       sh/register32Address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.594ns logic, 3.669ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/challenge_8_1 (SLICE_X38Y67.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          sh/challenge_8_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.217 - 1.197)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterUserSide to sh/challenge_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.AQ      Tcko                  0.471   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X46Y105.C6     net (fanout=43)       2.478   E2M/EC/userRunRegisterUserSide
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X38Y67.BX      net (fanout=16)       2.585   inputMemoryReadData<1>
    SLICE_X38Y67.CLK     Tdick                -0.011   sh/challenge_8_3
                                                       sh/challenge_8_1
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (0.554ns logic, 5.063ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1 (FF)
  Destination:          sh/challenge_8_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.217 - 1.311)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1 to sh/challenge_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y109.BQ     Tcko                  0.471   E2M/EC/inputMemoryExternalReadData<3>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1
    SLICE_X46Y105.C5     net (fanout=1)        1.654   E2M/EC/inputMemoryExternalReadData<1>
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X38Y67.BX      net (fanout=16)       2.585   inputMemoryReadData<1>
    SLICE_X38Y67.CLK     Tdick                -0.011   sh/challenge_8_3
                                                       sh/challenge_8_1
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (0.554ns logic, 4.239ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Destination:          sh/challenge_8_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.217 - 1.247)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_1 to sh/challenge_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.BQ      Tcko                  0.471   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    SLICE_X46Y105.C4     net (fanout=17)       1.631   E2M/EC/inputMemoryReadDataValidPipeline<1>
    SLICE_X46Y105.C      Tilo                  0.094   sh/inputMemoryReadAdd<16>
                                                       E2M/EC/inputMemoryReadData<1>1
    SLICE_X38Y67.BX      net (fanout=16)       2.585   inputMemoryReadData<1>
    SLICE_X38Y67.CLK     Tdick                -0.011   sh/challenge_8_3
                                                       sh/challenge_8_1
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (0.554ns logic, 4.216ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/mp/buffer_2 (SLICE_X36Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_2 (FF)
  Destination:          sh/mp/buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.545 - 0.516)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/challenge_0_2 to sh/mp/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.CQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_2
    SLICE_X36Y68.CX      net (fanout=1)        0.274   sh/challenge_0_2
    SLICE_X36Y68.CLK     Tckdi       (-Th)     0.230   sh/mp/buffer<3>
                                                       sh/mp/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.184ns logic, 0.274ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/mp/buffer_90 (SLICE_X38Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_11_2 (FF)
  Destination:          sh/mp/buffer_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.589 - 0.511)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/challenge_11_2 to sh/mp/buffer_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y78.CQ      Tcko                  0.433   sh/challenge_11_3
                                                       sh/challenge_11_2
    SLICE_X38Y78.CX      net (fanout=1)        0.292   sh/challenge_11_2
    SLICE_X38Y78.CLK     Tckdi       (-Th)     0.218   sh/mp/buffer<91>
                                                       sh/mp/buffer_90
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.215ns logic, 0.292ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/mp/buffer_78 (SLICE_X38Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_9_6 (FF)
  Destination:          sh/mp/buffer_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.562 - 0.494)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/challenge_9_6 to sh/mp/buffer_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.CQ      Tcko                  0.433   sh/challenge_9_7
                                                       sh/challenge_9_6
    SLICE_X38Y71.CX      net (fanout=1)        0.285   sh/challenge_9_6
    SLICE_X38Y71.CLK     Tckdi       (-Th)     0.218   sh/mp/buffer<79>
                                                       sh/mp/buffer_78
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.215ns logic, 0.285ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X1Y17.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X1Y17.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X1Y13.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.708ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.707 - 0.613)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X87Y82.DQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL       net (fanout=2)        0.780   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.708ns (0.928ns logic, 0.780ns route)
                                                              (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.708ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.722 - 0.613)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y82.DQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL   net (fanout=2)        0.780   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.708ns (0.928ns logic, 0.780ns route)
                                                          (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.709 - 0.645)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.AQ         Tcko                  0.471   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.ENBWRENL   net (fanout=2)        0.708   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.657ns (0.949ns logic, 0.708ns route)
                                                          (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.709 - 0.649)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.BQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y17.DIBDIL1    net (fanout=3)        0.597   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.410ns (0.813ns logic, 0.597ns route)
                                                          (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.762 - 0.604)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.DQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y17.DIBDIL3    net (fanout=3)        0.388   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.535ns (0.147ns logic, 0.388ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.762 - 0.607)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.CQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y17.DIBDIL6    net (fanout=3)        0.390   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.537ns (0.147ns logic, 0.390ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.762 - 0.604)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.AQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y17.DIBDIL0    net (fanout=3)        0.395   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.542ns (0.147ns logic, 0.395ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X86Y78.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.717ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.723ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y87.AQ      Tcko                  0.471   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.312   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (2.405ns logic, 1.312ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.417ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y87.AQ      Tcko                  0.433   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.207   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (2.210ns logic, 1.207ns route)
                                                       (64.7% logic, 35.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.248ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.192ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.845   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.403ns logic, 1.845ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.904ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.904ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.697   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (2.207ns logic, 1.697ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.703ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.457ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y17.DIADIL10   net (fanout=1)        1.449   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.703ns (1.254ns logic, 1.449ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.492ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y17.DIADIL9    net (fanout=1)        1.421   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.668ns (1.247ns logic, 1.421ns route)
                                                          (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.527ns (requirement - data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    K6.I                    Tiopi                 0.901   sysACE_MPDATA<11>
                                                          sysACE_MPDATA<11>
                                                          E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB36_X3Y17.DIADIL11   net (fanout=1)        1.390   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.633ns (1.243ns logic, 1.390ns route)
                                                          (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X93Y87.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X93Y87.A4      net (fanout=2)        0.620   E2M/EC/fromSysACEFifoFull
    SLICE_X93Y87.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.751ns logic, 0.620ns route)
                                                       (54.8% logic, 45.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X92Y87.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X92Y87.A3      net (fanout=2)        0.720   E2M/EC/fromSysACEFifoFull
    SLICE_X92Y87.CLK     Tah         (-Th)     0.219   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.729ns logic, 0.720ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.543ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y17.DIADIL0    net (fanout=1)        0.994   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.543ns (0.549ns logic, 0.994ns route)
                                                          (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.619ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (1.600 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.901   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.668ns (0.767ns logic, 6.901ns route)
                                                           (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.600 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.600 - 1.507)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y189.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<7>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        6.085   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.852ns (0.767ns logic, 6.085ns route)
                                                           (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y19.ADDRAU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.868 - 0.703)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y99.BQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9
    RAMB36_X4Y19.ADDRAU13   net (fanout=5)        0.320   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<9>
    RAMB36_X4Y19.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.120ns logic, 0.320ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y19.ADDRAU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.868 - 0.699)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y97.CQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2
    RAMB36_X4Y19.ADDRAU6    net (fanout=5)        0.326   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<2>
    RAMB36_X4Y19.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.446ns (0.120ns logic, 0.326ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y19.ADDRAU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.868 - 0.702)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y98.CQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6
    RAMB36_X4Y19.ADDRAU10   net (fanout=5)        0.324   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<6>
    RAMB36_X4Y19.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.444ns (0.120ns logic, 0.324ns route)
                                                          (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X4Y19.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X4Y19.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.967ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X89Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y44.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X89Y44.DX      net (fanout=2)        0.494   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X89Y44.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.473ns logic, 0.494ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X93Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y56.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y56.AX      net (fanout=2)        0.466   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X93Y56.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.442ns logic, 0.466ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X88Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y44.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y44.A4      net (fanout=2)        0.388   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y44.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.478ns logic, 0.388ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X91Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y50.AX      net (fanout=2)        0.291   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y50.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.185ns logic, 0.291ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X93Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y50.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X93Y50.AX      net (fanout=1)        0.285   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X93Y50.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X99Y56.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y56.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y56.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y56.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.939ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X79Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.939ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y57.C4      net (fanout=3)        1.068   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y57.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X79Y57.SR      net (fanout=1)        0.463   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X79Y57.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (1.408ns logic, 1.531ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.609ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y58.B5      net (fanout=3)        0.793   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y58.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y58.A5      net (fanout=1)        0.244   N20
    SLICE_X80Y58.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (0.572ns logic, 1.037ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y52.DX      net (fanout=3)        0.738   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y52.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.466ns logic, 0.738ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y52.DX      net (fanout=3)        0.679   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y52.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.203ns logic, 0.679ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y58.B5      net (fanout=3)        0.729   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y58.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y58.A5      net (fanout=1)        0.224   N20
    SLICE_X80Y58.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.301ns logic, 0.953ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X79Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.410ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y57.C4      net (fanout=3)        0.983   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y57.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X79Y57.SR      net (fanout=1)        0.426   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X79Y57.CLK     Tcksr       (-Th)    -0.207   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (1.001ns logic, 1.409ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.148ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (SLICE_X101Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y40.A3     net (fanout=2)        1.363   N0
    SLICE_X101Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y41.C2     net (fanout=13)       0.767   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y41.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<1>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X101Y42.CE     net (fanout=4)        0.461   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y42.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.961ns logic, 3.187ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X101Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y40.A3     net (fanout=2)        1.363   N0
    SLICE_X101Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y41.C2     net (fanout=13)       0.767   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y41.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<1>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X101Y42.CE     net (fanout=4)        0.461   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y42.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.961ns logic, 3.187ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X101Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y49.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X101Y40.A3     net (fanout=2)        1.363   N0
    SLICE_X101Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y41.C2     net (fanout=13)       0.767   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y41.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<1>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X101Y42.CE     net (fanout=4)        0.461   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X101Y42.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.961ns logic, 3.187ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X92Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y56.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X92Y54.CX      net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X92Y54.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.184ns logic, 0.286ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X89Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X89Y49.DX      net (fanout=1)        0.291   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X89Y49.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.195ns logic, 0.291ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X90Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y44.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X90Y44.AX      net (fanout=1)        0.465   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X90Y44.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.185ns logic, 0.465ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.219ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X91Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.141 - 0.155)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y41.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X91Y43.DX      net (fanout=1)        0.671   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X91Y43.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.452ns logic, 0.671ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X95Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.626 - 0.676)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X95Y40.AX      net (fanout=1)        0.482   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X95Y40.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.442ns logic, 0.482ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X91Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.141 - 0.155)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y41.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X91Y43.CX      net (fanout=1)        0.437   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X91Y43.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.454ns logic, 0.437ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X95Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.673 - 0.629)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X95Y40.BX      net (fanout=1)        0.279   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X95Y40.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.183ns logic, 0.279ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X95Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.673 - 0.629)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X95Y40.DX      net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X95Y40.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.195ns logic, 0.280ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X95Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.673 - 0.629)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X95Y40.CX      net (fanout=1)        0.285   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X95Y40.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.196ns logic, 0.285ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.202ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X98Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X98Y96.DX      net (fanout=2)        0.750   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X98Y96.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.452ns logic, 0.750ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X98Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X98Y96.DX      net (fanout=2)        0.690   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X98Y96.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.195ns logic, 0.690ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.260ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X101Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.670 - 0.700)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y99.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X101Y99.CX     net (fanout=1)        0.741   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X101Y99.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.454ns logic, 0.741ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X101Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.670 - 0.700)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y99.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X101Y99.DX     net (fanout=1)        0.728   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X101Y99.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.452ns logic, 0.728ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X101Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.670 - 0.700)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y99.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X101Y99.AX     net (fanout=1)        0.731   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X101Y99.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.442ns logic, 0.731ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X98Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.037ns (0.179 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X98Y101.BX     net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X98Y101.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X98Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.037ns (0.179 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X98Y101.CX     net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X98Y101.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.196ns logic, 0.289ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X98Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.037ns (0.179 - 0.142)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X98Y101.DX     net (fanout=1)        0.300   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X98Y101.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 47076 paths analyzed, 603 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.734ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X68Y76.A1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X44Y80.B1      net (fanout=2)        1.466   E2M/EC/_sub0001<26>
    SLICE_X44Y80.CMUX    Topbc                 0.687   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X68Y76.A1      net (fanout=9)        1.093   E2M/EC/N53
    SLICE_X68Y76.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (2.386ns logic, 5.348ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.DMUX    Tcind                 0.405   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X44Y80.A1      net (fanout=2)        1.459   E2M/EC/_sub0001<23>
    SLICE_X44Y80.CMUX    Topac                 0.705   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X68Y76.A1      net (fanout=9)        1.093   E2M/EC/N53
    SLICE_X68Y76.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (2.368ns logic, 5.341ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.DMUX    Tcind                 0.405   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X44Y80.B2      net (fanout=2)        1.368   E2M/EC/_sub0001<27>
    SLICE_X44Y80.CMUX    Topbc                 0.687   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X68Y76.A1      net (fanout=9)        1.093   E2M/EC/N53
    SLICE_X68Y76.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (2.454ns logic, 5.250ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_2 (SLICE_X64Y76.B2), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.BMUX    Tcinb                 0.342   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X46Y80.A1      net (fanout=2)        1.639   E2M/EC/_sub0001<25>
    SLICE_X46Y80.CMUX    Topac                 0.710   E2M/EC/tx_read_len_mux0000<12>3
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X64Y76.C2      net (fanout=16)       1.718   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X64Y76.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X64Y76.B2      net (fanout=7)        0.984   E2M/EC/N55
    SLICE_X64Y76.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>122
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (2.410ns logic, 5.308ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y83.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y83.BMUX    Tcinb                 0.342   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X46Y80.B1      net (fanout=2)        1.500   E2M/EC/_sub0001<29>
    SLICE_X46Y80.CMUX    Topbc                 0.698   E2M/EC/tx_read_len_mux0000<12>3
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X64Y76.C2      net (fanout=16)       1.718   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X64Y76.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X64Y76.B2      net (fanout=7)        0.984   E2M/EC/N55
    SLICE_X64Y76.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>122
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (2.502ns logic, 5.169ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y79.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X48Y76.D5      net (fanout=6)        0.800   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X48Y76.COUT    Topcyd                0.384   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.BMUX    Tcinb                 0.342   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X46Y80.A1      net (fanout=2)        1.639   E2M/EC/_sub0001<25>
    SLICE_X46Y80.CMUX    Topac                 0.710   E2M/EC/tx_read_len_mux0000<12>3
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X64Y76.C2      net (fanout=16)       1.718   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X64Y76.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X64Y76.B2      net (fanout=7)        0.984   E2M/EC/N55
    SLICE_X64Y76.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>122
                                                       E2M/EC/tx_header_buffer_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (2.524ns logic, 5.141ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X66Y75.A1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.596ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CMUX    Tcinc                 0.337   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X44Y80.B1      net (fanout=2)        1.466   E2M/EC/_sub0001<26>
    SLICE_X44Y80.CMUX    Topbc                 0.687   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X66Y75.A1      net (fanout=9)        0.936   E2M/EC/N53
    SLICE_X66Y75.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (2.405ns logic, 5.191ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.DMUX    Tcind                 0.405   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X44Y80.A1      net (fanout=2)        1.459   E2M/EC/_sub0001<23>
    SLICE_X44Y80.CMUX    Topac                 0.705   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X66Y75.A1      net (fanout=9)        0.936   E2M/EC/N53
    SLICE_X66Y75.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (2.387ns logic, 5.184ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X48Y78.A2      net (fanout=6)        0.967   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X48Y78.COUT    Topcya                0.499   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y80.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y81.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y82.DMUX    Tcind                 0.405   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X44Y80.B2      net (fanout=2)        1.368   E2M/EC/_sub0001<27>
    SLICE_X44Y80.CMUX    Topbc                 0.687   E2M/EC/userLogicReset
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B6      net (fanout=16)       1.822   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X62Y75.B       Tilo                  0.094   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X66Y75.A1      net (fanout=9)        0.936   E2M/EC/N53
    SLICE_X66Y75.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (2.473ns logic, 5.093ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_13 (SLICE_X66Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_13 to E2M/EC/tx_header_buffer_len_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_13
    SLICE_X66Y73.C6      net (fanout=2)        0.278   E2M/EC/tx_header_buffer_len<13>
    SLICE_X66Y73.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_len_13
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X64Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y76.DQ      Tcko                  0.433   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X64Y76.D6      net (fanout=2)        0.282   E2M/EC/tx_header_buffer_len<3>
    SLICE_X64Y76.CLK     Tah         (-Th)     0.216   E2M/EC/tx_header_buffer_len<3>
                                                       E2M/EC/tx_header_buffer_len_mux0000<3>100
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.217ns logic, 0.282ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X66Y73.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_4 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y75.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_4
    SLICE_X66Y73.B6      net (fanout=2)        0.287   E2M/EC/tx_header_buffer_len<4>
    SLICE_X66Y73.CLK     Tah         (-Th)     0.196   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.218ns logic, 0.287ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.340ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X52Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X52Y77.B2      net (fanout=3)        1.117   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X52Y77.B       Tilo                  0.094   N123
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X52Y74.CE      net (fanout=1)        0.432   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X52Y74.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.791ns logic, 1.549ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X44Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X46Y81.A5      net (fanout=3)        0.815   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X46Y81.A       Tilo                  0.094   sh/N5
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X44Y80.CE      net (fanout=1)        0.571   E2M/EC/userLogicReset_not0001
    SLICE_X44Y80.CLK     Tceck                 0.226   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.791ns logic, 1.386ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X44Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X46Y81.A5      net (fanout=3)        0.750   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X46Y81.A       Tilo                  0.087   sh/N5
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X44Y80.CE      net (fanout=1)        0.525   E2M/EC/userLogicReset_not0001
    SLICE_X44Y80.CLK     Tckce       (-Th)    -0.044   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.564ns logic, 1.275ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X52Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X52Y77.B2      net (fanout=3)        1.028   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X52Y77.B       Tilo                  0.087   N123
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X52Y74.CE      net (fanout=1)        0.397   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X52Y74.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.564ns logic, 1.425ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 12027 paths analyzed, 3277 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.928ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_3 (SLICE_X77Y54.D1), 10 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.928ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B1      net (fanout=45)       2.249   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X68Y56.C3      net (fanout=7)        1.648   E2M/EC/N97
    SLICE_X68Y56.C       Tilo                  0.094   N787
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y54.D1      net (fanout=48)       1.850   E2M/EC/N45
    SLICE_X77Y54.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<3>35
                                                       E2M/EC/tx_header_buffer_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.928ns (0.781ns logic, 7.147ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B4      net (fanout=45)       1.965   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X68Y56.C3      net (fanout=7)        1.648   E2M/EC/N97
    SLICE_X68Y56.C       Tilo                  0.094   N787
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y54.D1      net (fanout=48)       1.850   E2M/EC/N45
    SLICE_X77Y54.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<3>35
                                                       E2M/EC/tx_header_buffer_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (0.781ns logic, 6.863ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y57.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X80Y74.B3      net (fanout=23)       1.592   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X68Y56.C3      net (fanout=7)        1.648   E2M/EC/N97
    SLICE_X68Y56.C       Tilo                  0.094   N787
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y54.D1      net (fanout=48)       1.850   E2M/EC/N45
    SLICE_X77Y54.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<3>35
                                                       E2M/EC/tx_header_buffer_dest_add_3
    -------------------------------------------------  ---------------------------
    Total                                      7.250ns (0.760ns logic, 6.490ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_10 (SLICE_X66Y65.D2), 28 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B1      net (fanout=45)       2.249   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X71Y66.D4      net (fanout=7)        1.151   E2M/EC/N97
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.D2      net (fanout=25)       1.407   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<10>1
                                                       E2M/EC/tx_header_buffer_src_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (0.875ns logic, 6.816ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.407ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_src_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B4      net (fanout=45)       1.965   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X71Y66.D4      net (fanout=7)        1.151   E2M/EC/N97
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.D2      net (fanout=25)       1.407   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<10>1
                                                       E2M/EC/tx_header_buffer_src_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.407ns (0.875ns logic, 6.532ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.319ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B1      net (fanout=45)       2.249   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y66.D6      net (fanout=57)       2.273   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.D2      net (fanout=25)       1.407   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<10>1
                                                       E2M/EC/tx_header_buffer_src_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (0.781ns logic, 6.538ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_8 (SLICE_X66Y65.C2), 28 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.681ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B1      net (fanout=45)       2.249   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X71Y66.D4      net (fanout=7)        1.151   E2M/EC/N97
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.C2      net (fanout=25)       1.396   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<8>1
                                                       E2M/EC/tx_header_buffer_src_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (0.876ns logic, 6.805ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_src_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B4      net (fanout=45)       1.965   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y75.D1      net (fanout=57)       1.400   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y75.D       Tilo                  0.094   E2M/EC/tx_ll_sof_out
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X71Y66.D4      net (fanout=7)        1.151   E2M/EC/N97
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.C2      net (fanout=25)       1.396   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<8>1
                                                       E2M/EC/tx_header_buffer_src_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (0.876ns logic, 6.521ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y58.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B1      net (fanout=45)       2.249   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X80Y74.B       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X71Y66.D6      net (fanout=57)       2.273   E2M/tx_ll_dst_rdy_in
    SLICE_X71Y66.D       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X70Y68.A3      net (fanout=1)        0.609   N879
    SLICE_X70Y68.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y65.C2      net (fanout=25)       1.396   E2M/EC/N01
    SLICE_X66Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<8>1
                                                       E2M/EC/tx_header_buffer_src_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (0.782ns logic, 6.527ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X96Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y45.DQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X96Y45.CX      net (fanout=1)        0.146   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X96Y45.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X97Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_0 to E2M/emac_ll/tx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y46.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_0
    SLICE_X97Y46.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<0>
    SLICE_X97Y46.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay (SLICE_X88Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y49.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    SLICE_X88Y49.DX      net (fanout=2)        0.282   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    SLICE_X88Y49.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.184ns logic, 0.282ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.374(R)|    4.136(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.342(R)|    4.108(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.234(R)|    4.012(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.280(R)|    4.054(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.162(R)|    3.942(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.082(R)|    3.870(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.141(R)|    3.922(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.063(R)|    3.851(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.294(R)|    4.063(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.994(R)|    3.790(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.959(R)|    3.758(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.029(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.231(R)|    4.010(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.259(R)|    4.033(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.070(R)|    3.859(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.236(R)|    4.014(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.839(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.288(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.928|         |    5.555|         |
GMII_RX_CLK_0  |    1.202|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.302|         |         |         |
GMII_RX_CLK_0  |    7.619|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.203|         |         |         |
sysACE_CLK     |    3.982|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 197954 paths, 0 nets, and 15913 connections

Design statistics:
   Minimum period:   7.928ns{1}   (Maximum frequency: 126.135MHz)
   Maximum path delay from/to any node:   7.928ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 03:06:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 545 MB



