Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  datamem.vo
Sim SDF file          :  datamem__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do datamem_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {datamem.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 21:47:56 on Oct 13,2025
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." datamem.vo 
ModelSim-Altera Info: # -- Compiling module datamem
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	datamem
ModelSim-Altera Info: # End time: 21:47:57 on Oct 13,2025, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/Users/Public/Documents/DATA\ MEMORY\ -\ RV32i {C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 21:47:57 on Oct 13,2025
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Public/Documents/DATA MEMORY - RV32i" C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v 
ModelSim-Altera Info: # -- Compiling module datamem_tb
ModelSim-Altera Warning: # ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
ModelSim-Altera Warning: # ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
ModelSim-Altera Warning: # ** Warning: C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	datamem_tb
ModelSim-Altera Info: # End time: 21:47:57 on Oct 13,2025, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 3
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  datamem_tb
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" datamem_tb 
ModelSim-Altera Info: # Start time: 21:47:57 on Oct 13,2025
ModelSim-Altera Info: # Loading work.datamem_tb
ModelSim-Altera Info: # Loading work.datamem
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $stop    : C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v(43)
ModelSim-Altera Info: #    Time: 15 ns  Iteration: 0  Instance: /datamem_tb
ModelSim-Altera Info: # Break in Module datamem_tb at C:/Users/Public/Documents/DATA MEMORY - RV32i/datamem_tb.v line 43
ModelSim-Altera Info: # End time: 21:51:07 on Oct 13,2025, Elapsed time: 0:03:10
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
