Reading OpenROAD database at '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/30-openroad-resizertimingpostgrt/svm.odb'…
Reading library file at '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/tmp/c455283e52fd423b9a7616106d7834a5.lib'…
Reading design constraints file at '/home/jco1147/.local/lib/python3.9/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   svm
Die area:                 ( 0 0 ) ( 303940 314660 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6080
Number of terminals:      72
Number of snets:          2
Number of nets:           4712

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 357.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 134284.
[INFO DRT-0033] mcon shape region query size = 63639.
[INFO DRT-0033] met1 shape region query size = 14705.
[INFO DRT-0033] via shape region query size = 1080.
[INFO DRT-0033] met2 shape region query size = 682.
[INFO DRT-0033] via2 shape region query size = 864.
[INFO DRT-0033] met3 shape region query size = 684.
[INFO DRT-0033] via3 shape region query size = 864.
[INFO DRT-0033] met4 shape region query size = 232.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1361 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 351 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2966 groups.
#scanned instances     = 6080
#unique  instances     = 357
#stdCellGenAp          = 10095
#stdCellValidPlanarAp  = 59
#stdCellValidViaAp     = 7853
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 15427
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:07, memory = 150.63 (MB), peak = 150.63 (MB)

Number of guides:     31278

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 44 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 45 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 11455.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 8552.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 4374.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 160.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 54.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 15883 vertical wires in 1 frboxes and 8712 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1338 vertical wires in 1 frboxes and 2383 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 208.04 (MB), peak = 227.46 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 208.04 (MB), peak = 227.46 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 375.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 377.73 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:02, memory = 341.79 (MB).
    Completing 40% with 386 violations.
    elapsed time = 00:00:03, memory = 446.68 (MB).
    Completing 50% with 386 violations.
    elapsed time = 00:00:04, memory = 441.79 (MB).
    Completing 60% with 791 violations.
    elapsed time = 00:00:05, memory = 422.96 (MB).
    Completing 70% with 791 violations.
    elapsed time = 00:00:07, memory = 454.98 (MB).
    Completing 80% with 791 violations.
    elapsed time = 00:00:08, memory = 456.02 (MB).
    Completing 90% with 1182 violations.
    elapsed time = 00:00:10, memory = 501.30 (MB).
    Completing 100% with 1631 violations.
    elapsed time = 00:00:12, memory = 501.30 (MB).
[INFO DRT-0199]   Number of violations = 2091.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing       35      0    463     37     15      0
Min Hole             0      0      2      0      0      0
Recheck              1      0    308    137     12      2
Short                0      0   1015     62      0      0
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:12, memory = 832.30 (MB), peak = 832.30 (MB)
Total wire length = 119806 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 57253 um.
Total wire length on LAYER met2 = 56735 um.
Total wire length on LAYER met3 = 3028 um.
Total wire length on LAYER met4 = 2789 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30327.
Up-via summary (total 30327):.

------------------------
 FR_MASTERSLICE        0
            li1    15323
           met1    14678
           met2      228
           met3       98
           met4        0
------------------------
                   30327


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2091 violations.
    elapsed time = 00:00:00, memory = 856.71 (MB).
    Completing 20% with 2091 violations.
    elapsed time = 00:00:01, memory = 859.74 (MB).
    Completing 30% with 2091 violations.
    elapsed time = 00:00:02, memory = 867.02 (MB).
    Completing 40% with 1829 violations.
    elapsed time = 00:00:04, memory = 863.40 (MB).
    Completing 50% with 1829 violations.
    elapsed time = 00:00:05, memory = 863.40 (MB).
    Completing 60% with 1571 violations.
    elapsed time = 00:00:06, memory = 868.29 (MB).
    Completing 70% with 1571 violations.
    elapsed time = 00:00:08, memory = 868.29 (MB).
    Completing 80% with 1571 violations.
    elapsed time = 00:00:08, memory = 868.29 (MB).
    Completing 90% with 1305 violations.
    elapsed time = 00:00:11, memory = 870.61 (MB).
    Completing 100% with 1119 violations.
    elapsed time = 00:00:12, memory = 870.61 (MB).
[INFO DRT-0199]   Number of violations = 1190.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    273     30     12
Recheck              0      0      0     71
Short                0    779     22      0
[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:00:12, memory = 871.38 (MB), peak = 871.38 (MB)
Total wire length = 119040 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 56953 um.
Total wire length on LAYER met2 = 56295 um.
Total wire length on LAYER met3 = 3003 um.
Total wire length on LAYER met4 = 2787 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30194.
Up-via summary (total 30194):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14585
           met2      220
           met3       97
           met4        0
------------------------
                   30194


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1190 violations.
    elapsed time = 00:00:00, memory = 873.45 (MB).
    Completing 20% with 1190 violations.
    elapsed time = 00:00:02, memory = 875.25 (MB).
    Completing 30% with 1199 violations.
    elapsed time = 00:00:03, memory = 875.25 (MB).
    Completing 40% with 1199 violations.
    elapsed time = 00:00:03, memory = 875.25 (MB).
    Completing 50% with 1199 violations.
    elapsed time = 00:00:04, memory = 877.50 (MB).
    Completing 60% with 1179 violations.
    elapsed time = 00:00:06, memory = 877.50 (MB).
    Completing 70% with 1179 violations.
    elapsed time = 00:00:08, memory = 877.50 (MB).
    Completing 80% with 1175 violations.
    elapsed time = 00:00:09, memory = 877.50 (MB).
    Completing 90% with 1175 violations.
    elapsed time = 00:00:11, memory = 879.50 (MB).
    Completing 100% with 1031 violations.
    elapsed time = 00:00:12, memory = 879.50 (MB).
[INFO DRT-0199]   Number of violations = 1031.
Viol/Layer        mcon   met1   met2
Cut Spacing          5      0      0
Metal Spacing        0    234     34
Short                0    720     38
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:13, memory = 882.60 (MB), peak = 882.60 (MB)
Total wire length = 118690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 56843 um.
Total wire length on LAYER met2 = 56109 um.
Total wire length on LAYER met3 = 2964 um.
Total wire length on LAYER met4 = 2773 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30134.
Up-via summary (total 30134):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14528
           met2      218
           met3       96
           met4        0
------------------------
                   30134


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1031 violations.
    elapsed time = 00:00:00, memory = 882.60 (MB).
    Completing 20% with 1031 violations.
    elapsed time = 00:00:00, memory = 882.60 (MB).
    Completing 30% with 1031 violations.
    elapsed time = 00:00:01, memory = 884.14 (MB).
    Completing 40% with 840 violations.
    elapsed time = 00:00:02, memory = 884.14 (MB).
    Completing 50% with 840 violations.
    elapsed time = 00:00:02, memory = 886.14 (MB).
    Completing 60% with 541 violations.
    elapsed time = 00:00:04, memory = 888.39 (MB).
    Completing 70% with 541 violations.
    elapsed time = 00:00:05, memory = 888.39 (MB).
    Completing 80% with 541 violations.
    elapsed time = 00:00:06, memory = 857.37 (MB).
    Completing 90% with 315 violations.
    elapsed time = 00:00:07, memory = 873.60 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:09, memory = 873.60 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2
Metal Spacing       26      6
Short               35      1
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:09, memory = 873.60 (MB), peak = 888.39 (MB)
Total wire length = 118723 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55221 um.
Total wire length on LAYER met2 = 56381 um.
Total wire length on LAYER met3 = 4326 um.
Total wire length on LAYER met4 = 2793 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30660.
Up-via summary (total 30660):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14862
           met2      410
           met3       96
           met4        0
------------------------
                   30660


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 873.60 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 873.60 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:00, memory = 873.60 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:00, memory = 873.60 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:00, memory = 891.89 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:00, memory = 873.81 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:00, memory = 873.81 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:01, memory = 882.12 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:01, memory = 882.12 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 882.12 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        9
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 882.12 (MB), peak = 891.89 (MB)
Total wire length = 118740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55092 um.
Total wire length on LAYER met2 = 56401 um.
Total wire length on LAYER met3 = 4452 um.
Total wire length on LAYER met4 = 2793 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30666.
Up-via summary (total 30666):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14859
           met2      419
           met3       96
           met4        0
------------------------
                   30666


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 882.12 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.12 (MB), peak = 891.89 (MB)
Total wire length = 118739 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55091 um.
Total wire length on LAYER met2 = 56401 um.
Total wire length on LAYER met3 = 4452 um.
Total wire length on LAYER met4 = 2793 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30665.
Up-via summary (total 30665):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14858
           met2      419
           met3       96
           met4        0
------------------------
                   30665


[INFO DRT-0198] Complete detail routing.
Total wire length = 118739 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 55091 um.
Total wire length on LAYER met2 = 56401 um.
Total wire length on LAYER met3 = 4452 um.
Total wire length on LAYER met4 = 2793 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 30665.
Up-via summary (total 30665):.

------------------------
 FR_MASTERSLICE        0
            li1    15292
           met1    14858
           met2      419
           met3       96
           met4        0
------------------------
                   30665


[INFO DRT-0267] cpu time = 00:04:10, elapsed time = 00:00:50, memory = 882.12 (MB), peak = 891.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/32-openroad-detailedrouting/svm.odb'…
Writing netlist to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/32-openroad-detailedrouting/svm.nl.v'…
Writing powered netlist to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/32-openroad-detailedrouting/svm.pnl.v'…
Writing layout to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/32-openroad-detailedrouting/svm.def'…
Writing timing constraints to '/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-11-29_17-14-46/32-openroad-detailedrouting/svm.sdc'…
