0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.srcs/sim_1/new/counter_tb.v,1680182156,verilog,,,,upcounter_testbench,,,,,,,,
E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1680180200,vhdl,,,,c_addsub_0,,,,,,,,
E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.srcs/sources_1/new/counter.v,1680181676,verilog,,E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.srcs/sim_1/new/counter_tb.v,,up_counter,,,,,,,,
