{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 17:34:56 2010 " "Info: Processing started: Mon Sep 06 17:34:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Info: Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/lab1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitrca.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitrca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitRCA " "Info: Found entity 1: 4bitRCA" {  } { { "4bitRCA.bdf" "" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4bitRCA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x4bitrca.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4x4bitrca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x4bitRCA " "Info: Found entity 1: 4x4bitRCA" {  } { { "4x4bitRCA.bdf" "" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4x4bitRCA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitcsa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitcsa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitCSA " "Info: Found entity 1: 4bitCSA" {  } { { "4bitCSA.bdf" "" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x4bitcsa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4x4bitcsa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x4bitCSA " "Info: Found entity 1: 4x4bitCSA" {  } { { "4x4bitCSA.bdf" "" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4x4bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4x4bitCSA " "Info: Elaborating entity \"4x4bitCSA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitCSA 4bitCSA:inst1 " "Info: Elaborating entity \"4bitCSA\" for hierarchy \"4bitCSA:inst1\"" {  } { { "4x4bitCSA.bdf" "inst1" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4x4bitCSA.bdf" { { 304 528 624 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1 4bitCSA:inst1\|lab1:inst " "Info: Elaborating entity \"lab1\" for hierarchy \"4bitCSA:inst1\|lab1:inst\"" {  } { { "4bitCSA.bdf" "inst" { Schematic "C:/Users/Cam/Desktop/csmsc/ece473/lab1/4bitCSA.bdf" { { 72 264 360 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 17:34:56 2010 " "Info: Processing ended: Mon Sep 06 17:34:56 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
