digraph "CFG for '_Z11fmad_kernelddPd' function" {
	label="CFG for '_Z11fmad_kernelddPd' function";

	Node0x46d0f10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = sub nsw i32 0, %11\l  %13 = icmp eq i32 %10, %12\l  br i1 %13, label %14, label %17\l|{<s0>T|<s1>F}}"];
	Node0x46d0f10:s0 -> Node0x46d2de0;
	Node0x46d0f10:s1 -> Node0x46d2e70;
	Node0x46d2de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = fmul contract double %0, %0\l  %16 = fadd contract double %15, %1\l  store double %16, double addrspace(1)* %2, align 8, !tbaa !7\l  br label %17\l}"];
	Node0x46d2de0 -> Node0x46d2e70;
	Node0x46d2e70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%17:\l17:                                               \l  ret void\l}"];
}
