// Seed: 2413525852
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand module_0,
    input wire id_8
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  assign id_2 = id_10 - 0 ? id_9 : id_5;
  module_0(
      id_2, id_4, id_8, id_5, id_1, id_5, id_3, id_7, id_11
  );
endmodule
