
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007333                       # Number of seconds simulated
sim_ticks                                  7333449000                       # Number of ticks simulated
final_tick                                 7333449000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95907                       # Simulator instruction rate (inst/s)
host_op_rate                                   147863                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48844058                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670596                       # Number of bytes of host memory used
host_seconds                                   150.14                       # Real time elapsed on the host
sim_insts                                    14399455                       # Number of instructions simulated
sim_ops                                      22200086                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5363                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7034071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39769555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46803625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7034071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7034071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7034071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39769555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46803625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7333337000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.746207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   316.075338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.950663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          142     19.59%     19.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     16.14%     35.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           53      7.31%     43.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      7.86%     50.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          131     18.07%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      5.93%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      3.17%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      3.86%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          131     18.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          725                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7034070.871700341813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39769554.543844245374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26601000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    254349500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33003.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55815.12                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    180394250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               280950500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33636.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52386.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        46.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1367394.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1381380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20598900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         152430720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59598630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13745760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       499538310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       268775520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1339975680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2358665280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            321.631102                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7166716500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29750000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      64480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5371538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    699925000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      72295000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1095461000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2627520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1369995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17692920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         69454320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43674540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4574400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       255351450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86529120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1562273400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2043547665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            278.661195                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7225727750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8885000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6440448750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    225341750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      69392000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    560001500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325400                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325400                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2981                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289643                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1421                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289643                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270365                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19278                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1793                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4906083                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110346                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           500                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625423                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7333450                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14497970                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325400                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271786                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5647873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           401                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625380                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1152                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7297999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.065871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.545322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3709117     50.82%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   370344      5.07%     55.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    87012      1.19%     57.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165581      2.27%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   239920      3.29%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   123579      1.69%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   294200      4.03%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   475133      6.51%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1833113     25.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7297999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044372                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.976964                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   592373                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3761617                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1700242                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1240604                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3163                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22347403                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3163                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1089152                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  119236                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2443332                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3640657                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22333801                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   941                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 253123                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3171625                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15911                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21664357                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48511430                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24898446                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702223                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513131                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   151226                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 90                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6190724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526166                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113926                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098392                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2084539                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22308756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22395661                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               859                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          108746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7297999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.068740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.076859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              825505     11.31%     11.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1062309     14.56%     25.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1297724     17.78%     43.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1137677     15.59%     59.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1176285     16.12%     75.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              923741     12.66%     88.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              384935      5.27%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              227166      3.11%     96.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              262657      3.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7297999                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   43008     64.47%     64.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2428      3.64%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.02%     68.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.03%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.01%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20107     30.14%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    630      0.94%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   417      0.63%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                50      0.07%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35537      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7207973     32.18%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.01%     32.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196936     18.74%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  829      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 614      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097269      9.36%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097341      9.36%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62216      0.28%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13216      0.06%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4583253     20.46%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097643      9.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22395661                       # Type of FU issued
system.cpu.iq.rate                           3.053905                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       66714                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002979                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21982900                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7450077                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7311394                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30173994                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14967686                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949665                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7328564                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15098274                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2337                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16094                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6975                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       123373                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1064                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3163                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   46606                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 58967                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22308833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               118                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526166                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113926                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    652                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 56249                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            188                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            963                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2771                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3734                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22389209                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4643889                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6452                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6754231                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313507                       # Number of branches executed
system.cpu.iew.exec_stores                    2110342                       # Number of stores executed
system.cpu.iew.exec_rate                     3.053025                       # Inst execution rate
system.cpu.iew.wb_sent                       22262531                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261059                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13711314                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19543643                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.035551                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.701574                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          108850                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2999                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7281740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.048734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.411512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2224604     30.55%     30.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2329101     31.99%     62.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        22181      0.30%     62.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12597      0.17%     63.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       283847      3.90%     66.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        33025      0.45%     67.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       142222      1.95%     69.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       238317      3.27%     72.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1995846     27.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7281740                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399455                       # Number of instructions committed
system.cpu.commit.committedOps               22200086                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617023                       # Number of memory references committed
system.cpu.commit.loads                       4510072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775568                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157224     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52962      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9463      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200086                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1995846                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27594830                       # The number of ROB reads
system.cpu.rob.rob_writes                    44634307                       # The number of ROB writes
system.cpu.timesIdled                             494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399455                       # Number of Instructions Simulated
system.cpu.committedOps                      22200086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.509287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.509287                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.963531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.963531                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25030471                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954011                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688663                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851733                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576661                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1773940                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7385847                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.342213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6853917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            206.374906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.342213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          581                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13805247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13805247                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4714263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4714263                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106443                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6820706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6820706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6820706                       # number of overall hits
system.cpu.dcache.overall_hits::total         6820706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64804                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          508                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65312                       # number of overall misses
system.cpu.dcache.overall_misses::total         65312                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2216873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2216873000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47400000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47400000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2264273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2264273000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2264273000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2264273000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886018                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009485                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34208.891426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34208.891426                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93307.086614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93307.086614                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34668.560142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34668.560142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34668.560142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34668.560142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               547                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.890311                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13562                       # number of writebacks
system.cpu.dcache.writebacks::total             13562                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32041                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        32101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32101                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32763                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          448                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33211                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1237582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1237582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1282038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1282038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1282038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1282038000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004823                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37773.769191                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37773.769191                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99232.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99232.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38602.812321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38602.812321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38602.812321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38602.812321                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32187                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           686.652434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625096                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1984.244200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   686.652434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          671                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251579                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624277                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624277                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624277                       # number of overall hits
system.cpu.icache.overall_hits::total         1624277                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1103                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1103                       # number of overall misses
system.cpu.icache.overall_misses::total          1103                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109533998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109533998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109533998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109533998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109533998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109533998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625380                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000679                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000679                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99305.528558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99305.528558                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99305.528558                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99305.528558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99305.528558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99305.528558                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           97                       # number of writebacks
system.cpu.icache.writebacks::total                97                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          819                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86829998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86829998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86829998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86829998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86829998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86829998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106019.533578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106019.533578                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106019.533578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106019.533578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106019.533578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106019.533578                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4384.185546                       # Cycle average of tags in use
system.l2.tags.total_refs                       66305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.363416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       749.645354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3634.540192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.110917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.133795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5305                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163666                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    535803                       # Number of tag accesses
system.l2.tags.data_accesses                   535803                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        13562                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13562                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           96                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               96                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         28566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28566                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28654                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28667                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data               28654                       # number of overall hits
system.l2.overall_hits::total                   28667                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4142                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               806                       # number of overall misses
system.l2.overall_misses::.cpu.data              4557                       # number of overall misses
system.l2.overall_misses::total                  5363                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42358000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84078000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84078000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    536846000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    536846000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84078000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    579204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        663282000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84078000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    579204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       663282000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        13562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13562                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           96                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           96                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33211                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34030                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33211                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34030                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.825050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.825050                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984127                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126636                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137214                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137214                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157596                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102067.469880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102067.469880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104315.136476                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104315.136476                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129610.333172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129610.333172                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104315.136476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127102.040816                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123677.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104315.136476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127102.040816                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123677.419355                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4142                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5363                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    454006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    454006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    488064000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    556022000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    488064000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    556022000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.825050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.825050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126636                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157596                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84315.136476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84315.136476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109610.333172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109610.333172                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84315.136476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107102.040816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103677.419355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84315.136476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107102.040816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103677.419355                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4948                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5363                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5363000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28254250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        66314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7333449000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           97                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32708                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        98609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                100344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2993472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3052096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018775                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34018     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93632000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2458998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99633000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
