** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=5e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=7e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=8e-6 W=80e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=33e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=49e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=4e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=11e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=71e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=11e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=20e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=68e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=458e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=8e-6 W=120e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=8e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=8e-6 W=120e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=383e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=383e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 87 dB
** Power consumption: 7.59401 mW
** Area: 15000 (mu_m)^2
** Transit frequency: 13.0271 MHz
** Transit frequency with error factor: 13.0174 MHz
** Slew rate: 16.8021 V/mu_s
** Phase margin: 67.0361Â°
** CMRR: 106 dB
** negPSRR: 99 dB
** posPSRR: 92 dB
** VoutMax: 4.33001 V
** VoutMin: 0.310001 V
** VcmMax: 5.24001 V
** VcmMin: 1.49001 V


** Expected Currents: 
** NormalTransistorNmos: 139.3 muA
** NormalTransistorNmos: 96.1361 muA
** NormalTransistorPmos: -33.1949 muA
** NormalTransistorPmos: -19.6199 muA
** NormalTransistorPmos: -19.6209 muA
** NormalTransistorPmos: -19.6199 muA
** NormalTransistorPmos: -19.6209 muA
** NormalTransistorNmos: 39.2391 muA
** NormalTransistorNmos: 39.2401 muA
** NormalTransistorNmos: 19.6191 muA
** NormalTransistorNmos: 19.6191 muA
** NormalTransistorNmos: 1200.96 muA
** NormalTransistorPmos: -1200.95 muA
** DiodeTransistorNmos: 33.1941 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -139.299 muA
** DiodeTransistorPmos: -96.1369 muA


** Expected Voltages: 
** ibias: 0.711001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.70201  V
** out: 2.5  V
** outFirstStage: 3.77001  V
** outVoltageBiasXXnXX1: 0.876001  V
** outVoltageBiasXXpXX0: 3.75201  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.26601  V
** innerStageBias: 0.306001  V
** innerTransistorStack1Load1: 4.53601  V
** innerTransistorStack2Load1: 4.53601  V
** sourceTransconductance: 1.88901  V


.END