// Seed: 1394521947
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    input wire id_5,
    input wand id_6
);
  assign id_1 = id_2;
  assign module_1.id_10 = 0;
  wire id_8;
endmodule
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    input uwire id_6,
    output logic id_7,
    output supply1 module_1,
    input tri id_9,
    output wand id_10,
    input wor id_11,
    output tri1 id_12,
    output wire id_13,
    output wire id_14
);
  assign id_4 = -1;
  assign id_7 = 1;
  always @(*) begin : LABEL_0
    if (-1) begin : LABEL_1
      if (1) id_4 <= 1;
    end else begin : LABEL_2
      id_4 <= 1;
      $unsigned(99);
      ;
    end
    id_7 = id_0;
    SystemTFIdentifier(1'b0);
    id_7 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_0,
      id_12,
      id_9,
      id_9,
      id_11
  );
  logic id_16;
  ;
endmodule
