
Timer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000274a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000c  00800060  0000274a  000027de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080006c  0080006c  000027ea  2**0
                  ALLOC
  3 .stab         00001ecc  00000000  00000000  000027ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010e9  00000000  00000000  000046b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  000057a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00005901  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00005a90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00007ad5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00008bd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00009b58  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  00009cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  00009f9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a828  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__vector_1>
       8:	0c 94 17 0c 	jmp	0x182e	; 0x182e <__vector_2>
       c:	0c 94 4a 0c 	jmp	0x1894	; 0x1894 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 74 12 	jmp	0x24e8	; 0x24e8 <__vector_10>
      2c:	0c 94 41 12 	jmp	0x2482	; 0x2482 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e4       	ldi	r30, 0x4A	; 74
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 36       	cpi	r26, 0x6C	; 108
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e6       	ldi	r26, 0x6C	; 108
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 37       	cpi	r26, 0x7D	; 125
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 04 13 	call	0x2608	; 0x2608 <main>
      8a:	0c 94 a3 13 	jmp	0x2746	; 0x2746 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 6c 13 	jmp	0x26d8	; 0x26d8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 e6       	ldi	r26, 0x64	; 100
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 94 13 	jmp	0x2728	; 0x2728 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 94 13 	jmp	0x2728	; 0x2728 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 6c 13 	jmp	0x26d8	; 0x26d8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 e6       	ldi	r24, 0x64	; 100
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 74 13 	jmp	0x26e8	; 0x26e8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	64 e6       	ldi	r22, 0x64	; 100
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 90 13 	jmp	0x2720	; 0x2720 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 94 13 	jmp	0x2728	; 0x2728 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 94 13 	jmp	0x2728	; 0x2728 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 94 13 	jmp	0x2728	; 0x2728 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 7c 13 	jmp	0x26f8	; 0x26f8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 98 13 	jmp	0x2730	; 0x2730 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <Gobal_interrput_Enbale>:

/**********************************************************************************************************************
 *  GLOBAL FUNCTIONS
 *********************************************************************************************************************/
void Gobal_interrput_Enbale (void )
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(SREG,GobalInterrput_Pin);
     ca6:	af e5       	ldi	r26, 0x5F	; 95
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	ef e5       	ldi	r30, 0x5F	; 95
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	80 68       	ori	r24, 0x80	; 128
     cb2:	8c 93       	st	X, r24
}
     cb4:	cf 91       	pop	r28
     cb6:	df 91       	pop	r29
     cb8:	08 95       	ret

00000cba <Gobal_interrput_Disable>:

void Gobal_interrput_Disable (void )
{
     cba:	df 93       	push	r29
     cbc:	cf 93       	push	r28
     cbe:	cd b7       	in	r28, 0x3d	; 61
     cc0:	de b7       	in	r29, 0x3e	; 62
	Clear_Bit(SREG,GobalInterrput_Pin);
     cc2:	af e5       	ldi	r26, 0x5F	; 95
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	ef e5       	ldi	r30, 0x5F	; 95
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	8f 77       	andi	r24, 0x7F	; 127
     cce:	8c 93       	st	X, r24
}
     cd0:	cf 91       	pop	r28
     cd2:	df 91       	pop	r29
     cd4:	08 95       	ret

00000cd6 <Dio_u8_SetPortDir>:
void Dio_u8_SetPortDir(u8 Copy_PortID, u8 Copy_PortDirc){
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	00 d0       	rcall	.+0      	; 0xcdc <Dio_u8_SetPortDir+0x6>
     cdc:	00 d0       	rcall	.+0      	; 0xcde <Dio_u8_SetPortDir+0x8>
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
     ce2:	89 83       	std	Y+1, r24	; 0x01
     ce4:	6a 83       	std	Y+2, r22	; 0x02

	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
     ce6:	89 81       	ldd	r24, Y+1	; 0x01
     ce8:	84 30       	cpi	r24, 0x04	; 4
     cea:	90 f5       	brcc	.+100    	; 0xd50 <Dio_u8_SetPortDir+0x7a>

		switch (Copy_PortID){
     cec:	89 81       	ldd	r24, Y+1	; 0x01
     cee:	28 2f       	mov	r18, r24
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	3c 83       	std	Y+4, r19	; 0x04
     cf4:	2b 83       	std	Y+3, r18	; 0x03
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
     cf8:	9c 81       	ldd	r25, Y+4	; 0x04
     cfa:	81 30       	cpi	r24, 0x01	; 1
     cfc:	91 05       	cpc	r25, r1
     cfe:	d1 f0       	breq	.+52     	; 0xd34 <Dio_u8_SetPortDir+0x5e>
     d00:	2b 81       	ldd	r18, Y+3	; 0x03
     d02:	3c 81       	ldd	r19, Y+4	; 0x04
     d04:	22 30       	cpi	r18, 0x02	; 2
     d06:	31 05       	cpc	r19, r1
     d08:	2c f4       	brge	.+10     	; 0xd14 <Dio_u8_SetPortDir+0x3e>
     d0a:	8b 81       	ldd	r24, Y+3	; 0x03
     d0c:	9c 81       	ldd	r25, Y+4	; 0x04
     d0e:	00 97       	sbiw	r24, 0x00	; 0
     d10:	61 f0       	breq	.+24     	; 0xd2a <Dio_u8_SetPortDir+0x54>
     d12:	1e c0       	rjmp	.+60     	; 0xd50 <Dio_u8_SetPortDir+0x7a>
     d14:	2b 81       	ldd	r18, Y+3	; 0x03
     d16:	3c 81       	ldd	r19, Y+4	; 0x04
     d18:	22 30       	cpi	r18, 0x02	; 2
     d1a:	31 05       	cpc	r19, r1
     d1c:	81 f0       	breq	.+32     	; 0xd3e <Dio_u8_SetPortDir+0x68>
     d1e:	8b 81       	ldd	r24, Y+3	; 0x03
     d20:	9c 81       	ldd	r25, Y+4	; 0x04
     d22:	83 30       	cpi	r24, 0x03	; 3
     d24:	91 05       	cpc	r25, r1
     d26:	81 f0       	breq	.+32     	; 0xd48 <Dio_u8_SetPortDir+0x72>
     d28:	13 c0       	rjmp	.+38     	; 0xd50 <Dio_u8_SetPortDir+0x7a>

		case Group_A :
			DIO_U8_DDRA = Copy_PortDirc;
     d2a:	ea e3       	ldi	r30, 0x3A	; 58
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	8a 81       	ldd	r24, Y+2	; 0x02
     d30:	80 83       	st	Z, r24
     d32:	0e c0       	rjmp	.+28     	; 0xd50 <Dio_u8_SetPortDir+0x7a>
			break;

		case Group_B :
			DIO_U8_DDRB = Copy_PortDirc;
     d34:	e7 e3       	ldi	r30, 0x37	; 55
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	8a 81       	ldd	r24, Y+2	; 0x02
     d3a:	80 83       	st	Z, r24
     d3c:	09 c0       	rjmp	.+18     	; 0xd50 <Dio_u8_SetPortDir+0x7a>
			break;

		case Group_C :
			DIO_U8_DDRC = Copy_PortDirc;
     d3e:	e4 e3       	ldi	r30, 0x34	; 52
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	80 83       	st	Z, r24
     d46:	04 c0       	rjmp	.+8      	; 0xd50 <Dio_u8_SetPortDir+0x7a>
			break;

		case Group_D :
			DIO_U8_DDRD = Copy_PortDirc;
     d48:	e1 e3       	ldi	r30, 0x31	; 49
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	8a 81       	ldd	r24, Y+2	; 0x02
     d4e:	80 83       	st	Z, r24
			break;
		}
	}
}
     d50:	0f 90       	pop	r0
     d52:	0f 90       	pop	r0
     d54:	0f 90       	pop	r0
     d56:	0f 90       	pop	r0
     d58:	cf 91       	pop	r28
     d5a:	df 91       	pop	r29
     d5c:	08 95       	ret

00000d5e <Dio_u8_SetPortValue>:

void Dio_u8_SetPortValue(u8 Copy_PortID,u8 Copy_PortValue) {
     d5e:	df 93       	push	r29
     d60:	cf 93       	push	r28
     d62:	00 d0       	rcall	.+0      	; 0xd64 <Dio_u8_SetPortValue+0x6>
     d64:	00 d0       	rcall	.+0      	; 0xd66 <Dio_u8_SetPortValue+0x8>
     d66:	cd b7       	in	r28, 0x3d	; 61
     d68:	de b7       	in	r29, 0x3e	; 62
     d6a:	89 83       	std	Y+1, r24	; 0x01
     d6c:	6a 83       	std	Y+2, r22	; 0x02

	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
     d6e:	89 81       	ldd	r24, Y+1	; 0x01
     d70:	84 30       	cpi	r24, 0x04	; 4
     d72:	90 f5       	brcc	.+100    	; 0xdd8 <Dio_u8_SetPortValue+0x7a>

		switch (Copy_PortID){
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	28 2f       	mov	r18, r24
     d78:	30 e0       	ldi	r19, 0x00	; 0
     d7a:	3c 83       	std	Y+4, r19	; 0x04
     d7c:	2b 83       	std	Y+3, r18	; 0x03
     d7e:	8b 81       	ldd	r24, Y+3	; 0x03
     d80:	9c 81       	ldd	r25, Y+4	; 0x04
     d82:	81 30       	cpi	r24, 0x01	; 1
     d84:	91 05       	cpc	r25, r1
     d86:	d1 f0       	breq	.+52     	; 0xdbc <Dio_u8_SetPortValue+0x5e>
     d88:	2b 81       	ldd	r18, Y+3	; 0x03
     d8a:	3c 81       	ldd	r19, Y+4	; 0x04
     d8c:	22 30       	cpi	r18, 0x02	; 2
     d8e:	31 05       	cpc	r19, r1
     d90:	2c f4       	brge	.+10     	; 0xd9c <Dio_u8_SetPortValue+0x3e>
     d92:	8b 81       	ldd	r24, Y+3	; 0x03
     d94:	9c 81       	ldd	r25, Y+4	; 0x04
     d96:	00 97       	sbiw	r24, 0x00	; 0
     d98:	61 f0       	breq	.+24     	; 0xdb2 <Dio_u8_SetPortValue+0x54>
     d9a:	1e c0       	rjmp	.+60     	; 0xdd8 <Dio_u8_SetPortValue+0x7a>
     d9c:	2b 81       	ldd	r18, Y+3	; 0x03
     d9e:	3c 81       	ldd	r19, Y+4	; 0x04
     da0:	22 30       	cpi	r18, 0x02	; 2
     da2:	31 05       	cpc	r19, r1
     da4:	81 f0       	breq	.+32     	; 0xdc6 <Dio_u8_SetPortValue+0x68>
     da6:	8b 81       	ldd	r24, Y+3	; 0x03
     da8:	9c 81       	ldd	r25, Y+4	; 0x04
     daa:	83 30       	cpi	r24, 0x03	; 3
     dac:	91 05       	cpc	r25, r1
     dae:	81 f0       	breq	.+32     	; 0xdd0 <Dio_u8_SetPortValue+0x72>
     db0:	13 c0       	rjmp	.+38     	; 0xdd8 <Dio_u8_SetPortValue+0x7a>

		case Group_A :
			DIO_U8_PORTA = Copy_PortValue;
     db2:	eb e3       	ldi	r30, 0x3B	; 59
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	8a 81       	ldd	r24, Y+2	; 0x02
     db8:	80 83       	st	Z, r24
     dba:	0e c0       	rjmp	.+28     	; 0xdd8 <Dio_u8_SetPortValue+0x7a>
			break;

		case Group_B :
			DIO_U8_PORTB = Copy_PortValue;
     dbc:	e8 e3       	ldi	r30, 0x38	; 56
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	8a 81       	ldd	r24, Y+2	; 0x02
     dc2:	80 83       	st	Z, r24
     dc4:	09 c0       	rjmp	.+18     	; 0xdd8 <Dio_u8_SetPortValue+0x7a>
			break;

		case Group_C :
			DIO_U8_PORTC = Copy_PortValue;
     dc6:	e5 e3       	ldi	r30, 0x35	; 53
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	8a 81       	ldd	r24, Y+2	; 0x02
     dcc:	80 83       	st	Z, r24
     dce:	04 c0       	rjmp	.+8      	; 0xdd8 <Dio_u8_SetPortValue+0x7a>
			break;

		case Group_D :
			DIO_U8_PORTD = Copy_PortValue;
     dd0:	e2 e3       	ldi	r30, 0x32	; 50
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	8a 81       	ldd	r24, Y+2	; 0x02
     dd6:	80 83       	st	Z, r24
			break;
		}
	}
}
     dd8:	0f 90       	pop	r0
     dda:	0f 90       	pop	r0
     ddc:	0f 90       	pop	r0
     dde:	0f 90       	pop	r0
     de0:	cf 91       	pop	r28
     de2:	df 91       	pop	r29
     de4:	08 95       	ret

00000de6 <Dio_u8_GetportValue>:

u8 Dio_u8_GetportValue(u8 Copy_PortID) {
     de6:	df 93       	push	r29
     de8:	cf 93       	push	r28
     dea:	00 d0       	rcall	.+0      	; 0xdec <Dio_u8_GetportValue+0x6>
     dec:	00 d0       	rcall	.+0      	; 0xdee <Dio_u8_GetportValue+0x8>
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
     df2:	8a 83       	std	Y+2, r24	; 0x02

	u8 Portvalue;

	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
     df4:	8a 81       	ldd	r24, Y+2	; 0x02
     df6:	84 30       	cpi	r24, 0x04	; 4
     df8:	90 f5       	brcc	.+100    	; 0xe5e <Dio_u8_GetportValue+0x78>


		switch (Copy_PortID) {
     dfa:	8a 81       	ldd	r24, Y+2	; 0x02
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	3c 83       	std	Y+4, r19	; 0x04
     e02:	2b 83       	std	Y+3, r18	; 0x03
     e04:	8b 81       	ldd	r24, Y+3	; 0x03
     e06:	9c 81       	ldd	r25, Y+4	; 0x04
     e08:	81 30       	cpi	r24, 0x01	; 1
     e0a:	91 05       	cpc	r25, r1
     e0c:	d1 f0       	breq	.+52     	; 0xe42 <Dio_u8_GetportValue+0x5c>
     e0e:	2b 81       	ldd	r18, Y+3	; 0x03
     e10:	3c 81       	ldd	r19, Y+4	; 0x04
     e12:	22 30       	cpi	r18, 0x02	; 2
     e14:	31 05       	cpc	r19, r1
     e16:	2c f4       	brge	.+10     	; 0xe22 <Dio_u8_GetportValue+0x3c>
     e18:	8b 81       	ldd	r24, Y+3	; 0x03
     e1a:	9c 81       	ldd	r25, Y+4	; 0x04
     e1c:	00 97       	sbiw	r24, 0x00	; 0
     e1e:	61 f0       	breq	.+24     	; 0xe38 <Dio_u8_GetportValue+0x52>
     e20:	1e c0       	rjmp	.+60     	; 0xe5e <Dio_u8_GetportValue+0x78>
     e22:	2b 81       	ldd	r18, Y+3	; 0x03
     e24:	3c 81       	ldd	r19, Y+4	; 0x04
     e26:	22 30       	cpi	r18, 0x02	; 2
     e28:	31 05       	cpc	r19, r1
     e2a:	81 f0       	breq	.+32     	; 0xe4c <Dio_u8_GetportValue+0x66>
     e2c:	8b 81       	ldd	r24, Y+3	; 0x03
     e2e:	9c 81       	ldd	r25, Y+4	; 0x04
     e30:	83 30       	cpi	r24, 0x03	; 3
     e32:	91 05       	cpc	r25, r1
     e34:	81 f0       	breq	.+32     	; 0xe56 <Dio_u8_GetportValue+0x70>
     e36:	13 c0       	rjmp	.+38     	; 0xe5e <Dio_u8_GetportValue+0x78>

		case Group_A:
			Portvalue= DIO_U8_PORTA;
     e38:	eb e3       	ldi	r30, 0x3B	; 59
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	89 83       	std	Y+1, r24	; 0x01
     e40:	0e c0       	rjmp	.+28     	; 0xe5e <Dio_u8_GetportValue+0x78>
			break;

		case Group_B:
			Portvalue= DIO_U8_PORTB;
     e42:	e8 e3       	ldi	r30, 0x38	; 56
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	80 81       	ld	r24, Z
     e48:	89 83       	std	Y+1, r24	; 0x01
     e4a:	09 c0       	rjmp	.+18     	; 0xe5e <Dio_u8_GetportValue+0x78>
			break;

		case Group_C:
			Portvalue= DIO_U8_PORTC;
     e4c:	e5 e3       	ldi	r30, 0x35	; 53
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	89 83       	std	Y+1, r24	; 0x01
     e54:	04 c0       	rjmp	.+8      	; 0xe5e <Dio_u8_GetportValue+0x78>
			break;

		case Group_D:
			Portvalue= DIO_U8_PORTD;
     e56:	e2 e3       	ldi	r30, 0x32	; 50
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return Portvalue ;
     e5e:	89 81       	ldd	r24, Y+1	; 0x01
}
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	0f 90       	pop	r0
     e68:	cf 91       	pop	r28
     e6a:	df 91       	pop	r29
     e6c:	08 95       	ret

00000e6e <Dio_u8_SetPinDir>:


void Dio_u8_SetPinDir(u8 Copy_PortID,u8 Copy_Bit_No ,u8 CopyPinDirc){
     e6e:	df 93       	push	r29
     e70:	cf 93       	push	r28
     e72:	00 d0       	rcall	.+0      	; 0xe74 <Dio_u8_SetPinDir+0x6>
     e74:	00 d0       	rcall	.+0      	; 0xe76 <Dio_u8_SetPinDir+0x8>
     e76:	0f 92       	push	r0
     e78:	cd b7       	in	r28, 0x3d	; 61
     e7a:	de b7       	in	r29, 0x3e	; 62
     e7c:	89 83       	std	Y+1, r24	; 0x01
     e7e:	6a 83       	std	Y+2, r22	; 0x02
     e80:	4b 83       	std	Y+3, r20	; 0x03

	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
     e82:	89 81       	ldd	r24, Y+1	; 0x01
     e84:	84 30       	cpi	r24, 0x04	; 4
     e86:	08 f0       	brcs	.+2      	; 0xe8a <Dio_u8_SetPinDir+0x1c>
     e88:	d1 c0       	rjmp	.+418    	; 0x102c <Dio_u8_SetPinDir+0x1be>

		switch (Copy_PortID){
     e8a:	89 81       	ldd	r24, Y+1	; 0x01
     e8c:	28 2f       	mov	r18, r24
     e8e:	30 e0       	ldi	r19, 0x00	; 0
     e90:	3d 83       	std	Y+5, r19	; 0x05
     e92:	2c 83       	std	Y+4, r18	; 0x04
     e94:	8c 81       	ldd	r24, Y+4	; 0x04
     e96:	9d 81       	ldd	r25, Y+5	; 0x05
     e98:	81 30       	cpi	r24, 0x01	; 1
     e9a:	91 05       	cpc	r25, r1
     e9c:	09 f4       	brne	.+2      	; 0xea0 <Dio_u8_SetPinDir+0x32>
     e9e:	43 c0       	rjmp	.+134    	; 0xf26 <Dio_u8_SetPinDir+0xb8>
     ea0:	2c 81       	ldd	r18, Y+4	; 0x04
     ea2:	3d 81       	ldd	r19, Y+5	; 0x05
     ea4:	22 30       	cpi	r18, 0x02	; 2
     ea6:	31 05       	cpc	r19, r1
     ea8:	2c f4       	brge	.+10     	; 0xeb4 <Dio_u8_SetPinDir+0x46>
     eaa:	8c 81       	ldd	r24, Y+4	; 0x04
     eac:	9d 81       	ldd	r25, Y+5	; 0x05
     eae:	00 97       	sbiw	r24, 0x00	; 0
     eb0:	71 f0       	breq	.+28     	; 0xece <Dio_u8_SetPinDir+0x60>
     eb2:	bc c0       	rjmp	.+376    	; 0x102c <Dio_u8_SetPinDir+0x1be>
     eb4:	2c 81       	ldd	r18, Y+4	; 0x04
     eb6:	3d 81       	ldd	r19, Y+5	; 0x05
     eb8:	22 30       	cpi	r18, 0x02	; 2
     eba:	31 05       	cpc	r19, r1
     ebc:	09 f4       	brne	.+2      	; 0xec0 <Dio_u8_SetPinDir+0x52>
     ebe:	5f c0       	rjmp	.+190    	; 0xf7e <Dio_u8_SetPinDir+0x110>
     ec0:	8c 81       	ldd	r24, Y+4	; 0x04
     ec2:	9d 81       	ldd	r25, Y+5	; 0x05
     ec4:	83 30       	cpi	r24, 0x03	; 3
     ec6:	91 05       	cpc	r25, r1
     ec8:	09 f4       	brne	.+2      	; 0xecc <Dio_u8_SetPinDir+0x5e>
     eca:	85 c0       	rjmp	.+266    	; 0xfd6 <Dio_u8_SetPinDir+0x168>
     ecc:	af c0       	rjmp	.+350    	; 0x102c <Dio_u8_SetPinDir+0x1be>

		case Group_A:
			Assign_Bit(DIO_U8_DDRA,Copy_Bit_No,CopyPinDirc);
     ece:	8b 81       	ldd	r24, Y+3	; 0x03
     ed0:	81 30       	cpi	r24, 0x01	; 1
     ed2:	a1 f4       	brne	.+40     	; 0xefc <Dio_u8_SetPinDir+0x8e>
     ed4:	aa e3       	ldi	r26, 0x3A	; 58
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	ea e3       	ldi	r30, 0x3A	; 58
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	48 2f       	mov	r20, r24
     ee0:	8a 81       	ldd	r24, Y+2	; 0x02
     ee2:	28 2f       	mov	r18, r24
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	02 2e       	mov	r0, r18
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <Dio_u8_SetPinDir+0x84>
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	0a 94       	dec	r0
     ef4:	e2 f7       	brpl	.-8      	; 0xeee <Dio_u8_SetPinDir+0x80>
     ef6:	84 2b       	or	r24, r20
     ef8:	8c 93       	st	X, r24
     efa:	98 c0       	rjmp	.+304    	; 0x102c <Dio_u8_SetPinDir+0x1be>
     efc:	aa e3       	ldi	r26, 0x3A	; 58
     efe:	b0 e0       	ldi	r27, 0x00	; 0
     f00:	ea e3       	ldi	r30, 0x3A	; 58
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	48 2f       	mov	r20, r24
     f08:	8a 81       	ldd	r24, Y+2	; 0x02
     f0a:	28 2f       	mov	r18, r24
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	02 2e       	mov	r0, r18
     f14:	02 c0       	rjmp	.+4      	; 0xf1a <Dio_u8_SetPinDir+0xac>
     f16:	88 0f       	add	r24, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	0a 94       	dec	r0
     f1c:	e2 f7       	brpl	.-8      	; 0xf16 <Dio_u8_SetPinDir+0xa8>
     f1e:	80 95       	com	r24
     f20:	84 23       	and	r24, r20
     f22:	8c 93       	st	X, r24
     f24:	83 c0       	rjmp	.+262    	; 0x102c <Dio_u8_SetPinDir+0x1be>
			break;

		case Group_B:
			Assign_Bit(DIO_U8_DDRB,Copy_Bit_No,CopyPinDirc);
     f26:	8b 81       	ldd	r24, Y+3	; 0x03
     f28:	81 30       	cpi	r24, 0x01	; 1
     f2a:	a1 f4       	brne	.+40     	; 0xf54 <Dio_u8_SetPinDir+0xe6>
     f2c:	a7 e3       	ldi	r26, 0x37	; 55
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e7 e3       	ldi	r30, 0x37	; 55
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	48 2f       	mov	r20, r24
     f38:	8a 81       	ldd	r24, Y+2	; 0x02
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	02 2e       	mov	r0, r18
     f44:	02 c0       	rjmp	.+4      	; 0xf4a <Dio_u8_SetPinDir+0xdc>
     f46:	88 0f       	add	r24, r24
     f48:	99 1f       	adc	r25, r25
     f4a:	0a 94       	dec	r0
     f4c:	e2 f7       	brpl	.-8      	; 0xf46 <Dio_u8_SetPinDir+0xd8>
     f4e:	84 2b       	or	r24, r20
     f50:	8c 93       	st	X, r24
     f52:	6c c0       	rjmp	.+216    	; 0x102c <Dio_u8_SetPinDir+0x1be>
     f54:	a7 e3       	ldi	r26, 0x37	; 55
     f56:	b0 e0       	ldi	r27, 0x00	; 0
     f58:	e7 e3       	ldi	r30, 0x37	; 55
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
     f5e:	48 2f       	mov	r20, r24
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	28 2f       	mov	r18, r24
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	02 2e       	mov	r0, r18
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <Dio_u8_SetPinDir+0x104>
     f6e:	88 0f       	add	r24, r24
     f70:	99 1f       	adc	r25, r25
     f72:	0a 94       	dec	r0
     f74:	e2 f7       	brpl	.-8      	; 0xf6e <Dio_u8_SetPinDir+0x100>
     f76:	80 95       	com	r24
     f78:	84 23       	and	r24, r20
     f7a:	8c 93       	st	X, r24
     f7c:	57 c0       	rjmp	.+174    	; 0x102c <Dio_u8_SetPinDir+0x1be>
			break;

		case Group_C:
			Assign_Bit(DIO_U8_DDRC,Copy_Bit_No,CopyPinDirc);
     f7e:	8b 81       	ldd	r24, Y+3	; 0x03
     f80:	81 30       	cpi	r24, 0x01	; 1
     f82:	a1 f4       	brne	.+40     	; 0xfac <Dio_u8_SetPinDir+0x13e>
     f84:	a4 e3       	ldi	r26, 0x34	; 52
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	e4 e3       	ldi	r30, 0x34	; 52
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	80 81       	ld	r24, Z
     f8e:	48 2f       	mov	r20, r24
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	28 2f       	mov	r18, r24
     f94:	30 e0       	ldi	r19, 0x00	; 0
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	02 2e       	mov	r0, r18
     f9c:	02 c0       	rjmp	.+4      	; 0xfa2 <Dio_u8_SetPinDir+0x134>
     f9e:	88 0f       	add	r24, r24
     fa0:	99 1f       	adc	r25, r25
     fa2:	0a 94       	dec	r0
     fa4:	e2 f7       	brpl	.-8      	; 0xf9e <Dio_u8_SetPinDir+0x130>
     fa6:	84 2b       	or	r24, r20
     fa8:	8c 93       	st	X, r24
     faa:	40 c0       	rjmp	.+128    	; 0x102c <Dio_u8_SetPinDir+0x1be>
     fac:	a4 e3       	ldi	r26, 0x34	; 52
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	e4 e3       	ldi	r30, 0x34	; 52
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	48 2f       	mov	r20, r24
     fb8:	8a 81       	ldd	r24, Y+2	; 0x02
     fba:	28 2f       	mov	r18, r24
     fbc:	30 e0       	ldi	r19, 0x00	; 0
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	02 2e       	mov	r0, r18
     fc4:	02 c0       	rjmp	.+4      	; 0xfca <Dio_u8_SetPinDir+0x15c>
     fc6:	88 0f       	add	r24, r24
     fc8:	99 1f       	adc	r25, r25
     fca:	0a 94       	dec	r0
     fcc:	e2 f7       	brpl	.-8      	; 0xfc6 <Dio_u8_SetPinDir+0x158>
     fce:	80 95       	com	r24
     fd0:	84 23       	and	r24, r20
     fd2:	8c 93       	st	X, r24
     fd4:	2b c0       	rjmp	.+86     	; 0x102c <Dio_u8_SetPinDir+0x1be>
			break;

		case Group_D :
			Assign_Bit(DIO_U8_DDRD,Copy_Bit_No,CopyPinDirc);
     fd6:	8b 81       	ldd	r24, Y+3	; 0x03
     fd8:	81 30       	cpi	r24, 0x01	; 1
     fda:	a1 f4       	brne	.+40     	; 0x1004 <Dio_u8_SetPinDir+0x196>
     fdc:	a1 e3       	ldi	r26, 0x31	; 49
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e1 e3       	ldi	r30, 0x31	; 49
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	48 2f       	mov	r20, r24
     fe8:	8a 81       	ldd	r24, Y+2	; 0x02
     fea:	28 2f       	mov	r18, r24
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	02 2e       	mov	r0, r18
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <Dio_u8_SetPinDir+0x18c>
     ff6:	88 0f       	add	r24, r24
     ff8:	99 1f       	adc	r25, r25
     ffa:	0a 94       	dec	r0
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <Dio_u8_SetPinDir+0x188>
     ffe:	84 2b       	or	r24, r20
    1000:	8c 93       	st	X, r24
    1002:	14 c0       	rjmp	.+40     	; 0x102c <Dio_u8_SetPinDir+0x1be>
    1004:	a1 e3       	ldi	r26, 0x31	; 49
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e1 e3       	ldi	r30, 0x31	; 49
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	48 2f       	mov	r20, r24
    1010:	8a 81       	ldd	r24, Y+2	; 0x02
    1012:	28 2f       	mov	r18, r24
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	02 2e       	mov	r0, r18
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <Dio_u8_SetPinDir+0x1b4>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <Dio_u8_SetPinDir+0x1b0>
    1026:	80 95       	com	r24
    1028:	84 23       	and	r24, r20
    102a:	8c 93       	st	X, r24
			break;
		}
	}
}
    102c:	0f 90       	pop	r0
    102e:	0f 90       	pop	r0
    1030:	0f 90       	pop	r0
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	cf 91       	pop	r28
    1038:	df 91       	pop	r29
    103a:	08 95       	ret

0000103c <Dio_u8_SetPinVal>:


void Dio_u8_SetPinVal(u8 Copy_PortID,u8 Copy_Bit_No,u8 CopyPinVal){
    103c:	df 93       	push	r29
    103e:	cf 93       	push	r28
    1040:	00 d0       	rcall	.+0      	; 0x1042 <Dio_u8_SetPinVal+0x6>
    1042:	00 d0       	rcall	.+0      	; 0x1044 <Dio_u8_SetPinVal+0x8>
    1044:	0f 92       	push	r0
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
    104a:	89 83       	std	Y+1, r24	; 0x01
    104c:	6a 83       	std	Y+2, r22	; 0x02
    104e:	4b 83       	std	Y+3, r20	; 0x03

	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	84 30       	cpi	r24, 0x04	; 4
    1054:	08 f0       	brcs	.+2      	; 0x1058 <Dio_u8_SetPinVal+0x1c>
    1056:	d1 c0       	rjmp	.+418    	; 0x11fa <Dio_u8_SetPinVal+0x1be>

		switch (Copy_PortID){
    1058:	89 81       	ldd	r24, Y+1	; 0x01
    105a:	28 2f       	mov	r18, r24
    105c:	30 e0       	ldi	r19, 0x00	; 0
    105e:	3d 83       	std	Y+5, r19	; 0x05
    1060:	2c 83       	std	Y+4, r18	; 0x04
    1062:	8c 81       	ldd	r24, Y+4	; 0x04
    1064:	9d 81       	ldd	r25, Y+5	; 0x05
    1066:	81 30       	cpi	r24, 0x01	; 1
    1068:	91 05       	cpc	r25, r1
    106a:	09 f4       	brne	.+2      	; 0x106e <Dio_u8_SetPinVal+0x32>
    106c:	43 c0       	rjmp	.+134    	; 0x10f4 <Dio_u8_SetPinVal+0xb8>
    106e:	2c 81       	ldd	r18, Y+4	; 0x04
    1070:	3d 81       	ldd	r19, Y+5	; 0x05
    1072:	22 30       	cpi	r18, 0x02	; 2
    1074:	31 05       	cpc	r19, r1
    1076:	2c f4       	brge	.+10     	; 0x1082 <Dio_u8_SetPinVal+0x46>
    1078:	8c 81       	ldd	r24, Y+4	; 0x04
    107a:	9d 81       	ldd	r25, Y+5	; 0x05
    107c:	00 97       	sbiw	r24, 0x00	; 0
    107e:	71 f0       	breq	.+28     	; 0x109c <Dio_u8_SetPinVal+0x60>
    1080:	bc c0       	rjmp	.+376    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
    1082:	2c 81       	ldd	r18, Y+4	; 0x04
    1084:	3d 81       	ldd	r19, Y+5	; 0x05
    1086:	22 30       	cpi	r18, 0x02	; 2
    1088:	31 05       	cpc	r19, r1
    108a:	09 f4       	brne	.+2      	; 0x108e <Dio_u8_SetPinVal+0x52>
    108c:	5f c0       	rjmp	.+190    	; 0x114c <Dio_u8_SetPinVal+0x110>
    108e:	8c 81       	ldd	r24, Y+4	; 0x04
    1090:	9d 81       	ldd	r25, Y+5	; 0x05
    1092:	83 30       	cpi	r24, 0x03	; 3
    1094:	91 05       	cpc	r25, r1
    1096:	09 f4       	brne	.+2      	; 0x109a <Dio_u8_SetPinVal+0x5e>
    1098:	85 c0       	rjmp	.+266    	; 0x11a4 <Dio_u8_SetPinVal+0x168>
    109a:	af c0       	rjmp	.+350    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
		case Group_A:
			Assign_Bit(DIO_U8_PORTA,Copy_Bit_No,CopyPinVal);
    109c:	8b 81       	ldd	r24, Y+3	; 0x03
    109e:	81 30       	cpi	r24, 0x01	; 1
    10a0:	a1 f4       	brne	.+40     	; 0x10ca <Dio_u8_SetPinVal+0x8e>
    10a2:	ab e3       	ldi	r26, 0x3B	; 59
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	eb e3       	ldi	r30, 0x3B	; 59
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	48 2f       	mov	r20, r24
    10ae:	8a 81       	ldd	r24, Y+2	; 0x02
    10b0:	28 2f       	mov	r18, r24
    10b2:	30 e0       	ldi	r19, 0x00	; 0
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	02 2e       	mov	r0, r18
    10ba:	02 c0       	rjmp	.+4      	; 0x10c0 <Dio_u8_SetPinVal+0x84>
    10bc:	88 0f       	add	r24, r24
    10be:	99 1f       	adc	r25, r25
    10c0:	0a 94       	dec	r0
    10c2:	e2 f7       	brpl	.-8      	; 0x10bc <Dio_u8_SetPinVal+0x80>
    10c4:	84 2b       	or	r24, r20
    10c6:	8c 93       	st	X, r24
    10c8:	98 c0       	rjmp	.+304    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
    10ca:	ab e3       	ldi	r26, 0x3B	; 59
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	eb e3       	ldi	r30, 0x3B	; 59
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	48 2f       	mov	r20, r24
    10d6:	8a 81       	ldd	r24, Y+2	; 0x02
    10d8:	28 2f       	mov	r18, r24
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	81 e0       	ldi	r24, 0x01	; 1
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	02 2e       	mov	r0, r18
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <Dio_u8_SetPinVal+0xac>
    10e4:	88 0f       	add	r24, r24
    10e6:	99 1f       	adc	r25, r25
    10e8:	0a 94       	dec	r0
    10ea:	e2 f7       	brpl	.-8      	; 0x10e4 <Dio_u8_SetPinVal+0xa8>
    10ec:	80 95       	com	r24
    10ee:	84 23       	and	r24, r20
    10f0:	8c 93       	st	X, r24
    10f2:	83 c0       	rjmp	.+262    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
			break;

		case Group_B:
			Assign_Bit(DIO_U8_PORTB,Copy_Bit_No,CopyPinVal);
    10f4:	8b 81       	ldd	r24, Y+3	; 0x03
    10f6:	81 30       	cpi	r24, 0x01	; 1
    10f8:	a1 f4       	brne	.+40     	; 0x1122 <Dio_u8_SetPinVal+0xe6>
    10fa:	a8 e3       	ldi	r26, 0x38	; 56
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	e8 e3       	ldi	r30, 0x38	; 56
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	80 81       	ld	r24, Z
    1104:	48 2f       	mov	r20, r24
    1106:	8a 81       	ldd	r24, Y+2	; 0x02
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	02 2e       	mov	r0, r18
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <Dio_u8_SetPinVal+0xdc>
    1114:	88 0f       	add	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	0a 94       	dec	r0
    111a:	e2 f7       	brpl	.-8      	; 0x1114 <Dio_u8_SetPinVal+0xd8>
    111c:	84 2b       	or	r24, r20
    111e:	8c 93       	st	X, r24
    1120:	6c c0       	rjmp	.+216    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
    1122:	a8 e3       	ldi	r26, 0x38	; 56
    1124:	b0 e0       	ldi	r27, 0x00	; 0
    1126:	e8 e3       	ldi	r30, 0x38	; 56
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	80 81       	ld	r24, Z
    112c:	48 2f       	mov	r20, r24
    112e:	8a 81       	ldd	r24, Y+2	; 0x02
    1130:	28 2f       	mov	r18, r24
    1132:	30 e0       	ldi	r19, 0x00	; 0
    1134:	81 e0       	ldi	r24, 0x01	; 1
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	02 2e       	mov	r0, r18
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <Dio_u8_SetPinVal+0x104>
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	0a 94       	dec	r0
    1142:	e2 f7       	brpl	.-8      	; 0x113c <Dio_u8_SetPinVal+0x100>
    1144:	80 95       	com	r24
    1146:	84 23       	and	r24, r20
    1148:	8c 93       	st	X, r24
    114a:	57 c0       	rjmp	.+174    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
			break;

		case Group_C:
			Assign_Bit(DIO_U8_PORTC,Copy_Bit_No,CopyPinVal);
    114c:	8b 81       	ldd	r24, Y+3	; 0x03
    114e:	81 30       	cpi	r24, 0x01	; 1
    1150:	a1 f4       	brne	.+40     	; 0x117a <Dio_u8_SetPinVal+0x13e>
    1152:	a5 e3       	ldi	r26, 0x35	; 53
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e5 e3       	ldi	r30, 0x35	; 53
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	48 2f       	mov	r20, r24
    115e:	8a 81       	ldd	r24, Y+2	; 0x02
    1160:	28 2f       	mov	r18, r24
    1162:	30 e0       	ldi	r19, 0x00	; 0
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	02 2e       	mov	r0, r18
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <Dio_u8_SetPinVal+0x134>
    116c:	88 0f       	add	r24, r24
    116e:	99 1f       	adc	r25, r25
    1170:	0a 94       	dec	r0
    1172:	e2 f7       	brpl	.-8      	; 0x116c <Dio_u8_SetPinVal+0x130>
    1174:	84 2b       	or	r24, r20
    1176:	8c 93       	st	X, r24
    1178:	40 c0       	rjmp	.+128    	; 0x11fa <Dio_u8_SetPinVal+0x1be>
    117a:	a5 e3       	ldi	r26, 0x35	; 53
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e5 e3       	ldi	r30, 0x35	; 53
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	48 2f       	mov	r20, r24
    1186:	8a 81       	ldd	r24, Y+2	; 0x02
    1188:	28 2f       	mov	r18, r24
    118a:	30 e0       	ldi	r19, 0x00	; 0
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	02 2e       	mov	r0, r18
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <Dio_u8_SetPinVal+0x15c>
    1194:	88 0f       	add	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	0a 94       	dec	r0
    119a:	e2 f7       	brpl	.-8      	; 0x1194 <Dio_u8_SetPinVal+0x158>
    119c:	80 95       	com	r24
    119e:	84 23       	and	r24, r20
    11a0:	8c 93       	st	X, r24
    11a2:	2b c0       	rjmp	.+86     	; 0x11fa <Dio_u8_SetPinVal+0x1be>
			break;

		case Group_D:
			Assign_Bit(DIO_U8_PORTD,Copy_Bit_No,CopyPinVal);
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	81 30       	cpi	r24, 0x01	; 1
    11a8:	a1 f4       	brne	.+40     	; 0x11d2 <Dio_u8_SetPinVal+0x196>
    11aa:	a2 e3       	ldi	r26, 0x32	; 50
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	e2 e3       	ldi	r30, 0x32	; 50
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	48 2f       	mov	r20, r24
    11b6:	8a 81       	ldd	r24, Y+2	; 0x02
    11b8:	28 2f       	mov	r18, r24
    11ba:	30 e0       	ldi	r19, 0x00	; 0
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	02 2e       	mov	r0, r18
    11c2:	02 c0       	rjmp	.+4      	; 0x11c8 <Dio_u8_SetPinVal+0x18c>
    11c4:	88 0f       	add	r24, r24
    11c6:	99 1f       	adc	r25, r25
    11c8:	0a 94       	dec	r0
    11ca:	e2 f7       	brpl	.-8      	; 0x11c4 <Dio_u8_SetPinVal+0x188>
    11cc:	84 2b       	or	r24, r20
    11ce:	8c 93       	st	X, r24
    11d0:	14 c0       	rjmp	.+40     	; 0x11fa <Dio_u8_SetPinVal+0x1be>
    11d2:	a2 e3       	ldi	r26, 0x32	; 50
    11d4:	b0 e0       	ldi	r27, 0x00	; 0
    11d6:	e2 e3       	ldi	r30, 0x32	; 50
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	80 81       	ld	r24, Z
    11dc:	48 2f       	mov	r20, r24
    11de:	8a 81       	ldd	r24, Y+2	; 0x02
    11e0:	28 2f       	mov	r18, r24
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	02 2e       	mov	r0, r18
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <Dio_u8_SetPinVal+0x1b4>
    11ec:	88 0f       	add	r24, r24
    11ee:	99 1f       	adc	r25, r25
    11f0:	0a 94       	dec	r0
    11f2:	e2 f7       	brpl	.-8      	; 0x11ec <Dio_u8_SetPinVal+0x1b0>
    11f4:	80 95       	com	r24
    11f6:	84 23       	and	r24, r20
    11f8:	8c 93       	st	X, r24
			break;
		}
	}
}
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	0f 90       	pop	r0
    1202:	0f 90       	pop	r0
    1204:	cf 91       	pop	r28
    1206:	df 91       	pop	r29
    1208:	08 95       	ret

0000120a <Dio_u8_GetPinVal>:


u8 Dio_u8_GetPinVal(u8 Copy_PortID,u8 Copy_Bit_No){
    120a:	df 93       	push	r29
    120c:	cf 93       	push	r28
    120e:	00 d0       	rcall	.+0      	; 0x1210 <Dio_u8_GetPinVal+0x6>
    1210:	00 d0       	rcall	.+0      	; 0x1212 <Dio_u8_GetPinVal+0x8>
    1212:	0f 92       	push	r0
    1214:	cd b7       	in	r28, 0x3d	; 61
    1216:	de b7       	in	r29, 0x3e	; 62
    1218:	8a 83       	std	Y+2, r24	; 0x02
    121a:	6b 83       	std	Y+3, r22	; 0x03

	u8 BitValue;
	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
    121c:	8a 81       	ldd	r24, Y+2	; 0x02
    121e:	84 30       	cpi	r24, 0x04	; 4
    1220:	08 f0       	brcs	.+2      	; 0x1224 <Dio_u8_GetPinVal+0x1a>
    1222:	67 c0       	rjmp	.+206    	; 0x12f2 <Dio_u8_GetPinVal+0xe8>

		switch (Copy_PortID){
    1224:	8a 81       	ldd	r24, Y+2	; 0x02
    1226:	28 2f       	mov	r18, r24
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	3d 83       	std	Y+5, r19	; 0x05
    122c:	2c 83       	std	Y+4, r18	; 0x04
    122e:	4c 81       	ldd	r20, Y+4	; 0x04
    1230:	5d 81       	ldd	r21, Y+5	; 0x05
    1232:	41 30       	cpi	r20, 0x01	; 1
    1234:	51 05       	cpc	r21, r1
    1236:	41 f1       	breq	.+80     	; 0x1288 <Dio_u8_GetPinVal+0x7e>
    1238:	8c 81       	ldd	r24, Y+4	; 0x04
    123a:	9d 81       	ldd	r25, Y+5	; 0x05
    123c:	82 30       	cpi	r24, 0x02	; 2
    123e:	91 05       	cpc	r25, r1
    1240:	34 f4       	brge	.+12     	; 0x124e <Dio_u8_GetPinVal+0x44>
    1242:	2c 81       	ldd	r18, Y+4	; 0x04
    1244:	3d 81       	ldd	r19, Y+5	; 0x05
    1246:	21 15       	cp	r18, r1
    1248:	31 05       	cpc	r19, r1
    124a:	61 f0       	breq	.+24     	; 0x1264 <Dio_u8_GetPinVal+0x5a>
    124c:	52 c0       	rjmp	.+164    	; 0x12f2 <Dio_u8_GetPinVal+0xe8>
    124e:	4c 81       	ldd	r20, Y+4	; 0x04
    1250:	5d 81       	ldd	r21, Y+5	; 0x05
    1252:	42 30       	cpi	r20, 0x02	; 2
    1254:	51 05       	cpc	r21, r1
    1256:	51 f1       	breq	.+84     	; 0x12ac <Dio_u8_GetPinVal+0xa2>
    1258:	8c 81       	ldd	r24, Y+4	; 0x04
    125a:	9d 81       	ldd	r25, Y+5	; 0x05
    125c:	83 30       	cpi	r24, 0x03	; 3
    125e:	91 05       	cpc	r25, r1
    1260:	b9 f1       	breq	.+110    	; 0x12d0 <Dio_u8_GetPinVal+0xc6>
    1262:	47 c0       	rjmp	.+142    	; 0x12f2 <Dio_u8_GetPinVal+0xe8>

		case Group_A:
			BitValue = Get_Bit(DIO_U8_PINA,Copy_Bit_No);
    1264:	e9 e3       	ldi	r30, 0x39	; 57
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	28 2f       	mov	r18, r24
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	88 2f       	mov	r24, r24
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	a9 01       	movw	r20, r18
    1276:	02 c0       	rjmp	.+4      	; 0x127c <Dio_u8_GetPinVal+0x72>
    1278:	55 95       	asr	r21
    127a:	47 95       	ror	r20
    127c:	8a 95       	dec	r24
    127e:	e2 f7       	brpl	.-8      	; 0x1278 <Dio_u8_GetPinVal+0x6e>
    1280:	ca 01       	movw	r24, r20
    1282:	81 70       	andi	r24, 0x01	; 1
    1284:	89 83       	std	Y+1, r24	; 0x01
    1286:	35 c0       	rjmp	.+106    	; 0x12f2 <Dio_u8_GetPinVal+0xe8>
			break;

		case Group_B:
			BitValue = Get_Bit(DIO_U8_PINB,Copy_Bit_No);
    1288:	e6 e3       	ldi	r30, 0x36	; 54
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
    128e:	28 2f       	mov	r18, r24
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	8b 81       	ldd	r24, Y+3	; 0x03
    1294:	88 2f       	mov	r24, r24
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	a9 01       	movw	r20, r18
    129a:	02 c0       	rjmp	.+4      	; 0x12a0 <Dio_u8_GetPinVal+0x96>
    129c:	55 95       	asr	r21
    129e:	47 95       	ror	r20
    12a0:	8a 95       	dec	r24
    12a2:	e2 f7       	brpl	.-8      	; 0x129c <Dio_u8_GetPinVal+0x92>
    12a4:	ca 01       	movw	r24, r20
    12a6:	81 70       	andi	r24, 0x01	; 1
    12a8:	89 83       	std	Y+1, r24	; 0x01
    12aa:	23 c0       	rjmp	.+70     	; 0x12f2 <Dio_u8_GetPinVal+0xe8>
			break;

		case Group_C:
			BitValue = Get_Bit(DIO_U8_PINC,Copy_Bit_No);
    12ac:	e3 e3       	ldi	r30, 0x33	; 51
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	28 2f       	mov	r18, r24
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	8b 81       	ldd	r24, Y+3	; 0x03
    12b8:	88 2f       	mov	r24, r24
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	a9 01       	movw	r20, r18
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <Dio_u8_GetPinVal+0xba>
    12c0:	55 95       	asr	r21
    12c2:	47 95       	ror	r20
    12c4:	8a 95       	dec	r24
    12c6:	e2 f7       	brpl	.-8      	; 0x12c0 <Dio_u8_GetPinVal+0xb6>
    12c8:	ca 01       	movw	r24, r20
    12ca:	81 70       	andi	r24, 0x01	; 1
    12cc:	89 83       	std	Y+1, r24	; 0x01
    12ce:	11 c0       	rjmp	.+34     	; 0x12f2 <Dio_u8_GetPinVal+0xe8>
			break;

		case Group_D:
			BitValue = Get_Bit(DIO_U8_PIND,Copy_Bit_No);
    12d0:	e0 e3       	ldi	r30, 0x30	; 48
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	28 2f       	mov	r18, r24
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	8b 81       	ldd	r24, Y+3	; 0x03
    12dc:	88 2f       	mov	r24, r24
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	a9 01       	movw	r20, r18
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <Dio_u8_GetPinVal+0xde>
    12e4:	55 95       	asr	r21
    12e6:	47 95       	ror	r20
    12e8:	8a 95       	dec	r24
    12ea:	e2 f7       	brpl	.-8      	; 0x12e4 <Dio_u8_GetPinVal+0xda>
    12ec:	ca 01       	movw	r24, r20
    12ee:	81 70       	andi	r24, 0x01	; 1
    12f0:	89 83       	std	Y+1, r24	; 0x01
			break;

		}
	}
return BitValue;
    12f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	0f 90       	pop	r0
    12fa:	0f 90       	pop	r0
    12fc:	0f 90       	pop	r0
    12fe:	cf 91       	pop	r28
    1300:	df 91       	pop	r29
    1302:	08 95       	ret

00001304 <Dio_u8_GetPortDir>:

u8 Dio_u8_GetPortDir(u8 Copy_PortID){
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	00 d0       	rcall	.+0      	; 0x130a <Dio_u8_GetPortDir+0x6>
    130a:	00 d0       	rcall	.+0      	; 0x130c <Dio_u8_GetPortDir+0x8>
    130c:	cd b7       	in	r28, 0x3d	; 61
    130e:	de b7       	in	r29, 0x3e	; 62
    1310:	8a 83       	std	Y+2, r24	; 0x02

	u8 PortDir ;
	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	84 30       	cpi	r24, 0x04	; 4
    1316:	90 f5       	brcc	.+100    	; 0x137c <Dio_u8_GetPortDir+0x78>

		switch (Copy_PortID){
    1318:	8a 81       	ldd	r24, Y+2	; 0x02
    131a:	28 2f       	mov	r18, r24
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	3c 83       	std	Y+4, r19	; 0x04
    1320:	2b 83       	std	Y+3, r18	; 0x03
    1322:	8b 81       	ldd	r24, Y+3	; 0x03
    1324:	9c 81       	ldd	r25, Y+4	; 0x04
    1326:	81 30       	cpi	r24, 0x01	; 1
    1328:	91 05       	cpc	r25, r1
    132a:	d1 f0       	breq	.+52     	; 0x1360 <Dio_u8_GetPortDir+0x5c>
    132c:	2b 81       	ldd	r18, Y+3	; 0x03
    132e:	3c 81       	ldd	r19, Y+4	; 0x04
    1330:	22 30       	cpi	r18, 0x02	; 2
    1332:	31 05       	cpc	r19, r1
    1334:	2c f4       	brge	.+10     	; 0x1340 <Dio_u8_GetPortDir+0x3c>
    1336:	8b 81       	ldd	r24, Y+3	; 0x03
    1338:	9c 81       	ldd	r25, Y+4	; 0x04
    133a:	00 97       	sbiw	r24, 0x00	; 0
    133c:	61 f0       	breq	.+24     	; 0x1356 <Dio_u8_GetPortDir+0x52>
    133e:	1e c0       	rjmp	.+60     	; 0x137c <Dio_u8_GetPortDir+0x78>
    1340:	2b 81       	ldd	r18, Y+3	; 0x03
    1342:	3c 81       	ldd	r19, Y+4	; 0x04
    1344:	22 30       	cpi	r18, 0x02	; 2
    1346:	31 05       	cpc	r19, r1
    1348:	81 f0       	breq	.+32     	; 0x136a <Dio_u8_GetPortDir+0x66>
    134a:	8b 81       	ldd	r24, Y+3	; 0x03
    134c:	9c 81       	ldd	r25, Y+4	; 0x04
    134e:	83 30       	cpi	r24, 0x03	; 3
    1350:	91 05       	cpc	r25, r1
    1352:	81 f0       	breq	.+32     	; 0x1374 <Dio_u8_GetPortDir+0x70>
    1354:	13 c0       	rjmp	.+38     	; 0x137c <Dio_u8_GetPortDir+0x78>

		case Group_A:
			PortDir = DIO_U8_DDRA;
    1356:	ea e3       	ldi	r30, 0x3A	; 58
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	89 83       	std	Y+1, r24	; 0x01
    135e:	0e c0       	rjmp	.+28     	; 0x137c <Dio_u8_GetPortDir+0x78>
			break;

		case Group_B:
			PortDir = DIO_U8_DDRB;
    1360:	e7 e3       	ldi	r30, 0x37	; 55
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	89 83       	std	Y+1, r24	; 0x01
    1368:	09 c0       	rjmp	.+18     	; 0x137c <Dio_u8_GetPortDir+0x78>
			break;

		case Group_C:
			PortDir = DIO_U8_DDRC;
    136a:	e4 e3       	ldi	r30, 0x34	; 52
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	89 83       	std	Y+1, r24	; 0x01
    1372:	04 c0       	rjmp	.+8      	; 0x137c <Dio_u8_GetPortDir+0x78>
			break;

		case Group_D:
			PortDir = DIO_U8_DDRD;
    1374:	e1 e3       	ldi	r30, 0x31	; 49
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	80 81       	ld	r24, Z
    137a:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return PortDir;
    137c:	89 81       	ldd	r24, Y+1	; 0x01
}
    137e:	0f 90       	pop	r0
    1380:	0f 90       	pop	r0
    1382:	0f 90       	pop	r0
    1384:	0f 90       	pop	r0
    1386:	cf 91       	pop	r28
    1388:	df 91       	pop	r29
    138a:	08 95       	ret

0000138c <Dio_u8_GetPinDir>:

u8 Dio_u8_GetPinDir(u8 Copy_PortID,u8 Copy_Bit_NO){
    138c:	df 93       	push	r29
    138e:	cf 93       	push	r28
    1390:	00 d0       	rcall	.+0      	; 0x1392 <Dio_u8_GetPinDir+0x6>
    1392:	00 d0       	rcall	.+0      	; 0x1394 <Dio_u8_GetPinDir+0x8>
    1394:	0f 92       	push	r0
    1396:	cd b7       	in	r28, 0x3d	; 61
    1398:	de b7       	in	r29, 0x3e	; 62
    139a:	8a 83       	std	Y+2, r24	; 0x02
    139c:	6b 83       	std	Y+3, r22	; 0x03

	u8 PinDirc ;
	if ((Copy_PortID <= Group_D )&& (Copy_PortID >= Group_A)){
    139e:	8a 81       	ldd	r24, Y+2	; 0x02
    13a0:	84 30       	cpi	r24, 0x04	; 4
    13a2:	08 f0       	brcs	.+2      	; 0x13a6 <Dio_u8_GetPinDir+0x1a>
    13a4:	67 c0       	rjmp	.+206    	; 0x1474 <Dio_u8_GetPinDir+0xe8>

		switch (Copy_PortID){
    13a6:	8a 81       	ldd	r24, Y+2	; 0x02
    13a8:	28 2f       	mov	r18, r24
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	3d 83       	std	Y+5, r19	; 0x05
    13ae:	2c 83       	std	Y+4, r18	; 0x04
    13b0:	4c 81       	ldd	r20, Y+4	; 0x04
    13b2:	5d 81       	ldd	r21, Y+5	; 0x05
    13b4:	41 30       	cpi	r20, 0x01	; 1
    13b6:	51 05       	cpc	r21, r1
    13b8:	41 f1       	breq	.+80     	; 0x140a <Dio_u8_GetPinDir+0x7e>
    13ba:	8c 81       	ldd	r24, Y+4	; 0x04
    13bc:	9d 81       	ldd	r25, Y+5	; 0x05
    13be:	82 30       	cpi	r24, 0x02	; 2
    13c0:	91 05       	cpc	r25, r1
    13c2:	34 f4       	brge	.+12     	; 0x13d0 <Dio_u8_GetPinDir+0x44>
    13c4:	2c 81       	ldd	r18, Y+4	; 0x04
    13c6:	3d 81       	ldd	r19, Y+5	; 0x05
    13c8:	21 15       	cp	r18, r1
    13ca:	31 05       	cpc	r19, r1
    13cc:	61 f0       	breq	.+24     	; 0x13e6 <Dio_u8_GetPinDir+0x5a>
    13ce:	52 c0       	rjmp	.+164    	; 0x1474 <Dio_u8_GetPinDir+0xe8>
    13d0:	4c 81       	ldd	r20, Y+4	; 0x04
    13d2:	5d 81       	ldd	r21, Y+5	; 0x05
    13d4:	42 30       	cpi	r20, 0x02	; 2
    13d6:	51 05       	cpc	r21, r1
    13d8:	51 f1       	breq	.+84     	; 0x142e <Dio_u8_GetPinDir+0xa2>
    13da:	8c 81       	ldd	r24, Y+4	; 0x04
    13dc:	9d 81       	ldd	r25, Y+5	; 0x05
    13de:	83 30       	cpi	r24, 0x03	; 3
    13e0:	91 05       	cpc	r25, r1
    13e2:	b9 f1       	breq	.+110    	; 0x1452 <Dio_u8_GetPinDir+0xc6>
    13e4:	47 c0       	rjmp	.+142    	; 0x1474 <Dio_u8_GetPinDir+0xe8>

		case Group_A:
			PinDirc = Get_Bit(DIO_U8_DDRA,Copy_Bit_NO);
    13e6:	ea e3       	ldi	r30, 0x3A	; 58
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	28 2f       	mov	r18, r24
    13ee:	30 e0       	ldi	r19, 0x00	; 0
    13f0:	8b 81       	ldd	r24, Y+3	; 0x03
    13f2:	88 2f       	mov	r24, r24
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	a9 01       	movw	r20, r18
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <Dio_u8_GetPinDir+0x72>
    13fa:	55 95       	asr	r21
    13fc:	47 95       	ror	r20
    13fe:	8a 95       	dec	r24
    1400:	e2 f7       	brpl	.-8      	; 0x13fa <Dio_u8_GetPinDir+0x6e>
    1402:	ca 01       	movw	r24, r20
    1404:	81 70       	andi	r24, 0x01	; 1
    1406:	89 83       	std	Y+1, r24	; 0x01
    1408:	35 c0       	rjmp	.+106    	; 0x1474 <Dio_u8_GetPinDir+0xe8>
			break ;

		case Group_B:
				PinDirc = Get_Bit(DIO_U8_DDRB,Copy_Bit_NO);
    140a:	e7 e3       	ldi	r30, 0x37	; 55
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	80 81       	ld	r24, Z
    1410:	28 2f       	mov	r18, r24
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	8b 81       	ldd	r24, Y+3	; 0x03
    1416:	88 2f       	mov	r24, r24
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	a9 01       	movw	r20, r18
    141c:	02 c0       	rjmp	.+4      	; 0x1422 <Dio_u8_GetPinDir+0x96>
    141e:	55 95       	asr	r21
    1420:	47 95       	ror	r20
    1422:	8a 95       	dec	r24
    1424:	e2 f7       	brpl	.-8      	; 0x141e <Dio_u8_GetPinDir+0x92>
    1426:	ca 01       	movw	r24, r20
    1428:	81 70       	andi	r24, 0x01	; 1
    142a:	89 83       	std	Y+1, r24	; 0x01
    142c:	23 c0       	rjmp	.+70     	; 0x1474 <Dio_u8_GetPinDir+0xe8>
				break ;

		case Group_C:
				PinDirc = Get_Bit(DIO_U8_DDRC,Copy_Bit_NO);
    142e:	e4 e3       	ldi	r30, 0x34	; 52
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	28 2f       	mov	r18, r24
    1436:	30 e0       	ldi	r19, 0x00	; 0
    1438:	8b 81       	ldd	r24, Y+3	; 0x03
    143a:	88 2f       	mov	r24, r24
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	a9 01       	movw	r20, r18
    1440:	02 c0       	rjmp	.+4      	; 0x1446 <Dio_u8_GetPinDir+0xba>
    1442:	55 95       	asr	r21
    1444:	47 95       	ror	r20
    1446:	8a 95       	dec	r24
    1448:	e2 f7       	brpl	.-8      	; 0x1442 <Dio_u8_GetPinDir+0xb6>
    144a:	ca 01       	movw	r24, r20
    144c:	81 70       	andi	r24, 0x01	; 1
    144e:	89 83       	std	Y+1, r24	; 0x01
    1450:	11 c0       	rjmp	.+34     	; 0x1474 <Dio_u8_GetPinDir+0xe8>
				break ;

		case Group_D:
				PinDirc = Get_Bit(DIO_U8_DDRD,Copy_Bit_NO);
    1452:	e1 e3       	ldi	r30, 0x31	; 49
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	8b 81       	ldd	r24, Y+3	; 0x03
    145e:	88 2f       	mov	r24, r24
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	a9 01       	movw	r20, r18
    1464:	02 c0       	rjmp	.+4      	; 0x146a <Dio_u8_GetPinDir+0xde>
    1466:	55 95       	asr	r21
    1468:	47 95       	ror	r20
    146a:	8a 95       	dec	r24
    146c:	e2 f7       	brpl	.-8      	; 0x1466 <Dio_u8_GetPinDir+0xda>
    146e:	ca 01       	movw	r24, r20
    1470:	81 70       	andi	r24, 0x01	; 1
    1472:	89 83       	std	Y+1, r24	; 0x01
				break ;
		}

		}
	return 0 ;
    1474:	80 e0       	ldi	r24, 0x00	; 0
	}
    1476:	0f 90       	pop	r0
    1478:	0f 90       	pop	r0
    147a:	0f 90       	pop	r0
    147c:	0f 90       	pop	r0
    147e:	0f 90       	pop	r0
    1480:	cf 91       	pop	r28
    1482:	df 91       	pop	r29
    1484:	08 95       	ret

00001486 <Dio_Pullup>:

void Dio_Pullup (u8 CopyPort_ID, u8 Copy_BitNum)
{
    1486:	df 93       	push	r29
    1488:	cf 93       	push	r28
    148a:	00 d0       	rcall	.+0      	; 0x148c <Dio_Pullup+0x6>
    148c:	00 d0       	rcall	.+0      	; 0x148e <Dio_Pullup+0x8>
    148e:	cd b7       	in	r28, 0x3d	; 61
    1490:	de b7       	in	r29, 0x3e	; 62
    1492:	89 83       	std	Y+1, r24	; 0x01
    1494:	6a 83       	std	Y+2, r22	; 0x02
	if ((CopyPort_ID <= Group_D )&& (CopyPort_ID >= Group_A)){
    1496:	89 81       	ldd	r24, Y+1	; 0x01
    1498:	84 30       	cpi	r24, 0x04	; 4
    149a:	08 f0       	brcs	.+2      	; 0x149e <Dio_Pullup+0x18>
    149c:	4a c0       	rjmp	.+148    	; 0x1532 <Dio_Pullup+0xac>

		switch (CopyPort_ID){
    149e:	89 81       	ldd	r24, Y+1	; 0x01
    14a0:	28 2f       	mov	r18, r24
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	3c 83       	std	Y+4, r19	; 0x04
    14a6:	2b 83       	std	Y+3, r18	; 0x03
    14a8:	8b 81       	ldd	r24, Y+3	; 0x03
    14aa:	9c 81       	ldd	r25, Y+4	; 0x04
    14ac:	81 30       	cpi	r24, 0x01	; 1
    14ae:	91 05       	cpc	r25, r1
    14b0:	01 f1       	breq	.+64     	; 0x14f2 <Dio_Pullup+0x6c>
    14b2:	2b 81       	ldd	r18, Y+3	; 0x03
    14b4:	3c 81       	ldd	r19, Y+4	; 0x04
    14b6:	22 30       	cpi	r18, 0x02	; 2
    14b8:	31 05       	cpc	r19, r1
    14ba:	2c f4       	brge	.+10     	; 0x14c6 <Dio_Pullup+0x40>
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	9c 81       	ldd	r25, Y+4	; 0x04
    14c0:	00 97       	sbiw	r24, 0x00	; 0
    14c2:	61 f0       	breq	.+24     	; 0x14dc <Dio_Pullup+0x56>
    14c4:	36 c0       	rjmp	.+108    	; 0x1532 <Dio_Pullup+0xac>
    14c6:	2b 81       	ldd	r18, Y+3	; 0x03
    14c8:	3c 81       	ldd	r19, Y+4	; 0x04
    14ca:	22 30       	cpi	r18, 0x02	; 2
    14cc:	31 05       	cpc	r19, r1
    14ce:	e1 f0       	breq	.+56     	; 0x1508 <Dio_Pullup+0x82>
    14d0:	8b 81       	ldd	r24, Y+3	; 0x03
    14d2:	9c 81       	ldd	r25, Y+4	; 0x04
    14d4:	83 30       	cpi	r24, 0x03	; 3
    14d6:	91 05       	cpc	r25, r1
    14d8:	11 f1       	breq	.+68     	; 0x151e <Dio_Pullup+0x98>
    14da:	2b c0       	rjmp	.+86     	; 0x1532 <Dio_Pullup+0xac>

		case Group_A:

			Dio_u8_SetPinDir(Group_A, Copy_BitNum, Dio_PinInput);
    14dc:	80 e0       	ldi	r24, 0x00	; 0
    14de:	6a 81       	ldd	r22, Y+2	; 0x02
    14e0:	40 e0       	ldi	r20, 0x00	; 0
    14e2:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>
			Dio_u8_SetPinVal(Group_A, Copy_BitNum,Dio_PinHigh);
    14e6:	80 e0       	ldi	r24, 0x00	; 0
    14e8:	6a 81       	ldd	r22, Y+2	; 0x02
    14ea:	41 e0       	ldi	r20, 0x01	; 1
    14ec:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
    14f0:	20 c0       	rjmp	.+64     	; 0x1532 <Dio_Pullup+0xac>

			break;

		case Group_B:

			Dio_u8_SetPinDir(Group_B, Copy_BitNum, Dio_PinInput);
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	6a 81       	ldd	r22, Y+2	; 0x02
    14f6:	40 e0       	ldi	r20, 0x00	; 0
    14f8:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>
			Dio_u8_SetPinVal(Group_B, Copy_BitNum,Dio_PinHigh);
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	6a 81       	ldd	r22, Y+2	; 0x02
    1500:	41 e0       	ldi	r20, 0x01	; 1
    1502:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
    1506:	15 c0       	rjmp	.+42     	; 0x1532 <Dio_Pullup+0xac>

			break;

		case Group_C:

			Dio_u8_SetPinDir(Group_C, Copy_BitNum, Dio_PinInput);
    1508:	82 e0       	ldi	r24, 0x02	; 2
    150a:	6a 81       	ldd	r22, Y+2	; 0x02
    150c:	40 e0       	ldi	r20, 0x00	; 0
    150e:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>
			Dio_u8_SetPinVal(Group_C, Copy_BitNum,Dio_PinHigh);
    1512:	82 e0       	ldi	r24, 0x02	; 2
    1514:	6a 81       	ldd	r22, Y+2	; 0x02
    1516:	41 e0       	ldi	r20, 0x01	; 1
    1518:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
    151c:	0a c0       	rjmp	.+20     	; 0x1532 <Dio_Pullup+0xac>

			break;

		case Group_D:

			Dio_u8_SetPinDir(Group_D, Copy_BitNum, Dio_PinInput);
    151e:	83 e0       	ldi	r24, 0x03	; 3
    1520:	6a 81       	ldd	r22, Y+2	; 0x02
    1522:	40 e0       	ldi	r20, 0x00	; 0
    1524:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>
			Dio_u8_SetPinVal(Group_D, Copy_BitNum,Dio_PinHigh);
    1528:	83 e0       	ldi	r24, 0x03	; 3
    152a:	6a 81       	ldd	r22, Y+2	; 0x02
    152c:	41 e0       	ldi	r20, 0x01	; 1
    152e:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>

			break;
		}
	}
}
    1532:	0f 90       	pop	r0
    1534:	0f 90       	pop	r0
    1536:	0f 90       	pop	r0
    1538:	0f 90       	pop	r0
    153a:	cf 91       	pop	r28
    153c:	df 91       	pop	r29
    153e:	08 95       	ret

00001540 <EXTI_Init>:
/***********************************************************
 * Functions Implemantaion
 ************************************************************/

void EXTI_Init (u8 Copy_INTx)
{
    1540:	df 93       	push	r29
    1542:	cf 93       	push	r28
    1544:	00 d0       	rcall	.+0      	; 0x1546 <EXTI_Init+0x6>
    1546:	0f 92       	push	r0
    1548:	cd b7       	in	r28, 0x3d	; 61
    154a:	de b7       	in	r29, 0x3e	; 62
    154c:	89 83       	std	Y+1, r24	; 0x01

		switch ( Copy_INTx){
    154e:	89 81       	ldd	r24, Y+1	; 0x01
    1550:	28 2f       	mov	r18, r24
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	3b 83       	std	Y+3, r19	; 0x03
    1556:	2a 83       	std	Y+2, r18	; 0x02
    1558:	8a 81       	ldd	r24, Y+2	; 0x02
    155a:	9b 81       	ldd	r25, Y+3	; 0x03
    155c:	86 30       	cpi	r24, 0x06	; 6
    155e:	91 05       	cpc	r25, r1
    1560:	59 f0       	breq	.+22     	; 0x1578 <EXTI_Init+0x38>
    1562:	2a 81       	ldd	r18, Y+2	; 0x02
    1564:	3b 81       	ldd	r19, Y+3	; 0x03
    1566:	27 30       	cpi	r18, 0x07	; 7
    1568:	31 05       	cpc	r19, r1
    156a:	71 f0       	breq	.+28     	; 0x1588 <EXTI_Init+0x48>
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	9b 81       	ldd	r25, Y+3	; 0x03
    1570:	85 30       	cpi	r24, 0x05	; 5
    1572:	91 05       	cpc	r25, r1
    1574:	89 f0       	breq	.+34     	; 0x1598 <EXTI_Init+0x58>
    1576:	17 c0       	rjmp	.+46     	; 0x15a6 <EXTI_Init+0x66>

		case INT0 :
			Set_Bit(EXTI_GICR,INT0);
    1578:	ab e5       	ldi	r26, 0x5B	; 91
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	eb e5       	ldi	r30, 0x5B	; 91
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	80 64       	ori	r24, 0x40	; 64
    1584:	8c 93       	st	X, r24
    1586:	0f c0       	rjmp	.+30     	; 0x15a6 <EXTI_Init+0x66>
			break;

		case INT1 :
			Set_Bit(EXTI_GICR,INT1);
    1588:	ab e5       	ldi	r26, 0x5B	; 91
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	eb e5       	ldi	r30, 0x5B	; 91
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	80 68       	ori	r24, 0x80	; 128
    1594:	8c 93       	st	X, r24
    1596:	07 c0       	rjmp	.+14     	; 0x15a6 <EXTI_Init+0x66>
			break;

		case INT2 :
			Set_Bit(EXTI_GICR,INT2);
    1598:	ab e5       	ldi	r26, 0x5B	; 91
    159a:	b0 e0       	ldi	r27, 0x00	; 0
    159c:	eb e5       	ldi	r30, 0x5B	; 91
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	80 81       	ld	r24, Z
    15a2:	80 62       	ori	r24, 0x20	; 32
    15a4:	8c 93       	st	X, r24
			break;
		}
}
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	0f 90       	pop	r0
    15ac:	cf 91       	pop	r28
    15ae:	df 91       	pop	r29
    15b0:	08 95       	ret

000015b2 <EXTI_Line_Disable>:

void EXTI_Line_Disable  (u8 Copy_INTx) {
    15b2:	df 93       	push	r29
    15b4:	cf 93       	push	r28
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <EXTI_Line_Disable+0x6>
    15b8:	0f 92       	push	r0
    15ba:	cd b7       	in	r28, 0x3d	; 61
    15bc:	de b7       	in	r29, 0x3e	; 62
    15be:	89 83       	std	Y+1, r24	; 0x01

	switch ( Copy_INTx){
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	28 2f       	mov	r18, r24
    15c4:	30 e0       	ldi	r19, 0x00	; 0
    15c6:	3b 83       	std	Y+3, r19	; 0x03
    15c8:	2a 83       	std	Y+2, r18	; 0x02
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	9b 81       	ldd	r25, Y+3	; 0x03
    15ce:	86 30       	cpi	r24, 0x06	; 6
    15d0:	91 05       	cpc	r25, r1
    15d2:	59 f0       	breq	.+22     	; 0x15ea <EXTI_Line_Disable+0x38>
    15d4:	2a 81       	ldd	r18, Y+2	; 0x02
    15d6:	3b 81       	ldd	r19, Y+3	; 0x03
    15d8:	27 30       	cpi	r18, 0x07	; 7
    15da:	31 05       	cpc	r19, r1
    15dc:	71 f0       	breq	.+28     	; 0x15fa <EXTI_Line_Disable+0x48>
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	9b 81       	ldd	r25, Y+3	; 0x03
    15e2:	85 30       	cpi	r24, 0x05	; 5
    15e4:	91 05       	cpc	r25, r1
    15e6:	89 f0       	breq	.+34     	; 0x160a <EXTI_Line_Disable+0x58>
    15e8:	17 c0       	rjmp	.+46     	; 0x1618 <EXTI_Line_Disable+0x66>

			case INT0 :
				Clear_Bit(EXTI_GICR,INT0);
    15ea:	ab e5       	ldi	r26, 0x5B	; 91
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	eb e5       	ldi	r30, 0x5B	; 91
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	8f 7b       	andi	r24, 0xBF	; 191
    15f6:	8c 93       	st	X, r24
    15f8:	0f c0       	rjmp	.+30     	; 0x1618 <EXTI_Line_Disable+0x66>
				break;

			case INT1 :
				Clear_Bit(EXTI_GICR,INT1);
    15fa:	ab e5       	ldi	r26, 0x5B	; 91
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	eb e5       	ldi	r30, 0x5B	; 91
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	8f 77       	andi	r24, 0x7F	; 127
    1606:	8c 93       	st	X, r24
    1608:	07 c0       	rjmp	.+14     	; 0x1618 <EXTI_Line_Disable+0x66>
				break;

			case INT2 :
				Clear_Bit(EXTI_GICR,INT2);
    160a:	ab e5       	ldi	r26, 0x5B	; 91
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	eb e5       	ldi	r30, 0x5B	; 91
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	8f 7d       	andi	r24, 0xDF	; 223
    1616:	8c 93       	st	X, r24
				break;
			}
}
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <EXTI_SenseCTRL>:

void EXTI_SenseCTRL (u8 Copy_SenseMode, u8 Copy_Line) {
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	00 d0       	rcall	.+0      	; 0x162a <EXTI_SenseCTRL+0x6>
    162a:	00 d0       	rcall	.+0      	; 0x162c <EXTI_SenseCTRL+0x8>
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62
    1630:	89 83       	std	Y+1, r24	; 0x01
    1632:	6a 83       	std	Y+2, r22	; 0x02

	switch (Copy_Line){
    1634:	8a 81       	ldd	r24, Y+2	; 0x02
    1636:	28 2f       	mov	r18, r24
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	3c 83       	std	Y+4, r19	; 0x04
    163c:	2b 83       	std	Y+3, r18	; 0x03
    163e:	8b 81       	ldd	r24, Y+3	; 0x03
    1640:	9c 81       	ldd	r25, Y+4	; 0x04
    1642:	86 30       	cpi	r24, 0x06	; 6
    1644:	91 05       	cpc	r25, r1
    1646:	61 f0       	breq	.+24     	; 0x1660 <EXTI_SenseCTRL+0x3c>
    1648:	2b 81       	ldd	r18, Y+3	; 0x03
    164a:	3c 81       	ldd	r19, Y+4	; 0x04
    164c:	27 30       	cpi	r18, 0x07	; 7
    164e:	31 05       	cpc	r19, r1
    1650:	a9 f1       	breq	.+106    	; 0x16bc <EXTI_SenseCTRL+0x98>
    1652:	8b 81       	ldd	r24, Y+3	; 0x03
    1654:	9c 81       	ldd	r25, Y+4	; 0x04
    1656:	85 30       	cpi	r24, 0x05	; 5
    1658:	91 05       	cpc	r25, r1
    165a:	09 f4       	brne	.+2      	; 0x165e <EXTI_SenseCTRL+0x3a>
    165c:	5d c0       	rjmp	.+186    	; 0x1718 <EXTI_SenseCTRL+0xf4>
    165e:	72 c0       	rjmp	.+228    	; 0x1744 <EXTI_SenseCTRL+0x120>
	case INT0:
		Assign_Bit(EXTI_MCUCR, ISC00,Get_Bit(Copy_SenseMode, 0));
    1660:	89 81       	ldd	r24, Y+1	; 0x01
    1662:	88 2f       	mov	r24, r24
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	81 70       	andi	r24, 0x01	; 1
    1668:	90 70       	andi	r25, 0x00	; 0
    166a:	88 23       	and	r24, r24
    166c:	41 f0       	breq	.+16     	; 0x167e <EXTI_SenseCTRL+0x5a>
    166e:	a5 e5       	ldi	r26, 0x55	; 85
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e5 e5       	ldi	r30, 0x55	; 85
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	81 60       	ori	r24, 0x01	; 1
    167a:	8c 93       	st	X, r24
    167c:	07 c0       	rjmp	.+14     	; 0x168c <EXTI_SenseCTRL+0x68>
    167e:	a5 e5       	ldi	r26, 0x55	; 85
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	e5 e5       	ldi	r30, 0x55	; 85
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	8e 7f       	andi	r24, 0xFE	; 254
    168a:	8c 93       	st	X, r24
		Assign_Bit(EXTI_MCUCR, ISC01,Get_Bit(Copy_SenseMode, 1));
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	86 95       	lsr	r24
    1690:	88 2f       	mov	r24, r24
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	81 70       	andi	r24, 0x01	; 1
    1696:	90 70       	andi	r25, 0x00	; 0
    1698:	88 23       	and	r24, r24
    169a:	41 f0       	breq	.+16     	; 0x16ac <EXTI_SenseCTRL+0x88>
    169c:	a5 e5       	ldi	r26, 0x55	; 85
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e5 e5       	ldi	r30, 0x55	; 85
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	82 60       	ori	r24, 0x02	; 2
    16a8:	8c 93       	st	X, r24
    16aa:	4c c0       	rjmp	.+152    	; 0x1744 <EXTI_SenseCTRL+0x120>
    16ac:	a5 e5       	ldi	r26, 0x55	; 85
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	e5 e5       	ldi	r30, 0x55	; 85
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	8d 7f       	andi	r24, 0xFD	; 253
    16b8:	8c 93       	st	X, r24
    16ba:	44 c0       	rjmp	.+136    	; 0x1744 <EXTI_SenseCTRL+0x120>
		break;

	case INT1:
		Assign_Bit(EXTI_MCUCR, ISC10,Get_Bit(Copy_SenseMode, 0));
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	88 2f       	mov	r24, r24
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	81 70       	andi	r24, 0x01	; 1
    16c4:	90 70       	andi	r25, 0x00	; 0
    16c6:	88 23       	and	r24, r24
    16c8:	41 f0       	breq	.+16     	; 0x16da <EXTI_SenseCTRL+0xb6>
    16ca:	a5 e5       	ldi	r26, 0x55	; 85
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	e5 e5       	ldi	r30, 0x55	; 85
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	84 60       	ori	r24, 0x04	; 4
    16d6:	8c 93       	st	X, r24
    16d8:	07 c0       	rjmp	.+14     	; 0x16e8 <EXTI_SenseCTRL+0xc4>
    16da:	a5 e5       	ldi	r26, 0x55	; 85
    16dc:	b0 e0       	ldi	r27, 0x00	; 0
    16de:	e5 e5       	ldi	r30, 0x55	; 85
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	8b 7f       	andi	r24, 0xFB	; 251
    16e6:	8c 93       	st	X, r24
		Assign_Bit(EXTI_MCUCR, ISC11,Get_Bit(Copy_SenseMode, 1));
    16e8:	89 81       	ldd	r24, Y+1	; 0x01
    16ea:	86 95       	lsr	r24
    16ec:	88 2f       	mov	r24, r24
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	81 70       	andi	r24, 0x01	; 1
    16f2:	90 70       	andi	r25, 0x00	; 0
    16f4:	88 23       	and	r24, r24
    16f6:	41 f0       	breq	.+16     	; 0x1708 <EXTI_SenseCTRL+0xe4>
    16f8:	a5 e5       	ldi	r26, 0x55	; 85
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e5 e5       	ldi	r30, 0x55	; 85
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	88 60       	ori	r24, 0x08	; 8
    1704:	8c 93       	st	X, r24
    1706:	1e c0       	rjmp	.+60     	; 0x1744 <EXTI_SenseCTRL+0x120>
    1708:	a5 e5       	ldi	r26, 0x55	; 85
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e5 e5       	ldi	r30, 0x55	; 85
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	87 7f       	andi	r24, 0xF7	; 247
    1714:	8c 93       	st	X, r24
    1716:	16 c0       	rjmp	.+44     	; 0x1744 <EXTI_SenseCTRL+0x120>
		break;

	case INT2 :
		Assign_Bit(EXTI_MCUCR, EXTI_ISC2,Get_Bit(Copy_SenseMode, 0));
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	88 2f       	mov	r24, r24
    171c:	90 e0       	ldi	r25, 0x00	; 0
    171e:	81 70       	andi	r24, 0x01	; 1
    1720:	90 70       	andi	r25, 0x00	; 0
    1722:	88 23       	and	r24, r24
    1724:	41 f0       	breq	.+16     	; 0x1736 <EXTI_SenseCTRL+0x112>
    1726:	a5 e5       	ldi	r26, 0x55	; 85
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	e5 e5       	ldi	r30, 0x55	; 85
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	80 64       	ori	r24, 0x40	; 64
    1732:	8c 93       	st	X, r24
    1734:	07 c0       	rjmp	.+14     	; 0x1744 <EXTI_SenseCTRL+0x120>
    1736:	a5 e5       	ldi	r26, 0x55	; 85
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e5 e5       	ldi	r30, 0x55	; 85
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	80 81       	ld	r24, Z
    1740:	8f 7b       	andi	r24, 0xBF	; 191
    1742:	8c 93       	st	X, r24
		break;
	}
}
    1744:	0f 90       	pop	r0
    1746:	0f 90       	pop	r0
    1748:	0f 90       	pop	r0
    174a:	0f 90       	pop	r0
    174c:	cf 91       	pop	r28
    174e:	df 91       	pop	r29
    1750:	08 95       	ret

00001752 <EXTI_Callback_INT>:
/****************************************************************************
 *
 *Callback Function
 ****************************************************************************/

void EXTI_Callback_INT (u8 Init_Line,void (* Local_PTR)(void )){
    1752:	df 93       	push	r29
    1754:	cf 93       	push	r28
    1756:	00 d0       	rcall	.+0      	; 0x1758 <EXTI_Callback_INT+0x6>
    1758:	00 d0       	rcall	.+0      	; 0x175a <EXTI_Callback_INT+0x8>
    175a:	0f 92       	push	r0
    175c:	cd b7       	in	r28, 0x3d	; 61
    175e:	de b7       	in	r29, 0x3e	; 62
    1760:	89 83       	std	Y+1, r24	; 0x01
    1762:	7b 83       	std	Y+3, r23	; 0x03
    1764:	6a 83       	std	Y+2, r22	; 0x02

	switch (Init_Line){
    1766:	89 81       	ldd	r24, Y+1	; 0x01
    1768:	28 2f       	mov	r18, r24
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	3d 83       	std	Y+5, r19	; 0x05
    176e:	2c 83       	std	Y+4, r18	; 0x04
    1770:	8c 81       	ldd	r24, Y+4	; 0x04
    1772:	9d 81       	ldd	r25, Y+5	; 0x05
    1774:	86 30       	cpi	r24, 0x06	; 6
    1776:	91 05       	cpc	r25, r1
    1778:	59 f0       	breq	.+22     	; 0x1790 <EXTI_Callback_INT+0x3e>
    177a:	2c 81       	ldd	r18, Y+4	; 0x04
    177c:	3d 81       	ldd	r19, Y+5	; 0x05
    177e:	27 30       	cpi	r18, 0x07	; 7
    1780:	31 05       	cpc	r19, r1
    1782:	69 f0       	breq	.+26     	; 0x179e <EXTI_Callback_INT+0x4c>
    1784:	8c 81       	ldd	r24, Y+4	; 0x04
    1786:	9d 81       	ldd	r25, Y+5	; 0x05
    1788:	85 30       	cpi	r24, 0x05	; 5
    178a:	91 05       	cpc	r25, r1
    178c:	79 f0       	breq	.+30     	; 0x17ac <EXTI_Callback_INT+0x5a>
    178e:	14 c0       	rjmp	.+40     	; 0x17b8 <EXTI_Callback_INT+0x66>

	case INT0 :
	INT0_FPTR = Local_PTR;
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	9b 81       	ldd	r25, Y+3	; 0x03
    1794:	90 93 6d 00 	sts	0x006D, r25
    1798:	80 93 6c 00 	sts	0x006C, r24
    179c:	0d c0       	rjmp	.+26     	; 0x17b8 <EXTI_Callback_INT+0x66>
	break;

	case INT1 :
	INT1_FPTR = Local_PTR;
    179e:	8a 81       	ldd	r24, Y+2	; 0x02
    17a0:	9b 81       	ldd	r25, Y+3	; 0x03
    17a2:	90 93 6f 00 	sts	0x006F, r25
    17a6:	80 93 6e 00 	sts	0x006E, r24
    17aa:	06 c0       	rjmp	.+12     	; 0x17b8 <EXTI_Callback_INT+0x66>
	break;

	case INT2 :
	INT2_FPTR = Local_PTR;
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	9b 81       	ldd	r25, Y+3	; 0x03
    17b0:	90 93 71 00 	sts	0x0071, r25
    17b4:	80 93 70 00 	sts	0x0070, r24
	break;

	}

}
    17b8:	0f 90       	pop	r0
    17ba:	0f 90       	pop	r0
    17bc:	0f 90       	pop	r0
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	08 95       	ret

000017c8 <__vector_1>:
/******************************************************************************
 * ISR Functions
*******************************************************************************/

void __vector_1(void)__attribute__((signal));
void __vector_1(){
    17c8:	1f 92       	push	r1
    17ca:	0f 92       	push	r0
    17cc:	0f b6       	in	r0, 0x3f	; 63
    17ce:	0f 92       	push	r0
    17d0:	11 24       	eor	r1, r1
    17d2:	2f 93       	push	r18
    17d4:	3f 93       	push	r19
    17d6:	4f 93       	push	r20
    17d8:	5f 93       	push	r21
    17da:	6f 93       	push	r22
    17dc:	7f 93       	push	r23
    17de:	8f 93       	push	r24
    17e0:	9f 93       	push	r25
    17e2:	af 93       	push	r26
    17e4:	bf 93       	push	r27
    17e6:	ef 93       	push	r30
    17e8:	ff 93       	push	r31
    17ea:	df 93       	push	r29
    17ec:	cf 93       	push	r28
    17ee:	cd b7       	in	r28, 0x3d	; 61
    17f0:	de b7       	in	r29, 0x3e	; 62

	if (INT0_FPTR != Null){
    17f2:	80 91 6c 00 	lds	r24, 0x006C
    17f6:	90 91 6d 00 	lds	r25, 0x006D
    17fa:	00 97       	sbiw	r24, 0x00	; 0
    17fc:	29 f0       	breq	.+10     	; 0x1808 <__vector_1+0x40>
		INT0_FPTR();
    17fe:	e0 91 6c 00 	lds	r30, 0x006C
    1802:	f0 91 6d 00 	lds	r31, 0x006D
    1806:	09 95       	icall
	}
}
    1808:	cf 91       	pop	r28
    180a:	df 91       	pop	r29
    180c:	ff 91       	pop	r31
    180e:	ef 91       	pop	r30
    1810:	bf 91       	pop	r27
    1812:	af 91       	pop	r26
    1814:	9f 91       	pop	r25
    1816:	8f 91       	pop	r24
    1818:	7f 91       	pop	r23
    181a:	6f 91       	pop	r22
    181c:	5f 91       	pop	r21
    181e:	4f 91       	pop	r20
    1820:	3f 91       	pop	r19
    1822:	2f 91       	pop	r18
    1824:	0f 90       	pop	r0
    1826:	0f be       	out	0x3f, r0	; 63
    1828:	0f 90       	pop	r0
    182a:	1f 90       	pop	r1
    182c:	18 95       	reti

0000182e <__vector_2>:

void __vector_2(void)__attribute__((signal));
void __vector_2(){
    182e:	1f 92       	push	r1
    1830:	0f 92       	push	r0
    1832:	0f b6       	in	r0, 0x3f	; 63
    1834:	0f 92       	push	r0
    1836:	11 24       	eor	r1, r1
    1838:	2f 93       	push	r18
    183a:	3f 93       	push	r19
    183c:	4f 93       	push	r20
    183e:	5f 93       	push	r21
    1840:	6f 93       	push	r22
    1842:	7f 93       	push	r23
    1844:	8f 93       	push	r24
    1846:	9f 93       	push	r25
    1848:	af 93       	push	r26
    184a:	bf 93       	push	r27
    184c:	ef 93       	push	r30
    184e:	ff 93       	push	r31
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	cd b7       	in	r28, 0x3d	; 61
    1856:	de b7       	in	r29, 0x3e	; 62

	if (INT1_FPTR != Null){
    1858:	80 91 6e 00 	lds	r24, 0x006E
    185c:	90 91 6f 00 	lds	r25, 0x006F
    1860:	00 97       	sbiw	r24, 0x00	; 0
    1862:	29 f0       	breq	.+10     	; 0x186e <__vector_2+0x40>
		INT1_FPTR();
    1864:	e0 91 6e 00 	lds	r30, 0x006E
    1868:	f0 91 6f 00 	lds	r31, 0x006F
    186c:	09 95       	icall
	}
}
    186e:	cf 91       	pop	r28
    1870:	df 91       	pop	r29
    1872:	ff 91       	pop	r31
    1874:	ef 91       	pop	r30
    1876:	bf 91       	pop	r27
    1878:	af 91       	pop	r26
    187a:	9f 91       	pop	r25
    187c:	8f 91       	pop	r24
    187e:	7f 91       	pop	r23
    1880:	6f 91       	pop	r22
    1882:	5f 91       	pop	r21
    1884:	4f 91       	pop	r20
    1886:	3f 91       	pop	r19
    1888:	2f 91       	pop	r18
    188a:	0f 90       	pop	r0
    188c:	0f be       	out	0x3f, r0	; 63
    188e:	0f 90       	pop	r0
    1890:	1f 90       	pop	r1
    1892:	18 95       	reti

00001894 <__vector_3>:

void __vector_3(void)__attribute__((signal));
void __vector_3(){
    1894:	1f 92       	push	r1
    1896:	0f 92       	push	r0
    1898:	0f b6       	in	r0, 0x3f	; 63
    189a:	0f 92       	push	r0
    189c:	11 24       	eor	r1, r1
    189e:	2f 93       	push	r18
    18a0:	3f 93       	push	r19
    18a2:	4f 93       	push	r20
    18a4:	5f 93       	push	r21
    18a6:	6f 93       	push	r22
    18a8:	7f 93       	push	r23
    18aa:	8f 93       	push	r24
    18ac:	9f 93       	push	r25
    18ae:	af 93       	push	r26
    18b0:	bf 93       	push	r27
    18b2:	ef 93       	push	r30
    18b4:	ff 93       	push	r31
    18b6:	df 93       	push	r29
    18b8:	cf 93       	push	r28
    18ba:	cd b7       	in	r28, 0x3d	; 61
    18bc:	de b7       	in	r29, 0x3e	; 62

	if (INT2_FPTR != Null){
    18be:	80 91 70 00 	lds	r24, 0x0070
    18c2:	90 91 71 00 	lds	r25, 0x0071
    18c6:	00 97       	sbiw	r24, 0x00	; 0
    18c8:	29 f0       	breq	.+10     	; 0x18d4 <__vector_3+0x40>
		INT2_FPTR();
    18ca:	e0 91 70 00 	lds	r30, 0x0070
    18ce:	f0 91 71 00 	lds	r31, 0x0071
    18d2:	09 95       	icall
	}
}
    18d4:	cf 91       	pop	r28
    18d6:	df 91       	pop	r29
    18d8:	ff 91       	pop	r31
    18da:	ef 91       	pop	r30
    18dc:	bf 91       	pop	r27
    18de:	af 91       	pop	r26
    18e0:	9f 91       	pop	r25
    18e2:	8f 91       	pop	r24
    18e4:	7f 91       	pop	r23
    18e6:	6f 91       	pop	r22
    18e8:	5f 91       	pop	r21
    18ea:	4f 91       	pop	r20
    18ec:	3f 91       	pop	r19
    18ee:	2f 91       	pop	r18
    18f0:	0f 90       	pop	r0
    18f2:	0f be       	out	0x3f, r0	; 63
    18f4:	0f 90       	pop	r0
    18f6:	1f 90       	pop	r1
    18f8:	18 95       	reti

000018fa <LCD_Send_FallingEdge>:
#include "Dio.h"
#include "LCD_Config.h"
#include "LCD_Interface.h"


void LCD_Send_FallingEdge () {
    18fa:	df 93       	push	r29
    18fc:	cf 93       	push	r28
    18fe:	cd b7       	in	r28, 0x3d	; 61
    1900:	de b7       	in	r29, 0x3e	; 62
    1902:	6c 97       	sbiw	r28, 0x1c	; 28
    1904:	0f b6       	in	r0, 0x3f	; 63
    1906:	f8 94       	cli
    1908:	de bf       	out	0x3e, r29	; 62
    190a:	0f be       	out	0x3f, r0	; 63
    190c:	cd bf       	out	0x3d, r28	; 61

	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_ENB, Dio_PinHigh);
    190e:	81 e0       	ldi	r24, 0x01	; 1
    1910:	67 e0       	ldi	r22, 0x07	; 7
    1912:	41 e0       	ldi	r20, 0x01	; 1
    1914:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	a0 e0       	ldi	r26, 0x00	; 0
    191e:	b0 e4       	ldi	r27, 0x40	; 64
    1920:	89 8f       	std	Y+25, r24	; 0x19
    1922:	9a 8f       	std	Y+26, r25	; 0x1a
    1924:	ab 8f       	std	Y+27, r26	; 0x1b
    1926:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1928:	69 8d       	ldd	r22, Y+25	; 0x19
    192a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    192c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    192e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1930:	20 e0       	ldi	r18, 0x00	; 0
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	4a ef       	ldi	r20, 0xFA	; 250
    1936:	54 e4       	ldi	r21, 0x44	; 68
    1938:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    193c:	dc 01       	movw	r26, r24
    193e:	cb 01       	movw	r24, r22
    1940:	8d 8b       	std	Y+21, r24	; 0x15
    1942:	9e 8b       	std	Y+22, r25	; 0x16
    1944:	af 8b       	std	Y+23, r26	; 0x17
    1946:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1948:	6d 89       	ldd	r22, Y+21	; 0x15
    194a:	7e 89       	ldd	r23, Y+22	; 0x16
    194c:	8f 89       	ldd	r24, Y+23	; 0x17
    194e:	98 8d       	ldd	r25, Y+24	; 0x18
    1950:	20 e0       	ldi	r18, 0x00	; 0
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	40 e8       	ldi	r20, 0x80	; 128
    1956:	5f e3       	ldi	r21, 0x3F	; 63
    1958:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    195c:	88 23       	and	r24, r24
    195e:	2c f4       	brge	.+10     	; 0x196a <LCD_Send_FallingEdge+0x70>
		__ticks = 1;
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	9c 8b       	std	Y+20, r25	; 0x14
    1966:	8b 8b       	std	Y+19, r24	; 0x13
    1968:	3f c0       	rjmp	.+126    	; 0x19e8 <LCD_Send_FallingEdge+0xee>
	else if (__tmp > 65535)
    196a:	6d 89       	ldd	r22, Y+21	; 0x15
    196c:	7e 89       	ldd	r23, Y+22	; 0x16
    196e:	8f 89       	ldd	r24, Y+23	; 0x17
    1970:	98 8d       	ldd	r25, Y+24	; 0x18
    1972:	20 e0       	ldi	r18, 0x00	; 0
    1974:	3f ef       	ldi	r19, 0xFF	; 255
    1976:	4f e7       	ldi	r20, 0x7F	; 127
    1978:	57 e4       	ldi	r21, 0x47	; 71
    197a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    197e:	18 16       	cp	r1, r24
    1980:	4c f5       	brge	.+82     	; 0x19d4 <LCD_Send_FallingEdge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1982:	69 8d       	ldd	r22, Y+25	; 0x19
    1984:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1986:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1988:	9c 8d       	ldd	r25, Y+28	; 0x1c
    198a:	20 e0       	ldi	r18, 0x00	; 0
    198c:	30 e0       	ldi	r19, 0x00	; 0
    198e:	40 e2       	ldi	r20, 0x20	; 32
    1990:	51 e4       	ldi	r21, 0x41	; 65
    1992:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1996:	dc 01       	movw	r26, r24
    1998:	cb 01       	movw	r24, r22
    199a:	bc 01       	movw	r22, r24
    199c:	cd 01       	movw	r24, r26
    199e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19a2:	dc 01       	movw	r26, r24
    19a4:	cb 01       	movw	r24, r22
    19a6:	9c 8b       	std	Y+20, r25	; 0x14
    19a8:	8b 8b       	std	Y+19, r24	; 0x13
    19aa:	0f c0       	rjmp	.+30     	; 0x19ca <LCD_Send_FallingEdge+0xd0>
    19ac:	88 ec       	ldi	r24, 0xC8	; 200
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	9a 8b       	std	Y+18, r25	; 0x12
    19b2:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    19b4:	89 89       	ldd	r24, Y+17	; 0x11
    19b6:	9a 89       	ldd	r25, Y+18	; 0x12
    19b8:	01 97       	sbiw	r24, 0x01	; 1
    19ba:	f1 f7       	brne	.-4      	; 0x19b8 <LCD_Send_FallingEdge+0xbe>
    19bc:	9a 8b       	std	Y+18, r25	; 0x12
    19be:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19c0:	8b 89       	ldd	r24, Y+19	; 0x13
    19c2:	9c 89       	ldd	r25, Y+20	; 0x14
    19c4:	01 97       	sbiw	r24, 0x01	; 1
    19c6:	9c 8b       	std	Y+20, r25	; 0x14
    19c8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19ca:	8b 89       	ldd	r24, Y+19	; 0x13
    19cc:	9c 89       	ldd	r25, Y+20	; 0x14
    19ce:	00 97       	sbiw	r24, 0x00	; 0
    19d0:	69 f7       	brne	.-38     	; 0x19ac <LCD_Send_FallingEdge+0xb2>
    19d2:	14 c0       	rjmp	.+40     	; 0x19fc <LCD_Send_FallingEdge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19d4:	6d 89       	ldd	r22, Y+21	; 0x15
    19d6:	7e 89       	ldd	r23, Y+22	; 0x16
    19d8:	8f 89       	ldd	r24, Y+23	; 0x17
    19da:	98 8d       	ldd	r25, Y+24	; 0x18
    19dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19e0:	dc 01       	movw	r26, r24
    19e2:	cb 01       	movw	r24, r22
    19e4:	9c 8b       	std	Y+20, r25	; 0x14
    19e6:	8b 8b       	std	Y+19, r24	; 0x13
    19e8:	8b 89       	ldd	r24, Y+19	; 0x13
    19ea:	9c 89       	ldd	r25, Y+20	; 0x14
    19ec:	98 8b       	std	Y+16, r25	; 0x10
    19ee:	8f 87       	std	Y+15, r24	; 0x0f
    19f0:	8f 85       	ldd	r24, Y+15	; 0x0f
    19f2:	98 89       	ldd	r25, Y+16	; 0x10
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <LCD_Send_FallingEdge+0xfa>
    19f8:	98 8b       	std	Y+16, r25	; 0x10
    19fa:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (2);

	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_ENB, Dio_PinLow);
    19fc:	81 e0       	ldi	r24, 0x01	; 1
    19fe:	67 e0       	ldi	r22, 0x07	; 7
    1a00:	40 e0       	ldi	r20, 0x00	; 0
    1a02:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
    1a06:	80 e0       	ldi	r24, 0x00	; 0
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	a0 e0       	ldi	r26, 0x00	; 0
    1a0c:	b0 e4       	ldi	r27, 0x40	; 64
    1a0e:	8b 87       	std	Y+11, r24	; 0x0b
    1a10:	9c 87       	std	Y+12, r25	; 0x0c
    1a12:	ad 87       	std	Y+13, r26	; 0x0d
    1a14:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a16:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a18:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a1e:	20 e0       	ldi	r18, 0x00	; 0
    1a20:	30 e0       	ldi	r19, 0x00	; 0
    1a22:	4a ef       	ldi	r20, 0xFA	; 250
    1a24:	54 e4       	ldi	r21, 0x44	; 68
    1a26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a2a:	dc 01       	movw	r26, r24
    1a2c:	cb 01       	movw	r24, r22
    1a2e:	8f 83       	std	Y+7, r24	; 0x07
    1a30:	98 87       	std	Y+8, r25	; 0x08
    1a32:	a9 87       	std	Y+9, r26	; 0x09
    1a34:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a36:	6f 81       	ldd	r22, Y+7	; 0x07
    1a38:	78 85       	ldd	r23, Y+8	; 0x08
    1a3a:	89 85       	ldd	r24, Y+9	; 0x09
    1a3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a3e:	20 e0       	ldi	r18, 0x00	; 0
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	40 e8       	ldi	r20, 0x80	; 128
    1a44:	5f e3       	ldi	r21, 0x3F	; 63
    1a46:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a4a:	88 23       	and	r24, r24
    1a4c:	2c f4       	brge	.+10     	; 0x1a58 <LCD_Send_FallingEdge+0x15e>
		__ticks = 1;
    1a4e:	81 e0       	ldi	r24, 0x01	; 1
    1a50:	90 e0       	ldi	r25, 0x00	; 0
    1a52:	9e 83       	std	Y+6, r25	; 0x06
    1a54:	8d 83       	std	Y+5, r24	; 0x05
    1a56:	3f c0       	rjmp	.+126    	; 0x1ad6 <LCD_Send_FallingEdge+0x1dc>
	else if (__tmp > 65535)
    1a58:	6f 81       	ldd	r22, Y+7	; 0x07
    1a5a:	78 85       	ldd	r23, Y+8	; 0x08
    1a5c:	89 85       	ldd	r24, Y+9	; 0x09
    1a5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a60:	20 e0       	ldi	r18, 0x00	; 0
    1a62:	3f ef       	ldi	r19, 0xFF	; 255
    1a64:	4f e7       	ldi	r20, 0x7F	; 127
    1a66:	57 e4       	ldi	r21, 0x47	; 71
    1a68:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a6c:	18 16       	cp	r1, r24
    1a6e:	4c f5       	brge	.+82     	; 0x1ac2 <LCD_Send_FallingEdge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a70:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a72:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a74:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a76:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a78:	20 e0       	ldi	r18, 0x00	; 0
    1a7a:	30 e0       	ldi	r19, 0x00	; 0
    1a7c:	40 e2       	ldi	r20, 0x20	; 32
    1a7e:	51 e4       	ldi	r21, 0x41	; 65
    1a80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a84:	dc 01       	movw	r26, r24
    1a86:	cb 01       	movw	r24, r22
    1a88:	bc 01       	movw	r22, r24
    1a8a:	cd 01       	movw	r24, r26
    1a8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a90:	dc 01       	movw	r26, r24
    1a92:	cb 01       	movw	r24, r22
    1a94:	9e 83       	std	Y+6, r25	; 0x06
    1a96:	8d 83       	std	Y+5, r24	; 0x05
    1a98:	0f c0       	rjmp	.+30     	; 0x1ab8 <LCD_Send_FallingEdge+0x1be>
    1a9a:	88 ec       	ldi	r24, 0xC8	; 200
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	9c 83       	std	Y+4, r25	; 0x04
    1aa0:	8b 83       	std	Y+3, r24	; 0x03
    1aa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa4:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa6:	01 97       	sbiw	r24, 0x01	; 1
    1aa8:	f1 f7       	brne	.-4      	; 0x1aa6 <LCD_Send_FallingEdge+0x1ac>
    1aaa:	9c 83       	std	Y+4, r25	; 0x04
    1aac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1aae:	8d 81       	ldd	r24, Y+5	; 0x05
    1ab0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ab2:	01 97       	sbiw	r24, 0x01	; 1
    1ab4:	9e 83       	std	Y+6, r25	; 0x06
    1ab6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ab8:	8d 81       	ldd	r24, Y+5	; 0x05
    1aba:	9e 81       	ldd	r25, Y+6	; 0x06
    1abc:	00 97       	sbiw	r24, 0x00	; 0
    1abe:	69 f7       	brne	.-38     	; 0x1a9a <LCD_Send_FallingEdge+0x1a0>
    1ac0:	14 c0       	rjmp	.+40     	; 0x1aea <LCD_Send_FallingEdge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ac2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ac4:	78 85       	ldd	r23, Y+8	; 0x08
    1ac6:	89 85       	ldd	r24, Y+9	; 0x09
    1ac8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ace:	dc 01       	movw	r26, r24
    1ad0:	cb 01       	movw	r24, r22
    1ad2:	9e 83       	std	Y+6, r25	; 0x06
    1ad4:	8d 83       	std	Y+5, r24	; 0x05
    1ad6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ad8:	9e 81       	ldd	r25, Y+6	; 0x06
    1ada:	9a 83       	std	Y+2, r25	; 0x02
    1adc:	89 83       	std	Y+1, r24	; 0x01
    1ade:	89 81       	ldd	r24, Y+1	; 0x01
    1ae0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae2:	01 97       	sbiw	r24, 0x01	; 1
    1ae4:	f1 f7       	brne	.-4      	; 0x1ae2 <LCD_Send_FallingEdge+0x1e8>
    1ae6:	9a 83       	std	Y+2, r25	; 0x02
    1ae8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (2);

}
    1aea:	6c 96       	adiw	r28, 0x1c	; 28
    1aec:	0f b6       	in	r0, 0x3f	; 63
    1aee:	f8 94       	cli
    1af0:	de bf       	out	0x3e, r29	; 62
    1af2:	0f be       	out	0x3f, r0	; 63
    1af4:	cd bf       	out	0x3d, r28	; 61
    1af6:	cf 91       	pop	r28
    1af8:	df 91       	pop	r29
    1afa:	08 95       	ret

00001afc <LCD_Send_Data>:



void LCD_Send_Data (u8 Copy_u8_Data) { 											// Sending Data
    1afc:	df 93       	push	r29
    1afe:	cf 93       	push	r28
    1b00:	0f 92       	push	r0
    1b02:	cd b7       	in	r28, 0x3d	; 61
    1b04:	de b7       	in	r29, 0x3e	; 62
    1b06:	89 83       	std	Y+1, r24	; 0x01

	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_RS, Dio_PinHigh);
    1b08:	81 e0       	ldi	r24, 0x01	; 1
    1b0a:	65 e0       	ldi	r22, 0x05	; 5
    1b0c:	41 e0       	ldi	r20, 0x01	; 1
    1b0e:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_RW, Dio_PinLow);
    1b12:	81 e0       	ldi	r24, 0x01	; 1
    1b14:	66 e0       	ldi	r22, 0x06	; 6
    1b16:	40 e0       	ldi	r20, 0x00	; 0
    1b18:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
	Dio_u8_SetPortValue(LCD_Data_Port, Copy_u8_Data);
    1b1c:	82 e0       	ldi	r24, 0x02	; 2
    1b1e:	69 81       	ldd	r22, Y+1	; 0x01
    1b20:	0e 94 af 06 	call	0xd5e	; 0xd5e <Dio_u8_SetPortValue>
	LCD_Send_FallingEdge();
    1b24:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <LCD_Send_FallingEdge>

}
    1b28:	0f 90       	pop	r0
    1b2a:	cf 91       	pop	r28
    1b2c:	df 91       	pop	r29
    1b2e:	08 95       	ret

00001b30 <LCD_Send_Commoand>:

void LCD_Send_Commoand(u8 Copy_u8_Command) {
    1b30:	df 93       	push	r29
    1b32:	cf 93       	push	r28
    1b34:	0f 92       	push	r0
    1b36:	cd b7       	in	r28, 0x3d	; 61
    1b38:	de b7       	in	r29, 0x3e	; 62
    1b3a:	89 83       	std	Y+1, r24	; 0x01

	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_RS, Dio_PinLow);
    1b3c:	81 e0       	ldi	r24, 0x01	; 1
    1b3e:	65 e0       	ldi	r22, 0x05	; 5
    1b40:	40 e0       	ldi	r20, 0x00	; 0
    1b42:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
	Dio_u8_SetPinVal(LCD_CTR_Port, LCD_RW, Dio_PinLow);
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	66 e0       	ldi	r22, 0x06	; 6
    1b4a:	40 e0       	ldi	r20, 0x00	; 0
    1b4c:	0e 94 1e 08 	call	0x103c	; 0x103c <Dio_u8_SetPinVal>
	Dio_u8_SetPortValue(LCD_Data_Port, Copy_u8_Command);
    1b50:	82 e0       	ldi	r24, 0x02	; 2
    1b52:	69 81       	ldd	r22, Y+1	; 0x01
    1b54:	0e 94 af 06 	call	0xd5e	; 0xd5e <Dio_u8_SetPortValue>
	LCD_Send_FallingEdge();
    1b58:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <LCD_Send_FallingEdge>

}
    1b5c:	0f 90       	pop	r0
    1b5e:	cf 91       	pop	r28
    1b60:	df 91       	pop	r29
    1b62:	08 95       	ret

00001b64 <LCD_Display_Clear>:


void LCD_Display_Clear (){
    1b64:	df 93       	push	r29
    1b66:	cf 93       	push	r28
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	2e 97       	sbiw	r28, 0x0e	; 14
    1b6e:	0f b6       	in	r0, 0x3f	; 63
    1b70:	f8 94       	cli
    1b72:	de bf       	out	0x3e, r29	; 62
    1b74:	0f be       	out	0x3f, r0	; 63
    1b76:	cd bf       	out	0x3d, r28	; 61

	LCD_Send_Commoand(LCD_Display_clear);
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>
    1b7e:	80 e0       	ldi	r24, 0x00	; 0
    1b80:	90 e0       	ldi	r25, 0x00	; 0
    1b82:	a0 ea       	ldi	r26, 0xA0	; 160
    1b84:	b1 e4       	ldi	r27, 0x41	; 65
    1b86:	8b 87       	std	Y+11, r24	; 0x0b
    1b88:	9c 87       	std	Y+12, r25	; 0x0c
    1b8a:	ad 87       	std	Y+13, r26	; 0x0d
    1b8c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b8e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b90:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b92:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b94:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b96:	20 e0       	ldi	r18, 0x00	; 0
    1b98:	30 e0       	ldi	r19, 0x00	; 0
    1b9a:	4a ef       	ldi	r20, 0xFA	; 250
    1b9c:	54 e4       	ldi	r21, 0x44	; 68
    1b9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ba2:	dc 01       	movw	r26, r24
    1ba4:	cb 01       	movw	r24, r22
    1ba6:	8f 83       	std	Y+7, r24	; 0x07
    1ba8:	98 87       	std	Y+8, r25	; 0x08
    1baa:	a9 87       	std	Y+9, r26	; 0x09
    1bac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bae:	6f 81       	ldd	r22, Y+7	; 0x07
    1bb0:	78 85       	ldd	r23, Y+8	; 0x08
    1bb2:	89 85       	ldd	r24, Y+9	; 0x09
    1bb4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bb6:	20 e0       	ldi	r18, 0x00	; 0
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	40 e8       	ldi	r20, 0x80	; 128
    1bbc:	5f e3       	ldi	r21, 0x3F	; 63
    1bbe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bc2:	88 23       	and	r24, r24
    1bc4:	2c f4       	brge	.+10     	; 0x1bd0 <LCD_Display_Clear+0x6c>
		__ticks = 1;
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	9e 83       	std	Y+6, r25	; 0x06
    1bcc:	8d 83       	std	Y+5, r24	; 0x05
    1bce:	3f c0       	rjmp	.+126    	; 0x1c4e <LCD_Display_Clear+0xea>
	else if (__tmp > 65535)
    1bd0:	6f 81       	ldd	r22, Y+7	; 0x07
    1bd2:	78 85       	ldd	r23, Y+8	; 0x08
    1bd4:	89 85       	ldd	r24, Y+9	; 0x09
    1bd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1bd8:	20 e0       	ldi	r18, 0x00	; 0
    1bda:	3f ef       	ldi	r19, 0xFF	; 255
    1bdc:	4f e7       	ldi	r20, 0x7F	; 127
    1bde:	57 e4       	ldi	r21, 0x47	; 71
    1be0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1be4:	18 16       	cp	r1, r24
    1be6:	4c f5       	brge	.+82     	; 0x1c3a <LCD_Display_Clear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1be8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bea:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bec:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bee:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	40 e2       	ldi	r20, 0x20	; 32
    1bf6:	51 e4       	ldi	r21, 0x41	; 65
    1bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bfc:	dc 01       	movw	r26, r24
    1bfe:	cb 01       	movw	r24, r22
    1c00:	bc 01       	movw	r22, r24
    1c02:	cd 01       	movw	r24, r26
    1c04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c08:	dc 01       	movw	r26, r24
    1c0a:	cb 01       	movw	r24, r22
    1c0c:	9e 83       	std	Y+6, r25	; 0x06
    1c0e:	8d 83       	std	Y+5, r24	; 0x05
    1c10:	0f c0       	rjmp	.+30     	; 0x1c30 <LCD_Display_Clear+0xcc>
    1c12:	88 ec       	ldi	r24, 0xC8	; 200
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	9c 83       	std	Y+4, r25	; 0x04
    1c18:	8b 83       	std	Y+3, r24	; 0x03
    1c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c1e:	01 97       	sbiw	r24, 0x01	; 1
    1c20:	f1 f7       	brne	.-4      	; 0x1c1e <LCD_Display_Clear+0xba>
    1c22:	9c 83       	std	Y+4, r25	; 0x04
    1c24:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c26:	8d 81       	ldd	r24, Y+5	; 0x05
    1c28:	9e 81       	ldd	r25, Y+6	; 0x06
    1c2a:	01 97       	sbiw	r24, 0x01	; 1
    1c2c:	9e 83       	std	Y+6, r25	; 0x06
    1c2e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c30:	8d 81       	ldd	r24, Y+5	; 0x05
    1c32:	9e 81       	ldd	r25, Y+6	; 0x06
    1c34:	00 97       	sbiw	r24, 0x00	; 0
    1c36:	69 f7       	brne	.-38     	; 0x1c12 <LCD_Display_Clear+0xae>
    1c38:	14 c0       	rjmp	.+40     	; 0x1c62 <LCD_Display_Clear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c3a:	6f 81       	ldd	r22, Y+7	; 0x07
    1c3c:	78 85       	ldd	r23, Y+8	; 0x08
    1c3e:	89 85       	ldd	r24, Y+9	; 0x09
    1c40:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c46:	dc 01       	movw	r26, r24
    1c48:	cb 01       	movw	r24, r22
    1c4a:	9e 83       	std	Y+6, r25	; 0x06
    1c4c:	8d 83       	std	Y+5, r24	; 0x05
    1c4e:	8d 81       	ldd	r24, Y+5	; 0x05
    1c50:	9e 81       	ldd	r25, Y+6	; 0x06
    1c52:	9a 83       	std	Y+2, r25	; 0x02
    1c54:	89 83       	std	Y+1, r24	; 0x01
    1c56:	89 81       	ldd	r24, Y+1	; 0x01
    1c58:	9a 81       	ldd	r25, Y+2	; 0x02
    1c5a:	01 97       	sbiw	r24, 0x01	; 1
    1c5c:	f1 f7       	brne	.-4      	; 0x1c5a <LCD_Display_Clear+0xf6>
    1c5e:	9a 83       	std	Y+2, r25	; 0x02
    1c60:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);

}
    1c62:	2e 96       	adiw	r28, 0x0e	; 14
    1c64:	0f b6       	in	r0, 0x3f	; 63
    1c66:	f8 94       	cli
    1c68:	de bf       	out	0x3e, r29	; 62
    1c6a:	0f be       	out	0x3f, r0	; 63
    1c6c:	cd bf       	out	0x3d, r28	; 61
    1c6e:	cf 91       	pop	r28
    1c70:	df 91       	pop	r29
    1c72:	08 95       	ret

00001c74 <LCD_8_bit_Init>:


void LCD_8_bit_Init () {
    1c74:	df 93       	push	r29
    1c76:	cf 93       	push	r28
    1c78:	cd b7       	in	r28, 0x3d	; 61
    1c7a:	de b7       	in	r29, 0x3e	; 62
    1c7c:	ee 97       	sbiw	r28, 0x3e	; 62
    1c7e:	0f b6       	in	r0, 0x3f	; 63
    1c80:	f8 94       	cli
    1c82:	de bf       	out	0x3e, r29	; 62
    1c84:	0f be       	out	0x3f, r0	; 63
    1c86:	cd bf       	out	0x3d, r28	; 61
    1c88:	80 e0       	ldi	r24, 0x00	; 0
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	a8 e4       	ldi	r26, 0x48	; 72
    1c8e:	b2 e4       	ldi	r27, 0x42	; 66
    1c90:	8b af       	std	Y+59, r24	; 0x3b
    1c92:	9c af       	std	Y+60, r25	; 0x3c
    1c94:	ad af       	std	Y+61, r26	; 0x3d
    1c96:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c98:	6b ad       	ldd	r22, Y+59	; 0x3b
    1c9a:	7c ad       	ldd	r23, Y+60	; 0x3c
    1c9c:	8d ad       	ldd	r24, Y+61	; 0x3d
    1c9e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ca0:	20 e0       	ldi	r18, 0x00	; 0
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	4a ef       	ldi	r20, 0xFA	; 250
    1ca6:	54 e4       	ldi	r21, 0x44	; 68
    1ca8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cac:	dc 01       	movw	r26, r24
    1cae:	cb 01       	movw	r24, r22
    1cb0:	8f ab       	std	Y+55, r24	; 0x37
    1cb2:	98 af       	std	Y+56, r25	; 0x38
    1cb4:	a9 af       	std	Y+57, r26	; 0x39
    1cb6:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    1cb8:	6f a9       	ldd	r22, Y+55	; 0x37
    1cba:	78 ad       	ldd	r23, Y+56	; 0x38
    1cbc:	89 ad       	ldd	r24, Y+57	; 0x39
    1cbe:	9a ad       	ldd	r25, Y+58	; 0x3a
    1cc0:	20 e0       	ldi	r18, 0x00	; 0
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	40 e8       	ldi	r20, 0x80	; 128
    1cc6:	5f e3       	ldi	r21, 0x3F	; 63
    1cc8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ccc:	88 23       	and	r24, r24
    1cce:	2c f4       	brge	.+10     	; 0x1cda <LCD_8_bit_Init+0x66>
		__ticks = 1;
    1cd0:	81 e0       	ldi	r24, 0x01	; 1
    1cd2:	90 e0       	ldi	r25, 0x00	; 0
    1cd4:	9e ab       	std	Y+54, r25	; 0x36
    1cd6:	8d ab       	std	Y+53, r24	; 0x35
    1cd8:	3f c0       	rjmp	.+126    	; 0x1d58 <LCD_8_bit_Init+0xe4>
	else if (__tmp > 65535)
    1cda:	6f a9       	ldd	r22, Y+55	; 0x37
    1cdc:	78 ad       	ldd	r23, Y+56	; 0x38
    1cde:	89 ad       	ldd	r24, Y+57	; 0x39
    1ce0:	9a ad       	ldd	r25, Y+58	; 0x3a
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	3f ef       	ldi	r19, 0xFF	; 255
    1ce6:	4f e7       	ldi	r20, 0x7F	; 127
    1ce8:	57 e4       	ldi	r21, 0x47	; 71
    1cea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cee:	18 16       	cp	r1, r24
    1cf0:	4c f5       	brge	.+82     	; 0x1d44 <LCD_8_bit_Init+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cf2:	6b ad       	ldd	r22, Y+59	; 0x3b
    1cf4:	7c ad       	ldd	r23, Y+60	; 0x3c
    1cf6:	8d ad       	ldd	r24, Y+61	; 0x3d
    1cf8:	9e ad       	ldd	r25, Y+62	; 0x3e
    1cfa:	20 e0       	ldi	r18, 0x00	; 0
    1cfc:	30 e0       	ldi	r19, 0x00	; 0
    1cfe:	40 e2       	ldi	r20, 0x20	; 32
    1d00:	51 e4       	ldi	r21, 0x41	; 65
    1d02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d06:	dc 01       	movw	r26, r24
    1d08:	cb 01       	movw	r24, r22
    1d0a:	bc 01       	movw	r22, r24
    1d0c:	cd 01       	movw	r24, r26
    1d0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d12:	dc 01       	movw	r26, r24
    1d14:	cb 01       	movw	r24, r22
    1d16:	9e ab       	std	Y+54, r25	; 0x36
    1d18:	8d ab       	std	Y+53, r24	; 0x35
    1d1a:	0f c0       	rjmp	.+30     	; 0x1d3a <LCD_8_bit_Init+0xc6>
    1d1c:	88 ec       	ldi	r24, 0xC8	; 200
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	9c ab       	std	Y+52, r25	; 0x34
    1d22:	8b ab       	std	Y+51, r24	; 0x33
    1d24:	8b a9       	ldd	r24, Y+51	; 0x33
    1d26:	9c a9       	ldd	r25, Y+52	; 0x34
    1d28:	01 97       	sbiw	r24, 0x01	; 1
    1d2a:	f1 f7       	brne	.-4      	; 0x1d28 <LCD_8_bit_Init+0xb4>
    1d2c:	9c ab       	std	Y+52, r25	; 0x34
    1d2e:	8b ab       	std	Y+51, r24	; 0x33
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d30:	8d a9       	ldd	r24, Y+53	; 0x35
    1d32:	9e a9       	ldd	r25, Y+54	; 0x36
    1d34:	01 97       	sbiw	r24, 0x01	; 1
    1d36:	9e ab       	std	Y+54, r25	; 0x36
    1d38:	8d ab       	std	Y+53, r24	; 0x35
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d3a:	8d a9       	ldd	r24, Y+53	; 0x35
    1d3c:	9e a9       	ldd	r25, Y+54	; 0x36
    1d3e:	00 97       	sbiw	r24, 0x00	; 0
    1d40:	69 f7       	brne	.-38     	; 0x1d1c <LCD_8_bit_Init+0xa8>
    1d42:	14 c0       	rjmp	.+40     	; 0x1d6c <LCD_8_bit_Init+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d44:	6f a9       	ldd	r22, Y+55	; 0x37
    1d46:	78 ad       	ldd	r23, Y+56	; 0x38
    1d48:	89 ad       	ldd	r24, Y+57	; 0x39
    1d4a:	9a ad       	ldd	r25, Y+58	; 0x3a
    1d4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d50:	dc 01       	movw	r26, r24
    1d52:	cb 01       	movw	r24, r22
    1d54:	9e ab       	std	Y+54, r25	; 0x36
    1d56:	8d ab       	std	Y+53, r24	; 0x35
    1d58:	8d a9       	ldd	r24, Y+53	; 0x35
    1d5a:	9e a9       	ldd	r25, Y+54	; 0x36
    1d5c:	9a ab       	std	Y+50, r25	; 0x32
    1d5e:	89 ab       	std	Y+49, r24	; 0x31
    1d60:	89 a9       	ldd	r24, Y+49	; 0x31
    1d62:	9a a9       	ldd	r25, Y+50	; 0x32
    1d64:	01 97       	sbiw	r24, 0x01	; 1
    1d66:	f1 f7       	brne	.-4      	; 0x1d64 <LCD_8_bit_Init+0xf0>
    1d68:	9a ab       	std	Y+50, r25	; 0x32
    1d6a:	89 ab       	std	Y+49, r24	; 0x31


	_delay_ms(50);

	Dio_u8_SetPortDir(LCD_Data_Port, Dio_PortHigh);
    1d6c:	82 e0       	ldi	r24, 0x02	; 2
    1d6e:	6f ef       	ldi	r22, 0xFF	; 255
    1d70:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <Dio_u8_SetPortDir>
	LCD_Send_Commoand(LCD_Function_Set);
    1d74:	88 e3       	ldi	r24, 0x38	; 56
    1d76:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>
    1d7a:	80 e0       	ldi	r24, 0x00	; 0
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	a8 e4       	ldi	r26, 0x48	; 72
    1d80:	b2 e4       	ldi	r27, 0x42	; 66
    1d82:	8d a7       	std	Y+45, r24	; 0x2d
    1d84:	9e a7       	std	Y+46, r25	; 0x2e
    1d86:	af a7       	std	Y+47, r26	; 0x2f
    1d88:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1d8a:	6d a5       	ldd	r22, Y+45	; 0x2d
    1d8c:	7e a5       	ldd	r23, Y+46	; 0x2e
    1d8e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d90:	98 a9       	ldd	r25, Y+48	; 0x30
    1d92:	2b ea       	ldi	r18, 0xAB	; 171
    1d94:	3a ea       	ldi	r19, 0xAA	; 170
    1d96:	4a e2       	ldi	r20, 0x2A	; 42
    1d98:	50 e4       	ldi	r21, 0x40	; 64
    1d9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d9e:	dc 01       	movw	r26, r24
    1da0:	cb 01       	movw	r24, r22
    1da2:	89 a7       	std	Y+41, r24	; 0x29
    1da4:	9a a7       	std	Y+42, r25	; 0x2a
    1da6:	ab a7       	std	Y+43, r26	; 0x2b
    1da8:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1daa:	69 a5       	ldd	r22, Y+41	; 0x29
    1dac:	7a a5       	ldd	r23, Y+42	; 0x2a
    1dae:	8b a5       	ldd	r24, Y+43	; 0x2b
    1db0:	9c a5       	ldd	r25, Y+44	; 0x2c
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	30 e0       	ldi	r19, 0x00	; 0
    1db6:	40 e8       	ldi	r20, 0x80	; 128
    1db8:	5f e3       	ldi	r21, 0x3F	; 63
    1dba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dbe:	88 23       	and	r24, r24
    1dc0:	1c f4       	brge	.+6      	; 0x1dc8 <LCD_8_bit_Init+0x154>
		__ticks = 1;
    1dc2:	81 e0       	ldi	r24, 0x01	; 1
    1dc4:	88 a7       	std	Y+40, r24	; 0x28
    1dc6:	91 c0       	rjmp	.+290    	; 0x1eea <LCD_8_bit_Init+0x276>
	else if (__tmp > 255)
    1dc8:	69 a5       	ldd	r22, Y+41	; 0x29
    1dca:	7a a5       	ldd	r23, Y+42	; 0x2a
    1dcc:	8b a5       	ldd	r24, Y+43	; 0x2b
    1dce:	9c a5       	ldd	r25, Y+44	; 0x2c
    1dd0:	20 e0       	ldi	r18, 0x00	; 0
    1dd2:	30 e0       	ldi	r19, 0x00	; 0
    1dd4:	4f e7       	ldi	r20, 0x7F	; 127
    1dd6:	53 e4       	ldi	r21, 0x43	; 67
    1dd8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ddc:	18 16       	cp	r1, r24
    1dde:	0c f0       	brlt	.+2      	; 0x1de2 <LCD_8_bit_Init+0x16e>
    1de0:	7b c0       	rjmp	.+246    	; 0x1ed8 <LCD_8_bit_Init+0x264>
	{
		_delay_ms(__us / 1000.0);
    1de2:	6d a5       	ldd	r22, Y+45	; 0x2d
    1de4:	7e a5       	ldd	r23, Y+46	; 0x2e
    1de6:	8f a5       	ldd	r24, Y+47	; 0x2f
    1de8:	98 a9       	ldd	r25, Y+48	; 0x30
    1dea:	20 e0       	ldi	r18, 0x00	; 0
    1dec:	30 e0       	ldi	r19, 0x00	; 0
    1dee:	4a e7       	ldi	r20, 0x7A	; 122
    1df0:	54 e4       	ldi	r21, 0x44	; 68
    1df2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1df6:	dc 01       	movw	r26, r24
    1df8:	cb 01       	movw	r24, r22
    1dfa:	8c a3       	std	Y+36, r24	; 0x24
    1dfc:	9d a3       	std	Y+37, r25	; 0x25
    1dfe:	ae a3       	std	Y+38, r26	; 0x26
    1e00:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e02:	6c a1       	ldd	r22, Y+36	; 0x24
    1e04:	7d a1       	ldd	r23, Y+37	; 0x25
    1e06:	8e a1       	ldd	r24, Y+38	; 0x26
    1e08:	9f a1       	ldd	r25, Y+39	; 0x27
    1e0a:	20 e0       	ldi	r18, 0x00	; 0
    1e0c:	30 e0       	ldi	r19, 0x00	; 0
    1e0e:	4a ef       	ldi	r20, 0xFA	; 250
    1e10:	54 e4       	ldi	r21, 0x44	; 68
    1e12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e16:	dc 01       	movw	r26, r24
    1e18:	cb 01       	movw	r24, r22
    1e1a:	88 a3       	std	Y+32, r24	; 0x20
    1e1c:	99 a3       	std	Y+33, r25	; 0x21
    1e1e:	aa a3       	std	Y+34, r26	; 0x22
    1e20:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1e22:	68 a1       	ldd	r22, Y+32	; 0x20
    1e24:	79 a1       	ldd	r23, Y+33	; 0x21
    1e26:	8a a1       	ldd	r24, Y+34	; 0x22
    1e28:	9b a1       	ldd	r25, Y+35	; 0x23
    1e2a:	20 e0       	ldi	r18, 0x00	; 0
    1e2c:	30 e0       	ldi	r19, 0x00	; 0
    1e2e:	40 e8       	ldi	r20, 0x80	; 128
    1e30:	5f e3       	ldi	r21, 0x3F	; 63
    1e32:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e36:	88 23       	and	r24, r24
    1e38:	2c f4       	brge	.+10     	; 0x1e44 <LCD_8_bit_Init+0x1d0>
		__ticks = 1;
    1e3a:	81 e0       	ldi	r24, 0x01	; 1
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	9f 8f       	std	Y+31, r25	; 0x1f
    1e40:	8e 8f       	std	Y+30, r24	; 0x1e
    1e42:	3f c0       	rjmp	.+126    	; 0x1ec2 <LCD_8_bit_Init+0x24e>
	else if (__tmp > 65535)
    1e44:	68 a1       	ldd	r22, Y+32	; 0x20
    1e46:	79 a1       	ldd	r23, Y+33	; 0x21
    1e48:	8a a1       	ldd	r24, Y+34	; 0x22
    1e4a:	9b a1       	ldd	r25, Y+35	; 0x23
    1e4c:	20 e0       	ldi	r18, 0x00	; 0
    1e4e:	3f ef       	ldi	r19, 0xFF	; 255
    1e50:	4f e7       	ldi	r20, 0x7F	; 127
    1e52:	57 e4       	ldi	r21, 0x47	; 71
    1e54:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e58:	18 16       	cp	r1, r24
    1e5a:	4c f5       	brge	.+82     	; 0x1eae <LCD_8_bit_Init+0x23a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e5c:	6c a1       	ldd	r22, Y+36	; 0x24
    1e5e:	7d a1       	ldd	r23, Y+37	; 0x25
    1e60:	8e a1       	ldd	r24, Y+38	; 0x26
    1e62:	9f a1       	ldd	r25, Y+39	; 0x27
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	40 e2       	ldi	r20, 0x20	; 32
    1e6a:	51 e4       	ldi	r21, 0x41	; 65
    1e6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e70:	dc 01       	movw	r26, r24
    1e72:	cb 01       	movw	r24, r22
    1e74:	bc 01       	movw	r22, r24
    1e76:	cd 01       	movw	r24, r26
    1e78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e7c:	dc 01       	movw	r26, r24
    1e7e:	cb 01       	movw	r24, r22
    1e80:	9f 8f       	std	Y+31, r25	; 0x1f
    1e82:	8e 8f       	std	Y+30, r24	; 0x1e
    1e84:	0f c0       	rjmp	.+30     	; 0x1ea4 <LCD_8_bit_Init+0x230>
    1e86:	88 ec       	ldi	r24, 0xC8	; 200
    1e88:	90 e0       	ldi	r25, 0x00	; 0
    1e8a:	9d 8f       	std	Y+29, r25	; 0x1d
    1e8c:	8c 8f       	std	Y+28, r24	; 0x1c
    1e8e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1e90:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1e92:	01 97       	sbiw	r24, 0x01	; 1
    1e94:	f1 f7       	brne	.-4      	; 0x1e92 <LCD_8_bit_Init+0x21e>
    1e96:	9d 8f       	std	Y+29, r25	; 0x1d
    1e98:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e9a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1e9c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1e9e:	01 97       	sbiw	r24, 0x01	; 1
    1ea0:	9f 8f       	std	Y+31, r25	; 0x1f
    1ea2:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ea4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1ea6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1ea8:	00 97       	sbiw	r24, 0x00	; 0
    1eaa:	69 f7       	brne	.-38     	; 0x1e86 <LCD_8_bit_Init+0x212>
    1eac:	24 c0       	rjmp	.+72     	; 0x1ef6 <LCD_8_bit_Init+0x282>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1eae:	68 a1       	ldd	r22, Y+32	; 0x20
    1eb0:	79 a1       	ldd	r23, Y+33	; 0x21
    1eb2:	8a a1       	ldd	r24, Y+34	; 0x22
    1eb4:	9b a1       	ldd	r25, Y+35	; 0x23
    1eb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eba:	dc 01       	movw	r26, r24
    1ebc:	cb 01       	movw	r24, r22
    1ebe:	9f 8f       	std	Y+31, r25	; 0x1f
    1ec0:	8e 8f       	std	Y+30, r24	; 0x1e
    1ec2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1ec4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1ec6:	9b 8f       	std	Y+27, r25	; 0x1b
    1ec8:	8a 8f       	std	Y+26, r24	; 0x1a
    1eca:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1ecc:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1ece:	01 97       	sbiw	r24, 0x01	; 1
    1ed0:	f1 f7       	brne	.-4      	; 0x1ece <LCD_8_bit_Init+0x25a>
    1ed2:	9b 8f       	std	Y+27, r25	; 0x1b
    1ed4:	8a 8f       	std	Y+26, r24	; 0x1a
    1ed6:	0f c0       	rjmp	.+30     	; 0x1ef6 <LCD_8_bit_Init+0x282>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1ed8:	69 a5       	ldd	r22, Y+41	; 0x29
    1eda:	7a a5       	ldd	r23, Y+42	; 0x2a
    1edc:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ede:	9c a5       	ldd	r25, Y+44	; 0x2c
    1ee0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ee4:	dc 01       	movw	r26, r24
    1ee6:	cb 01       	movw	r24, r22
    1ee8:	88 a7       	std	Y+40, r24	; 0x28
    1eea:	88 a5       	ldd	r24, Y+40	; 0x28
    1eec:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1eee:	89 8d       	ldd	r24, Y+25	; 0x19
    1ef0:	8a 95       	dec	r24
    1ef2:	f1 f7       	brne	.-4      	; 0x1ef0 <LCD_8_bit_Init+0x27c>
    1ef4:	89 8f       	std	Y+25, r24	; 0x19

	_delay_us(50);

	LCD_Send_Commoand(LCD_ON_OFF_Display);
    1ef6:	8c e0       	ldi	r24, 0x0C	; 12
    1ef8:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>
    1efc:	80 e0       	ldi	r24, 0x00	; 0
    1efe:	90 e0       	ldi	r25, 0x00	; 0
    1f00:	a8 e4       	ldi	r26, 0x48	; 72
    1f02:	b2 e4       	ldi	r27, 0x42	; 66
    1f04:	8d 8b       	std	Y+21, r24	; 0x15
    1f06:	9e 8b       	std	Y+22, r25	; 0x16
    1f08:	af 8b       	std	Y+23, r26	; 0x17
    1f0a:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f0c:	6d 89       	ldd	r22, Y+21	; 0x15
    1f0e:	7e 89       	ldd	r23, Y+22	; 0x16
    1f10:	8f 89       	ldd	r24, Y+23	; 0x17
    1f12:	98 8d       	ldd	r25, Y+24	; 0x18
    1f14:	2b ea       	ldi	r18, 0xAB	; 171
    1f16:	3a ea       	ldi	r19, 0xAA	; 170
    1f18:	4a e2       	ldi	r20, 0x2A	; 42
    1f1a:	50 e4       	ldi	r21, 0x40	; 64
    1f1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f20:	dc 01       	movw	r26, r24
    1f22:	cb 01       	movw	r24, r22
    1f24:	89 8b       	std	Y+17, r24	; 0x11
    1f26:	9a 8b       	std	Y+18, r25	; 0x12
    1f28:	ab 8b       	std	Y+19, r26	; 0x13
    1f2a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1f2c:	69 89       	ldd	r22, Y+17	; 0x11
    1f2e:	7a 89       	ldd	r23, Y+18	; 0x12
    1f30:	8b 89       	ldd	r24, Y+19	; 0x13
    1f32:	9c 89       	ldd	r25, Y+20	; 0x14
    1f34:	20 e0       	ldi	r18, 0x00	; 0
    1f36:	30 e0       	ldi	r19, 0x00	; 0
    1f38:	40 e8       	ldi	r20, 0x80	; 128
    1f3a:	5f e3       	ldi	r21, 0x3F	; 63
    1f3c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f40:	88 23       	and	r24, r24
    1f42:	1c f4       	brge	.+6      	; 0x1f4a <LCD_8_bit_Init+0x2d6>
		__ticks = 1;
    1f44:	81 e0       	ldi	r24, 0x01	; 1
    1f46:	88 8b       	std	Y+16, r24	; 0x10
    1f48:	91 c0       	rjmp	.+290    	; 0x206c <LCD_8_bit_Init+0x3f8>
	else if (__tmp > 255)
    1f4a:	69 89       	ldd	r22, Y+17	; 0x11
    1f4c:	7a 89       	ldd	r23, Y+18	; 0x12
    1f4e:	8b 89       	ldd	r24, Y+19	; 0x13
    1f50:	9c 89       	ldd	r25, Y+20	; 0x14
    1f52:	20 e0       	ldi	r18, 0x00	; 0
    1f54:	30 e0       	ldi	r19, 0x00	; 0
    1f56:	4f e7       	ldi	r20, 0x7F	; 127
    1f58:	53 e4       	ldi	r21, 0x43	; 67
    1f5a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f5e:	18 16       	cp	r1, r24
    1f60:	0c f0       	brlt	.+2      	; 0x1f64 <LCD_8_bit_Init+0x2f0>
    1f62:	7b c0       	rjmp	.+246    	; 0x205a <LCD_8_bit_Init+0x3e6>
	{
		_delay_ms(__us / 1000.0);
    1f64:	6d 89       	ldd	r22, Y+21	; 0x15
    1f66:	7e 89       	ldd	r23, Y+22	; 0x16
    1f68:	8f 89       	ldd	r24, Y+23	; 0x17
    1f6a:	98 8d       	ldd	r25, Y+24	; 0x18
    1f6c:	20 e0       	ldi	r18, 0x00	; 0
    1f6e:	30 e0       	ldi	r19, 0x00	; 0
    1f70:	4a e7       	ldi	r20, 0x7A	; 122
    1f72:	54 e4       	ldi	r21, 0x44	; 68
    1f74:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1f78:	dc 01       	movw	r26, r24
    1f7a:	cb 01       	movw	r24, r22
    1f7c:	8c 87       	std	Y+12, r24	; 0x0c
    1f7e:	9d 87       	std	Y+13, r25	; 0x0d
    1f80:	ae 87       	std	Y+14, r26	; 0x0e
    1f82:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f84:	6c 85       	ldd	r22, Y+12	; 0x0c
    1f86:	7d 85       	ldd	r23, Y+13	; 0x0d
    1f88:	8e 85       	ldd	r24, Y+14	; 0x0e
    1f8a:	9f 85       	ldd	r25, Y+15	; 0x0f
    1f8c:	20 e0       	ldi	r18, 0x00	; 0
    1f8e:	30 e0       	ldi	r19, 0x00	; 0
    1f90:	4a ef       	ldi	r20, 0xFA	; 250
    1f92:	54 e4       	ldi	r21, 0x44	; 68
    1f94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f98:	dc 01       	movw	r26, r24
    1f9a:	cb 01       	movw	r24, r22
    1f9c:	88 87       	std	Y+8, r24	; 0x08
    1f9e:	99 87       	std	Y+9, r25	; 0x09
    1fa0:	aa 87       	std	Y+10, r26	; 0x0a
    1fa2:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1fa4:	68 85       	ldd	r22, Y+8	; 0x08
    1fa6:	79 85       	ldd	r23, Y+9	; 0x09
    1fa8:	8a 85       	ldd	r24, Y+10	; 0x0a
    1faa:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fac:	20 e0       	ldi	r18, 0x00	; 0
    1fae:	30 e0       	ldi	r19, 0x00	; 0
    1fb0:	40 e8       	ldi	r20, 0x80	; 128
    1fb2:	5f e3       	ldi	r21, 0x3F	; 63
    1fb4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fb8:	88 23       	and	r24, r24
    1fba:	2c f4       	brge	.+10     	; 0x1fc6 <LCD_8_bit_Init+0x352>
		__ticks = 1;
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	9f 83       	std	Y+7, r25	; 0x07
    1fc2:	8e 83       	std	Y+6, r24	; 0x06
    1fc4:	3f c0       	rjmp	.+126    	; 0x2044 <LCD_8_bit_Init+0x3d0>
	else if (__tmp > 65535)
    1fc6:	68 85       	ldd	r22, Y+8	; 0x08
    1fc8:	79 85       	ldd	r23, Y+9	; 0x09
    1fca:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fcc:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fce:	20 e0       	ldi	r18, 0x00	; 0
    1fd0:	3f ef       	ldi	r19, 0xFF	; 255
    1fd2:	4f e7       	ldi	r20, 0x7F	; 127
    1fd4:	57 e4       	ldi	r21, 0x47	; 71
    1fd6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1fda:	18 16       	cp	r1, r24
    1fdc:	4c f5       	brge	.+82     	; 0x2030 <LCD_8_bit_Init+0x3bc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fde:	6c 85       	ldd	r22, Y+12	; 0x0c
    1fe0:	7d 85       	ldd	r23, Y+13	; 0x0d
    1fe2:	8e 85       	ldd	r24, Y+14	; 0x0e
    1fe4:	9f 85       	ldd	r25, Y+15	; 0x0f
    1fe6:	20 e0       	ldi	r18, 0x00	; 0
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	40 e2       	ldi	r20, 0x20	; 32
    1fec:	51 e4       	ldi	r21, 0x41	; 65
    1fee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ff2:	dc 01       	movw	r26, r24
    1ff4:	cb 01       	movw	r24, r22
    1ff6:	bc 01       	movw	r22, r24
    1ff8:	cd 01       	movw	r24, r26
    1ffa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ffe:	dc 01       	movw	r26, r24
    2000:	cb 01       	movw	r24, r22
    2002:	9f 83       	std	Y+7, r25	; 0x07
    2004:	8e 83       	std	Y+6, r24	; 0x06
    2006:	0f c0       	rjmp	.+30     	; 0x2026 <LCD_8_bit_Init+0x3b2>
    2008:	88 ec       	ldi	r24, 0xC8	; 200
    200a:	90 e0       	ldi	r25, 0x00	; 0
    200c:	9d 83       	std	Y+5, r25	; 0x05
    200e:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2010:	8c 81       	ldd	r24, Y+4	; 0x04
    2012:	9d 81       	ldd	r25, Y+5	; 0x05
    2014:	01 97       	sbiw	r24, 0x01	; 1
    2016:	f1 f7       	brne	.-4      	; 0x2014 <LCD_8_bit_Init+0x3a0>
    2018:	9d 83       	std	Y+5, r25	; 0x05
    201a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    201c:	8e 81       	ldd	r24, Y+6	; 0x06
    201e:	9f 81       	ldd	r25, Y+7	; 0x07
    2020:	01 97       	sbiw	r24, 0x01	; 1
    2022:	9f 83       	std	Y+7, r25	; 0x07
    2024:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2026:	8e 81       	ldd	r24, Y+6	; 0x06
    2028:	9f 81       	ldd	r25, Y+7	; 0x07
    202a:	00 97       	sbiw	r24, 0x00	; 0
    202c:	69 f7       	brne	.-38     	; 0x2008 <LCD_8_bit_Init+0x394>
    202e:	24 c0       	rjmp	.+72     	; 0x2078 <LCD_8_bit_Init+0x404>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2030:	68 85       	ldd	r22, Y+8	; 0x08
    2032:	79 85       	ldd	r23, Y+9	; 0x09
    2034:	8a 85       	ldd	r24, Y+10	; 0x0a
    2036:	9b 85       	ldd	r25, Y+11	; 0x0b
    2038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    203c:	dc 01       	movw	r26, r24
    203e:	cb 01       	movw	r24, r22
    2040:	9f 83       	std	Y+7, r25	; 0x07
    2042:	8e 83       	std	Y+6, r24	; 0x06
    2044:	8e 81       	ldd	r24, Y+6	; 0x06
    2046:	9f 81       	ldd	r25, Y+7	; 0x07
    2048:	9b 83       	std	Y+3, r25	; 0x03
    204a:	8a 83       	std	Y+2, r24	; 0x02
    204c:	8a 81       	ldd	r24, Y+2	; 0x02
    204e:	9b 81       	ldd	r25, Y+3	; 0x03
    2050:	01 97       	sbiw	r24, 0x01	; 1
    2052:	f1 f7       	brne	.-4      	; 0x2050 <LCD_8_bit_Init+0x3dc>
    2054:	9b 83       	std	Y+3, r25	; 0x03
    2056:	8a 83       	std	Y+2, r24	; 0x02
    2058:	0f c0       	rjmp	.+30     	; 0x2078 <LCD_8_bit_Init+0x404>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    205a:	69 89       	ldd	r22, Y+17	; 0x11
    205c:	7a 89       	ldd	r23, Y+18	; 0x12
    205e:	8b 89       	ldd	r24, Y+19	; 0x13
    2060:	9c 89       	ldd	r25, Y+20	; 0x14
    2062:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2066:	dc 01       	movw	r26, r24
    2068:	cb 01       	movw	r24, r22
    206a:	88 8b       	std	Y+16, r24	; 0x10
    206c:	88 89       	ldd	r24, Y+16	; 0x10
    206e:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2070:	89 81       	ldd	r24, Y+1	; 0x01
    2072:	8a 95       	dec	r24
    2074:	f1 f7       	brne	.-4      	; 0x2072 <LCD_8_bit_Init+0x3fe>
    2076:	89 83       	std	Y+1, r24	; 0x01

	_delay_us(50);

	LCD_Display_Clear();
    2078:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <LCD_Display_Clear>

	LCD_Send_Commoand(LCD_Entry_Set_Mode);
    207c:	86 e0       	ldi	r24, 0x06	; 6
    207e:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>



}
    2082:	ee 96       	adiw	r28, 0x3e	; 62
    2084:	0f b6       	in	r0, 0x3f	; 63
    2086:	f8 94       	cli
    2088:	de bf       	out	0x3e, r29	; 62
    208a:	0f be       	out	0x3f, r0	; 63
    208c:	cd bf       	out	0x3d, r28	; 61
    208e:	cf 91       	pop	r28
    2090:	df 91       	pop	r29
    2092:	08 95       	ret

00002094 <LCD_Send_String>:

void LCD_Send_String (const u8 * Copy_StringPTR) {
    2094:	df 93       	push	r29
    2096:	cf 93       	push	r28
    2098:	00 d0       	rcall	.+0      	; 0x209a <LCD_Send_String+0x6>
    209a:	0f 92       	push	r0
    209c:	cd b7       	in	r28, 0x3d	; 61
    209e:	de b7       	in	r29, 0x3e	; 62
    20a0:	9b 83       	std	Y+3, r25	; 0x03
    20a2:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_Iter = 0;
    20a4:	19 82       	std	Y+1, r1	; 0x01
    20a6:	0e c0       	rjmp	.+28     	; 0x20c4 <LCD_Send_String+0x30>

	while (Copy_StringPTR [Local_Iter] != '\0') {
		LCD_Send_Data(Copy_StringPTR [Local_Iter]);
    20a8:	89 81       	ldd	r24, Y+1	; 0x01
    20aa:	28 2f       	mov	r18, r24
    20ac:	30 e0       	ldi	r19, 0x00	; 0
    20ae:	8a 81       	ldd	r24, Y+2	; 0x02
    20b0:	9b 81       	ldd	r25, Y+3	; 0x03
    20b2:	fc 01       	movw	r30, r24
    20b4:	e2 0f       	add	r30, r18
    20b6:	f3 1f       	adc	r31, r19
    20b8:	80 81       	ld	r24, Z
    20ba:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <LCD_Send_Data>
		Local_Iter ++ ;
    20be:	89 81       	ldd	r24, Y+1	; 0x01
    20c0:	8f 5f       	subi	r24, 0xFF	; 255
    20c2:	89 83       	std	Y+1, r24	; 0x01

void LCD_Send_String (const u8 * Copy_StringPTR) {

	u8 Local_Iter = 0;

	while (Copy_StringPTR [Local_Iter] != '\0') {
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	28 2f       	mov	r18, r24
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	8a 81       	ldd	r24, Y+2	; 0x02
    20cc:	9b 81       	ldd	r25, Y+3	; 0x03
    20ce:	fc 01       	movw	r30, r24
    20d0:	e2 0f       	add	r30, r18
    20d2:	f3 1f       	adc	r31, r19
    20d4:	80 81       	ld	r24, Z
    20d6:	88 23       	and	r24, r24
    20d8:	39 f7       	brne	.-50     	; 0x20a8 <LCD_Send_String+0x14>
		LCD_Send_Data(Copy_StringPTR [Local_Iter]);
		Local_Iter ++ ;

		}

	}
    20da:	0f 90       	pop	r0
    20dc:	0f 90       	pop	r0
    20de:	0f 90       	pop	r0
    20e0:	cf 91       	pop	r28
    20e2:	df 91       	pop	r29
    20e4:	08 95       	ret

000020e6 <LCD_postion>:
void LCD_postion (u8 line, u8 x) {
    20e6:	df 93       	push	r29
    20e8:	cf 93       	push	r28
    20ea:	00 d0       	rcall	.+0      	; 0x20ec <LCD_postion+0x6>
    20ec:	cd b7       	in	r28, 0x3d	; 61
    20ee:	de b7       	in	r29, 0x3e	; 62
    20f0:	89 83       	std	Y+1, r24	; 0x01
    20f2:	6a 83       	std	Y+2, r22	; 0x02

	if ((line >= 2 ) || (x >=15)){
    20f4:	89 81       	ldd	r24, Y+1	; 0x01
    20f6:	82 30       	cpi	r24, 0x02	; 2
    20f8:	18 f4       	brcc	.+6      	; 0x2100 <LCD_postion+0x1a>
    20fa:	8a 81       	ldd	r24, Y+2	; 0x02
    20fc:	8f 30       	cpi	r24, 0x0F	; 15
    20fe:	18 f0       	brcs	.+6      	; 0x2106 <LCD_postion+0x20>

		LCD_Send_Commoand(LCD_First_Raw);
    2100:	80 e8       	ldi	r24, 0x80	; 128
    2102:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>
	}

	if (line == 0){
    2106:	89 81       	ldd	r24, Y+1	; 0x01
    2108:	88 23       	and	r24, r24
    210a:	29 f4       	brne	.+10     	; 0x2116 <LCD_postion+0x30>

		LCD_Send_Commoand(LCD_First_Raw + x);
    210c:	8a 81       	ldd	r24, Y+2	; 0x02
    210e:	80 58       	subi	r24, 0x80	; 128
    2110:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>
    2114:	07 c0       	rjmp	.+14     	; 0x2124 <LCD_postion+0x3e>

	}
	else if (line == 1) {
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	81 30       	cpi	r24, 0x01	; 1
    211a:	21 f4       	brne	.+8      	; 0x2124 <LCD_postion+0x3e>

		LCD_Send_Commoand(LCD_Second_Raw + x);
    211c:	8a 81       	ldd	r24, Y+2	; 0x02
    211e:	80 54       	subi	r24, 0x40	; 64
    2120:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <LCD_Send_Commoand>

	}
}
    2124:	0f 90       	pop	r0
    2126:	0f 90       	pop	r0
    2128:	cf 91       	pop	r28
    212a:	df 91       	pop	r29
    212c:	08 95       	ret

0000212e <LCD_WriteNumber>:

void LCD_WriteNumber(u32 Number)
{
    212e:	0f 93       	push	r16
    2130:	1f 93       	push	r17
    2132:	df 93       	push	r29
    2134:	cf 93       	push	r28
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	60 97       	sbiw	r28, 0x10	; 16
    213c:	0f b6       	in	r0, 0x3f	; 63
    213e:	f8 94       	cli
    2140:	de bf       	out	0x3e, r29	; 62
    2142:	0f be       	out	0x3f, r0	; 63
    2144:	cd bf       	out	0x3d, r28	; 61
    2146:	6d 87       	std	Y+13, r22	; 0x0d
    2148:	7e 87       	std	Y+14, r23	; 0x0e
    214a:	8f 87       	std	Y+15, r24	; 0x0f
    214c:	98 8b       	std	Y+16, r25	; 0x10
	u8 i=0,arr[10],j;
    214e:	1a 82       	std	Y+2, r1	; 0x02
	if(Number==0)
    2150:	8d 85       	ldd	r24, Y+13	; 0x0d
    2152:	9e 85       	ldd	r25, Y+14	; 0x0e
    2154:	af 85       	ldd	r26, Y+15	; 0x0f
    2156:	b8 89       	ldd	r27, Y+16	; 0x10
    2158:	00 97       	sbiw	r24, 0x00	; 0
    215a:	a1 05       	cpc	r26, r1
    215c:	b1 05       	cpc	r27, r1
    215e:	91 f5       	brne	.+100    	; 0x21c4 <LCD_WriteNumber+0x96>
	LCD_Send_Data('0');
    2160:	80 e3       	ldi	r24, 0x30	; 48
    2162:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <LCD_Send_Data>
    2166:	4d c0       	rjmp	.+154    	; 0x2202 <LCD_WriteNumber+0xd4>
	else{
			while(Number)
			{
				arr[i]=Number%10+'0';
    2168:	8a 81       	ldd	r24, Y+2	; 0x02
    216a:	08 2f       	mov	r16, r24
    216c:	10 e0       	ldi	r17, 0x00	; 0
    216e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2170:	9e 85       	ldd	r25, Y+14	; 0x0e
    2172:	af 85       	ldd	r26, Y+15	; 0x0f
    2174:	b8 89       	ldd	r27, Y+16	; 0x10
    2176:	2a e0       	ldi	r18, 0x0A	; 10
    2178:	30 e0       	ldi	r19, 0x00	; 0
    217a:	40 e0       	ldi	r20, 0x00	; 0
    217c:	50 e0       	ldi	r21, 0x00	; 0
    217e:	bc 01       	movw	r22, r24
    2180:	cd 01       	movw	r24, r26
    2182:	0e 94 4a 13 	call	0x2694	; 0x2694 <__udivmodsi4>
    2186:	dc 01       	movw	r26, r24
    2188:	cb 01       	movw	r24, r22
    218a:	28 2f       	mov	r18, r24
    218c:	20 5d       	subi	r18, 0xD0	; 208
    218e:	ce 01       	movw	r24, r28
    2190:	03 96       	adiw	r24, 0x03	; 3
    2192:	fc 01       	movw	r30, r24
    2194:	e0 0f       	add	r30, r16
    2196:	f1 1f       	adc	r31, r17
    2198:	20 83       	st	Z, r18
				Number/=10;
    219a:	8d 85       	ldd	r24, Y+13	; 0x0d
    219c:	9e 85       	ldd	r25, Y+14	; 0x0e
    219e:	af 85       	ldd	r26, Y+15	; 0x0f
    21a0:	b8 89       	ldd	r27, Y+16	; 0x10
    21a2:	2a e0       	ldi	r18, 0x0A	; 10
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	40 e0       	ldi	r20, 0x00	; 0
    21a8:	50 e0       	ldi	r21, 0x00	; 0
    21aa:	bc 01       	movw	r22, r24
    21ac:	cd 01       	movw	r24, r26
    21ae:	0e 94 4a 13 	call	0x2694	; 0x2694 <__udivmodsi4>
    21b2:	da 01       	movw	r26, r20
    21b4:	c9 01       	movw	r24, r18
    21b6:	8d 87       	std	Y+13, r24	; 0x0d
    21b8:	9e 87       	std	Y+14, r25	; 0x0e
    21ba:	af 87       	std	Y+15, r26	; 0x0f
    21bc:	b8 8b       	std	Y+16, r27	; 0x10
				i++;
    21be:	8a 81       	ldd	r24, Y+2	; 0x02
    21c0:	8f 5f       	subi	r24, 0xFF	; 255
    21c2:	8a 83       	std	Y+2, r24	; 0x02
{
	u8 i=0,arr[10],j;
	if(Number==0)
	LCD_Send_Data('0');
	else{
			while(Number)
    21c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    21c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    21c8:	af 85       	ldd	r26, Y+15	; 0x0f
    21ca:	b8 89       	ldd	r27, Y+16	; 0x10
    21cc:	00 97       	sbiw	r24, 0x00	; 0
    21ce:	a1 05       	cpc	r26, r1
    21d0:	b1 05       	cpc	r27, r1
    21d2:	51 f6       	brne	.-108    	; 0x2168 <LCD_WriteNumber+0x3a>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    21d4:	8a 81       	ldd	r24, Y+2	; 0x02
    21d6:	89 83       	std	Y+1, r24	; 0x01
    21d8:	11 c0       	rjmp	.+34     	; 0x21fc <LCD_WriteNumber+0xce>
			{
				LCD_Send_Data(arr[j-1]);
    21da:	89 81       	ldd	r24, Y+1	; 0x01
    21dc:	88 2f       	mov	r24, r24
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	9c 01       	movw	r18, r24
    21e2:	21 50       	subi	r18, 0x01	; 1
    21e4:	30 40       	sbci	r19, 0x00	; 0
    21e6:	ce 01       	movw	r24, r28
    21e8:	03 96       	adiw	r24, 0x03	; 3
    21ea:	fc 01       	movw	r30, r24
    21ec:	e2 0f       	add	r30, r18
    21ee:	f3 1f       	adc	r31, r19
    21f0:	80 81       	ld	r24, Z
    21f2:	0e 94 7e 0d 	call	0x1afc	; 0x1afc <LCD_Send_Data>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    21f6:	89 81       	ldd	r24, Y+1	; 0x01
    21f8:	81 50       	subi	r24, 0x01	; 1
    21fa:	89 83       	std	Y+1, r24	; 0x01
    21fc:	89 81       	ldd	r24, Y+1	; 0x01
    21fe:	88 23       	and	r24, r24
    2200:	61 f7       	brne	.-40     	; 0x21da <LCD_WriteNumber+0xac>
			{
				LCD_Send_Data(arr[j-1]);
			}
	   }
}
    2202:	60 96       	adiw	r28, 0x10	; 16
    2204:	0f b6       	in	r0, 0x3f	; 63
    2206:	f8 94       	cli
    2208:	de bf       	out	0x3e, r29	; 62
    220a:	0f be       	out	0x3f, r0	; 63
    220c:	cd bf       	out	0x3d, r28	; 61
    220e:	cf 91       	pop	r28
    2210:	df 91       	pop	r29
    2212:	1f 91       	pop	r17
    2214:	0f 91       	pop	r16
    2216:	08 95       	ret

00002218 <Timer0_init>:

/*****************************************************************************************
 * Implementation
 *
 ****************************************************************************************/
void Timer0_init (Timer0_Mode Mode , Timer0_Prescaler Scaler, OC0_Mode mode){
    2218:	df 93       	push	r29
    221a:	cf 93       	push	r28
    221c:	cd b7       	in	r28, 0x3d	; 61
    221e:	de b7       	in	r29, 0x3e	; 62
    2220:	27 97       	sbiw	r28, 0x07	; 7
    2222:	0f b6       	in	r0, 0x3f	; 63
    2224:	f8 94       	cli
    2226:	de bf       	out	0x3e, r29	; 62
    2228:	0f be       	out	0x3f, r0	; 63
    222a:	cd bf       	out	0x3d, r28	; 61
    222c:	89 83       	std	Y+1, r24	; 0x01
    222e:	6a 83       	std	Y+2, r22	; 0x02
    2230:	4b 83       	std	Y+3, r20	; 0x03

	switch (Mode){
    2232:	89 81       	ldd	r24, Y+1	; 0x01
    2234:	28 2f       	mov	r18, r24
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	3f 83       	std	Y+7, r19	; 0x07
    223a:	2e 83       	std	Y+6, r18	; 0x06
    223c:	8e 81       	ldd	r24, Y+6	; 0x06
    223e:	9f 81       	ldd	r25, Y+7	; 0x07
    2240:	81 30       	cpi	r24, 0x01	; 1
    2242:	91 05       	cpc	r25, r1
    2244:	21 f1       	breq	.+72     	; 0x228e <Timer0_init+0x76>
    2246:	2e 81       	ldd	r18, Y+6	; 0x06
    2248:	3f 81       	ldd	r19, Y+7	; 0x07
    224a:	22 30       	cpi	r18, 0x02	; 2
    224c:	31 05       	cpc	r19, r1
    224e:	2c f4       	brge	.+10     	; 0x225a <Timer0_init+0x42>
    2250:	8e 81       	ldd	r24, Y+6	; 0x06
    2252:	9f 81       	ldd	r25, Y+7	; 0x07
    2254:	00 97       	sbiw	r24, 0x00	; 0
    2256:	61 f0       	breq	.+24     	; 0x2270 <Timer0_init+0x58>
    2258:	46 c0       	rjmp	.+140    	; 0x22e6 <Timer0_init+0xce>
    225a:	2e 81       	ldd	r18, Y+6	; 0x06
    225c:	3f 81       	ldd	r19, Y+7	; 0x07
    225e:	22 30       	cpi	r18, 0x02	; 2
    2260:	31 05       	cpc	r19, r1
    2262:	21 f1       	breq	.+72     	; 0x22ac <Timer0_init+0x94>
    2264:	8e 81       	ldd	r24, Y+6	; 0x06
    2266:	9f 81       	ldd	r25, Y+7	; 0x07
    2268:	83 30       	cpi	r24, 0x03	; 3
    226a:	91 05       	cpc	r25, r1
    226c:	71 f1       	breq	.+92     	; 0x22ca <Timer0_init+0xb2>
    226e:	3b c0       	rjmp	.+118    	; 0x22e6 <Timer0_init+0xce>

	case Timer0_NormalMode :

		Clear_Bit(Timer0_TCCR0,WGM00);
    2270:	a3 e5       	ldi	r26, 0x53	; 83
    2272:	b0 e0       	ldi	r27, 0x00	; 0
    2274:	e3 e5       	ldi	r30, 0x53	; 83
    2276:	f0 e0       	ldi	r31, 0x00	; 0
    2278:	80 81       	ld	r24, Z
    227a:	8f 7b       	andi	r24, 0xBF	; 191
    227c:	8c 93       	st	X, r24
		Clear_Bit(Timer0_TCCR0, WGM01);
    227e:	a3 e5       	ldi	r26, 0x53	; 83
    2280:	b0 e0       	ldi	r27, 0x00	; 0
    2282:	e3 e5       	ldi	r30, 0x53	; 83
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	80 81       	ld	r24, Z
    2288:	87 7f       	andi	r24, 0xF7	; 247
    228a:	8c 93       	st	X, r24
    228c:	2c c0       	rjmp	.+88     	; 0x22e6 <Timer0_init+0xce>

		break ;

	case Timer0_PWM_PhaseCorrect :

		Set_Bit(Timer0_TCCR0 , WGM00);
    228e:	a3 e5       	ldi	r26, 0x53	; 83
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e3 e5       	ldi	r30, 0x53	; 83
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	80 81       	ld	r24, Z
    2298:	80 64       	ori	r24, 0x40	; 64
    229a:	8c 93       	st	X, r24
		Clear_Bit(Timer0_TCCR0, WGM01);
    229c:	a3 e5       	ldi	r26, 0x53	; 83
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	e3 e5       	ldi	r30, 0x53	; 83
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	80 81       	ld	r24, Z
    22a6:	87 7f       	andi	r24, 0xF7	; 247
    22a8:	8c 93       	st	X, r24
    22aa:	1d c0       	rjmp	.+58     	; 0x22e6 <Timer0_init+0xce>

		break;

	case Timer0_CTC :

		Clear_Bit(Timer0_TCCR0 , WGM00);
    22ac:	a3 e5       	ldi	r26, 0x53	; 83
    22ae:	b0 e0       	ldi	r27, 0x00	; 0
    22b0:	e3 e5       	ldi	r30, 0x53	; 83
    22b2:	f0 e0       	ldi	r31, 0x00	; 0
    22b4:	80 81       	ld	r24, Z
    22b6:	8f 7b       	andi	r24, 0xBF	; 191
    22b8:	8c 93       	st	X, r24
		Set_Bit(Timer0_TCCR0 , WGM01);
    22ba:	a3 e5       	ldi	r26, 0x53	; 83
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	e3 e5       	ldi	r30, 0x53	; 83
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	80 81       	ld	r24, Z
    22c4:	88 60       	ori	r24, 0x08	; 8
    22c6:	8c 93       	st	X, r24
    22c8:	0e c0       	rjmp	.+28     	; 0x22e6 <Timer0_init+0xce>

		break;

	case Timer0_FastPWM :

		 Set_Bit(Timer0_TCCR0 , WGM00);
    22ca:	a3 e5       	ldi	r26, 0x53	; 83
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	e3 e5       	ldi	r30, 0x53	; 83
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	80 64       	ori	r24, 0x40	; 64
    22d6:	8c 93       	st	X, r24
		 Set_Bit(Timer0_TCCR0 , WGM01);
    22d8:	a3 e5       	ldi	r26, 0x53	; 83
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	e3 e5       	ldi	r30, 0x53	; 83
    22de:	f0 e0       	ldi	r31, 0x00	; 0
    22e0:	80 81       	ld	r24, Z
    22e2:	88 60       	ori	r24, 0x08	; 8
    22e4:	8c 93       	st	X, r24

		break ;
	}
	/**Setting the Pre-scaler of the Clk**/

	Timer0_TCCR0 &= 0xF8;
    22e6:	a3 e5       	ldi	r26, 0x53	; 83
    22e8:	b0 e0       	ldi	r27, 0x00	; 0
    22ea:	e3 e5       	ldi	r30, 0x53	; 83
    22ec:	f0 e0       	ldi	r31, 0x00	; 0
    22ee:	80 81       	ld	r24, Z
    22f0:	88 7f       	andi	r24, 0xF8	; 248
    22f2:	8c 93       	st	X, r24
	Timer0_TCCR0 |= Scaler;
    22f4:	a3 e5       	ldi	r26, 0x53	; 83
    22f6:	b0 e0       	ldi	r27, 0x00	; 0
    22f8:	e3 e5       	ldi	r30, 0x53	; 83
    22fa:	f0 e0       	ldi	r31, 0x00	; 0
    22fc:	90 81       	ld	r25, Z
    22fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2300:	89 2b       	or	r24, r25
    2302:	8c 93       	st	X, r24

	switch (mode) {
    2304:	8b 81       	ldd	r24, Y+3	; 0x03
    2306:	28 2f       	mov	r18, r24
    2308:	30 e0       	ldi	r19, 0x00	; 0
    230a:	3d 83       	std	Y+5, r19	; 0x05
    230c:	2c 83       	std	Y+4, r18	; 0x04
    230e:	8c 81       	ldd	r24, Y+4	; 0x04
    2310:	9d 81       	ldd	r25, Y+5	; 0x05
    2312:	81 30       	cpi	r24, 0x01	; 1
    2314:	91 05       	cpc	r25, r1
    2316:	21 f1       	breq	.+72     	; 0x2360 <Timer0_init+0x148>
    2318:	2c 81       	ldd	r18, Y+4	; 0x04
    231a:	3d 81       	ldd	r19, Y+5	; 0x05
    231c:	22 30       	cpi	r18, 0x02	; 2
    231e:	31 05       	cpc	r19, r1
    2320:	2c f4       	brge	.+10     	; 0x232c <Timer0_init+0x114>
    2322:	8c 81       	ldd	r24, Y+4	; 0x04
    2324:	9d 81       	ldd	r25, Y+5	; 0x05
    2326:	00 97       	sbiw	r24, 0x00	; 0
    2328:	61 f0       	breq	.+24     	; 0x2342 <Timer0_init+0x12a>
    232a:	46 c0       	rjmp	.+140    	; 0x23b8 <Timer0_init+0x1a0>
    232c:	2c 81       	ldd	r18, Y+4	; 0x04
    232e:	3d 81       	ldd	r19, Y+5	; 0x05
    2330:	22 30       	cpi	r18, 0x02	; 2
    2332:	31 05       	cpc	r19, r1
    2334:	21 f1       	breq	.+72     	; 0x237e <Timer0_init+0x166>
    2336:	8c 81       	ldd	r24, Y+4	; 0x04
    2338:	9d 81       	ldd	r25, Y+5	; 0x05
    233a:	83 30       	cpi	r24, 0x03	; 3
    233c:	91 05       	cpc	r25, r1
    233e:	71 f1       	breq	.+92     	; 0x239c <Timer0_init+0x184>
    2340:	3b c0       	rjmp	.+118    	; 0x23b8 <Timer0_init+0x1a0>

	case OC0_Disconnected:

		Clear_Bit(Timer0_TCCR0 , COM00);
    2342:	a3 e5       	ldi	r26, 0x53	; 83
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	e3 e5       	ldi	r30, 0x53	; 83
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	8f 7e       	andi	r24, 0xEF	; 239
    234e:	8c 93       	st	X, r24
		Clear_Bit(Timer0_TCCR0 , COM01);
    2350:	a3 e5       	ldi	r26, 0x53	; 83
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	e3 e5       	ldi	r30, 0x53	; 83
    2356:	f0 e0       	ldi	r31, 0x00	; 0
    2358:	80 81       	ld	r24, Z
    235a:	8f 7d       	andi	r24, 0xDF	; 223
    235c:	8c 93       	st	X, r24
    235e:	2c c0       	rjmp	.+88     	; 0x23b8 <Timer0_init+0x1a0>

		break;

	case Toggle_OC0 :

		Set_Bit(Timer0_TCCR0 , COM00);
    2360:	a3 e5       	ldi	r26, 0x53	; 83
    2362:	b0 e0       	ldi	r27, 0x00	; 0
    2364:	e3 e5       	ldi	r30, 0x53	; 83
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	80 81       	ld	r24, Z
    236a:	80 61       	ori	r24, 0x10	; 16
    236c:	8c 93       	st	X, r24
		Clear_Bit(Timer0_TCCR0 , COM01);
    236e:	a3 e5       	ldi	r26, 0x53	; 83
    2370:	b0 e0       	ldi	r27, 0x00	; 0
    2372:	e3 e5       	ldi	r30, 0x53	; 83
    2374:	f0 e0       	ldi	r31, 0x00	; 0
    2376:	80 81       	ld	r24, Z
    2378:	8f 7d       	andi	r24, 0xDF	; 223
    237a:	8c 93       	st	X, r24
    237c:	1d c0       	rjmp	.+58     	; 0x23b8 <Timer0_init+0x1a0>

		break ;

	case NonInverting_OC0 :

		Clear_Bit(Timer0_TCCR0 , COM00);
    237e:	a3 e5       	ldi	r26, 0x53	; 83
    2380:	b0 e0       	ldi	r27, 0x00	; 0
    2382:	e3 e5       	ldi	r30, 0x53	; 83
    2384:	f0 e0       	ldi	r31, 0x00	; 0
    2386:	80 81       	ld	r24, Z
    2388:	8f 7e       	andi	r24, 0xEF	; 239
    238a:	8c 93       	st	X, r24
		Set_Bit(Timer0_TCCR0 , COM01);
    238c:	a3 e5       	ldi	r26, 0x53	; 83
    238e:	b0 e0       	ldi	r27, 0x00	; 0
    2390:	e3 e5       	ldi	r30, 0x53	; 83
    2392:	f0 e0       	ldi	r31, 0x00	; 0
    2394:	80 81       	ld	r24, Z
    2396:	80 62       	ori	r24, 0x20	; 32
    2398:	8c 93       	st	X, r24
    239a:	0e c0       	rjmp	.+28     	; 0x23b8 <Timer0_init+0x1a0>

		break;

	case Inverting_OC0 :

		Set_Bit(Timer0_TCCR0 , COM00);
    239c:	a3 e5       	ldi	r26, 0x53	; 83
    239e:	b0 e0       	ldi	r27, 0x00	; 0
    23a0:	e3 e5       	ldi	r30, 0x53	; 83
    23a2:	f0 e0       	ldi	r31, 0x00	; 0
    23a4:	80 81       	ld	r24, Z
    23a6:	80 61       	ori	r24, 0x10	; 16
    23a8:	8c 93       	st	X, r24
		Set_Bit(Timer0_TCCR0 , COM01);
    23aa:	a3 e5       	ldi	r26, 0x53	; 83
    23ac:	b0 e0       	ldi	r27, 0x00	; 0
    23ae:	e3 e5       	ldi	r30, 0x53	; 83
    23b0:	f0 e0       	ldi	r31, 0x00	; 0
    23b2:	80 81       	ld	r24, Z
    23b4:	80 62       	ori	r24, 0x20	; 32
    23b6:	8c 93       	st	X, r24

		break;
	}
}
    23b8:	27 96       	adiw	r28, 0x07	; 7
    23ba:	0f b6       	in	r0, 0x3f	; 63
    23bc:	f8 94       	cli
    23be:	de bf       	out	0x3e, r29	; 62
    23c0:	0f be       	out	0x3f, r0	; 63
    23c2:	cd bf       	out	0x3d, r28	; 61
    23c4:	cf 91       	pop	r28
    23c6:	df 91       	pop	r29
    23c8:	08 95       	ret

000023ca <Timer0_OVF_Enable>:

void Timer0_OVF_Enable (void){
    23ca:	df 93       	push	r29
    23cc:	cf 93       	push	r28
    23ce:	cd b7       	in	r28, 0x3d	; 61
    23d0:	de b7       	in	r29, 0x3e	; 62

	Set_Bit(Timer0_TIMSK , Timer0_TOIE0);
    23d2:	a9 e5       	ldi	r26, 0x59	; 89
    23d4:	b0 e0       	ldi	r27, 0x00	; 0
    23d6:	e9 e5       	ldi	r30, 0x59	; 89
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	80 81       	ld	r24, Z
    23dc:	81 60       	ori	r24, 0x01	; 1
    23de:	8c 93       	st	X, r24
}
    23e0:	cf 91       	pop	r28
    23e2:	df 91       	pop	r29
    23e4:	08 95       	ret

000023e6 <Timer0_OVF_Disable>:

void Timer0_OVF_Disable (void){
    23e6:	df 93       	push	r29
    23e8:	cf 93       	push	r28
    23ea:	cd b7       	in	r28, 0x3d	; 61
    23ec:	de b7       	in	r29, 0x3e	; 62

	Clear_Bit(Timer0_TIMSK , Timer0_TOIE0);
    23ee:	a9 e5       	ldi	r26, 0x59	; 89
    23f0:	b0 e0       	ldi	r27, 0x00	; 0
    23f2:	e9 e5       	ldi	r30, 0x59	; 89
    23f4:	f0 e0       	ldi	r31, 0x00	; 0
    23f6:	80 81       	ld	r24, Z
    23f8:	8e 7f       	andi	r24, 0xFE	; 254
    23fa:	8c 93       	st	X, r24
}
    23fc:	cf 91       	pop	r28
    23fe:	df 91       	pop	r29
    2400:	08 95       	ret

00002402 <Timer0_OC_Enable>:

void Timer0_OC_Enable (void){
    2402:	df 93       	push	r29
    2404:	cf 93       	push	r28
    2406:	cd b7       	in	r28, 0x3d	; 61
    2408:	de b7       	in	r29, 0x3e	; 62

	Set_Bit(Timer0_TIMSK , Timer0_OCIE0);
    240a:	a9 e5       	ldi	r26, 0x59	; 89
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e9 e5       	ldi	r30, 0x59	; 89
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	80 81       	ld	r24, Z
    2414:	82 60       	ori	r24, 0x02	; 2
    2416:	8c 93       	st	X, r24

}
    2418:	cf 91       	pop	r28
    241a:	df 91       	pop	r29
    241c:	08 95       	ret

0000241e <Timer0_OC_Disable>:

void Timer0_OC_Disable (void){
    241e:	df 93       	push	r29
    2420:	cf 93       	push	r28
    2422:	cd b7       	in	r28, 0x3d	; 61
    2424:	de b7       	in	r29, 0x3e	; 62

	Clear_Bit(Timer0_TIMSK , Timer0_OCIE0);
    2426:	a9 e5       	ldi	r26, 0x59	; 89
    2428:	b0 e0       	ldi	r27, 0x00	; 0
    242a:	e9 e5       	ldi	r30, 0x59	; 89
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	80 81       	ld	r24, Z
    2430:	8d 7f       	andi	r24, 0xFD	; 253
    2432:	8c 93       	st	X, r24

}
    2434:	cf 91       	pop	r28
    2436:	df 91       	pop	r29
    2438:	08 95       	ret

0000243a <Timer0_OVF_Callback>:
/********************************************************************************************
 * Callback Functions
 ********************************************************************************************/
void Timer0_OVF_Callback (void (* Local_PTR)(void ) ){
    243a:	df 93       	push	r29
    243c:	cf 93       	push	r28
    243e:	00 d0       	rcall	.+0      	; 0x2440 <Timer0_OVF_Callback+0x6>
    2440:	cd b7       	in	r28, 0x3d	; 61
    2442:	de b7       	in	r29, 0x3e	; 62
    2444:	9a 83       	std	Y+2, r25	; 0x02
    2446:	89 83       	std	Y+1, r24	; 0x01

	Timer0_OVF = Local_PTR;
    2448:	89 81       	ldd	r24, Y+1	; 0x01
    244a:	9a 81       	ldd	r25, Y+2	; 0x02
    244c:	90 93 73 00 	sts	0x0073, r25
    2450:	80 93 72 00 	sts	0x0072, r24
}
    2454:	0f 90       	pop	r0
    2456:	0f 90       	pop	r0
    2458:	cf 91       	pop	r28
    245a:	df 91       	pop	r29
    245c:	08 95       	ret

0000245e <Timer0_OC_CallBack>:

void Timer0_OC_CallBack (void (* Local_PTR)(void)) {
    245e:	df 93       	push	r29
    2460:	cf 93       	push	r28
    2462:	00 d0       	rcall	.+0      	; 0x2464 <Timer0_OC_CallBack+0x6>
    2464:	cd b7       	in	r28, 0x3d	; 61
    2466:	de b7       	in	r29, 0x3e	; 62
    2468:	9a 83       	std	Y+2, r25	; 0x02
    246a:	89 83       	std	Y+1, r24	; 0x01

	Timer0_OC = Local_PTR;
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	9a 81       	ldd	r25, Y+2	; 0x02
    2470:	90 93 75 00 	sts	0x0075, r25
    2474:	80 93 74 00 	sts	0x0074, r24
}
    2478:	0f 90       	pop	r0
    247a:	0f 90       	pop	r0
    247c:	cf 91       	pop	r28
    247e:	df 91       	pop	r29
    2480:	08 95       	ret

00002482 <__vector_11>:
 * Timer0 ISR
 *********************************************************************************************/


void __vector_11(void)__attribute__((signal));
void __vector_11(){
    2482:	1f 92       	push	r1
    2484:	0f 92       	push	r0
    2486:	0f b6       	in	r0, 0x3f	; 63
    2488:	0f 92       	push	r0
    248a:	11 24       	eor	r1, r1
    248c:	2f 93       	push	r18
    248e:	3f 93       	push	r19
    2490:	4f 93       	push	r20
    2492:	5f 93       	push	r21
    2494:	6f 93       	push	r22
    2496:	7f 93       	push	r23
    2498:	8f 93       	push	r24
    249a:	9f 93       	push	r25
    249c:	af 93       	push	r26
    249e:	bf 93       	push	r27
    24a0:	ef 93       	push	r30
    24a2:	ff 93       	push	r31
    24a4:	df 93       	push	r29
    24a6:	cf 93       	push	r28
    24a8:	cd b7       	in	r28, 0x3d	; 61
    24aa:	de b7       	in	r29, 0x3e	; 62

	if (Timer0_OVF != Null){
    24ac:	80 91 72 00 	lds	r24, 0x0072
    24b0:	90 91 73 00 	lds	r25, 0x0073
    24b4:	00 97       	sbiw	r24, 0x00	; 0
    24b6:	29 f0       	breq	.+10     	; 0x24c2 <__vector_11+0x40>

		Timer0_OVF ();
    24b8:	e0 91 72 00 	lds	r30, 0x0072
    24bc:	f0 91 73 00 	lds	r31, 0x0073
    24c0:	09 95       	icall
	}
	}
    24c2:	cf 91       	pop	r28
    24c4:	df 91       	pop	r29
    24c6:	ff 91       	pop	r31
    24c8:	ef 91       	pop	r30
    24ca:	bf 91       	pop	r27
    24cc:	af 91       	pop	r26
    24ce:	9f 91       	pop	r25
    24d0:	8f 91       	pop	r24
    24d2:	7f 91       	pop	r23
    24d4:	6f 91       	pop	r22
    24d6:	5f 91       	pop	r21
    24d8:	4f 91       	pop	r20
    24da:	3f 91       	pop	r19
    24dc:	2f 91       	pop	r18
    24de:	0f 90       	pop	r0
    24e0:	0f be       	out	0x3f, r0	; 63
    24e2:	0f 90       	pop	r0
    24e4:	1f 90       	pop	r1
    24e6:	18 95       	reti

000024e8 <__vector_10>:

void __vector_10(void)__attribute__((signal));
void __vector_10(){
    24e8:	1f 92       	push	r1
    24ea:	0f 92       	push	r0
    24ec:	0f b6       	in	r0, 0x3f	; 63
    24ee:	0f 92       	push	r0
    24f0:	11 24       	eor	r1, r1
    24f2:	2f 93       	push	r18
    24f4:	3f 93       	push	r19
    24f6:	4f 93       	push	r20
    24f8:	5f 93       	push	r21
    24fa:	6f 93       	push	r22
    24fc:	7f 93       	push	r23
    24fe:	8f 93       	push	r24
    2500:	9f 93       	push	r25
    2502:	af 93       	push	r26
    2504:	bf 93       	push	r27
    2506:	ef 93       	push	r30
    2508:	ff 93       	push	r31
    250a:	df 93       	push	r29
    250c:	cf 93       	push	r28
    250e:	cd b7       	in	r28, 0x3d	; 61
    2510:	de b7       	in	r29, 0x3e	; 62

	if (Timer0_OC!= Null){
    2512:	80 91 74 00 	lds	r24, 0x0074
    2516:	90 91 75 00 	lds	r25, 0x0075
    251a:	00 97       	sbiw	r24, 0x00	; 0
    251c:	29 f0       	breq	.+10     	; 0x2528 <__vector_10+0x40>

		Timer0_OC ();
    251e:	e0 91 74 00 	lds	r30, 0x0074
    2522:	f0 91 75 00 	lds	r31, 0x0075
    2526:	09 95       	icall
	}
	}
    2528:	cf 91       	pop	r28
    252a:	df 91       	pop	r29
    252c:	ff 91       	pop	r31
    252e:	ef 91       	pop	r30
    2530:	bf 91       	pop	r27
    2532:	af 91       	pop	r26
    2534:	9f 91       	pop	r25
    2536:	8f 91       	pop	r24
    2538:	7f 91       	pop	r23
    253a:	6f 91       	pop	r22
    253c:	5f 91       	pop	r21
    253e:	4f 91       	pop	r20
    2540:	3f 91       	pop	r19
    2542:	2f 91       	pop	r18
    2544:	0f 90       	pop	r0
    2546:	0f be       	out	0x3f, r0	; 63
    2548:	0f 90       	pop	r0
    254a:	1f 90       	pop	r1
    254c:	18 95       	reti

0000254e <Push_Button>:

/******************************************************************************************************
 *
 * ISR Function
 *****************************************************************************************************/
void Push_Button (void){
    254e:	df 93       	push	r29
    2550:	cf 93       	push	r28
    2552:	cd b7       	in	r28, 0x3d	; 61
    2554:	de b7       	in	r29, 0x3e	; 62

	static u8 Flag = 0;

	Flag ++;
    2556:	80 91 76 00 	lds	r24, 0x0076
    255a:	8f 5f       	subi	r24, 0xFF	; 255
    255c:	80 93 76 00 	sts	0x0076, r24

	if (Flag == 1){
    2560:	80 91 76 00 	lds	r24, 0x0076
    2564:	81 30       	cpi	r24, 0x01	; 1
    2566:	59 f4       	brne	.+22     	; 0x257e <Push_Button+0x30>
		Timer0_Counter = 0;
    2568:	10 92 78 00 	sts	0x0078, r1
    256c:	10 92 77 00 	sts	0x0077, r1
		Timer0_TCNT0 = 0 ;
    2570:	e2 e5       	ldi	r30, 0x52	; 82
    2572:	f0 e0       	ldi	r31, 0x00	; 0
    2574:	10 82       	st	Z, r1

		EXTI_SenseCTRL(Rising_Edge	, INT0);
    2576:	83 e0       	ldi	r24, 0x03	; 3
    2578:	66 e0       	ldi	r22, 0x06	; 6
    257a:	0e 94 12 0b 	call	0x1624	; 0x1624 <EXTI_SenseCTRL>

	}

	if (Flag == 2) {
    257e:	80 91 76 00 	lds	r24, 0x0076
    2582:	82 30       	cpi	r24, 0x02	; 2
    2584:	71 f5       	brne	.+92     	; 0x25e2 <Push_Button+0x94>
		EXTI_SenseCTRL(Falling_Edge	, INT0);
    2586:	82 e0       	ldi	r24, 0x02	; 2
    2588:	66 e0       	ldi	r22, 0x06	; 6
    258a:	0e 94 12 0b 	call	0x1624	; 0x1624 <EXTI_SenseCTRL>
		Timer = (Timer0_TCNT0 + ((u32) Timer0_Counter * 256)) /1000;
    258e:	e2 e5       	ldi	r30, 0x52	; 82
    2590:	f0 e0       	ldi	r31, 0x00	; 0
    2592:	80 81       	ld	r24, Z
    2594:	28 2f       	mov	r18, r24
    2596:	30 e0       	ldi	r19, 0x00	; 0
    2598:	40 e0       	ldi	r20, 0x00	; 0
    259a:	50 e0       	ldi	r21, 0x00	; 0
    259c:	80 91 77 00 	lds	r24, 0x0077
    25a0:	90 91 78 00 	lds	r25, 0x0078
    25a4:	cc 01       	movw	r24, r24
    25a6:	a0 e0       	ldi	r26, 0x00	; 0
    25a8:	b0 e0       	ldi	r27, 0x00	; 0
    25aa:	ba 2f       	mov	r27, r26
    25ac:	a9 2f       	mov	r26, r25
    25ae:	98 2f       	mov	r25, r24
    25b0:	88 27       	eor	r24, r24
    25b2:	82 0f       	add	r24, r18
    25b4:	93 1f       	adc	r25, r19
    25b6:	a4 1f       	adc	r26, r20
    25b8:	b5 1f       	adc	r27, r21
    25ba:	28 ee       	ldi	r18, 0xE8	; 232
    25bc:	33 e0       	ldi	r19, 0x03	; 3
    25be:	40 e0       	ldi	r20, 0x00	; 0
    25c0:	50 e0       	ldi	r21, 0x00	; 0
    25c2:	bc 01       	movw	r22, r24
    25c4:	cd 01       	movw	r24, r26
    25c6:	0e 94 4a 13 	call	0x2694	; 0x2694 <__udivmodsi4>
    25ca:	da 01       	movw	r26, r20
    25cc:	c9 01       	movw	r24, r18
    25ce:	80 93 79 00 	sts	0x0079, r24
    25d2:	90 93 7a 00 	sts	0x007A, r25
    25d6:	a0 93 7b 00 	sts	0x007B, r26
    25da:	b0 93 7c 00 	sts	0x007C, r27
		Flag = 0 ;
    25de:	10 92 76 00 	sts	0x0076, r1


	}


}
    25e2:	cf 91       	pop	r28
    25e4:	df 91       	pop	r29
    25e6:	08 95       	ret

000025e8 <Timer0_OVF>:

void Timer0_OVF (void ){
    25e8:	df 93       	push	r29
    25ea:	cf 93       	push	r28
    25ec:	cd b7       	in	r28, 0x3d	; 61
    25ee:	de b7       	in	r29, 0x3e	; 62

	Timer0_Counter ++;
    25f0:	80 91 77 00 	lds	r24, 0x0077
    25f4:	90 91 78 00 	lds	r25, 0x0078
    25f8:	01 96       	adiw	r24, 0x01	; 1
    25fa:	90 93 78 00 	sts	0x0078, r25
    25fe:	80 93 77 00 	sts	0x0077, r24

}
    2602:	cf 91       	pop	r28
    2604:	df 91       	pop	r29
    2606:	08 95       	ret

00002608 <main>:
int main (void){
    2608:	df 93       	push	r29
    260a:	cf 93       	push	r28
    260c:	cd b7       	in	r28, 0x3d	; 61
    260e:	de b7       	in	r29, 0x3e	; 62
	/*Timer0 Init */

	Dio_u8_SetPinDir(Group_A, PIN0, Dio_PinOutput);
    2610:	80 e0       	ldi	r24, 0x00	; 0
    2612:	60 e0       	ldi	r22, 0x00	; 0
    2614:	41 e0       	ldi	r20, 0x01	; 1
    2616:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>
	Dio_u8_SetPinDir(Group_B, PIN2, Dio_PinOutput);
    261a:	81 e0       	ldi	r24, 0x01	; 1
    261c:	62 e0       	ldi	r22, 0x02	; 2
    261e:	41 e0       	ldi	r20, 0x01	; 1
    2620:	0e 94 37 07 	call	0xe6e	; 0xe6e <Dio_u8_SetPinDir>

	Dio_Pullup(LCD_CTR_Port, PIN5);
    2624:	81 e0       	ldi	r24, 0x01	; 1
    2626:	65 e0       	ldi	r22, 0x05	; 5
    2628:	0e 94 43 0a 	call	0x1486	; 0x1486 <Dio_Pullup>
	Dio_Pullup(LCD_CTR_Port, PIN6);
    262c:	81 e0       	ldi	r24, 0x01	; 1
    262e:	66 e0       	ldi	r22, 0x06	; 6
    2630:	0e 94 43 0a 	call	0x1486	; 0x1486 <Dio_Pullup>
	Dio_Pullup(LCD_CTR_Port, PIN7);
    2634:	81 e0       	ldi	r24, 0x01	; 1
    2636:	67 e0       	ldi	r22, 0x07	; 7
    2638:	0e 94 43 0a 	call	0x1486	; 0x1486 <Dio_Pullup>

	Dio_Pullup(Group_D, PIN2);
    263c:	83 e0       	ldi	r24, 0x03	; 3
    263e:	62 e0       	ldi	r22, 0x02	; 2
    2640:	0e 94 43 0a 	call	0x1486	; 0x1486 <Dio_Pullup>




	/**************** Timer ************************/
	LCD_8_bit_Init();
    2644:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <LCD_8_bit_Init>
	Gobal_interrput_Enbale(); 										   // Enable Global Interrupt
    2648:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Gobal_interrput_Enbale>
	Timer0_OVF_Enable();										      // Compare Match Interrupt Enable
    264c:	0e 94 e5 11 	call	0x23ca	; 0x23ca <Timer0_OVF_Enable>

	Timer0_TCNT0 = 0; 											    //Start Counting from 56 , in order to OVF after 200 Reps
    2650:	e2 e5       	ldi	r30, 0x52	; 82
    2652:	f0 e0       	ldi	r31, 0x00	; 0
    2654:	10 82       	st	Z, r1
	Timer0_init( Timer0_NormalMode , _CLK8_, OC0_Disconnected);    // Init Timer0 Normal mode and F-cpu / 8 Pre-sacler
    2656:	80 e0       	ldi	r24, 0x00	; 0
    2658:	62 e0       	ldi	r22, 0x02	; 2
    265a:	40 e0       	ldi	r20, 0x00	; 0
    265c:	0e 94 0c 11 	call	0x2218	; 0x2218 <Timer0_init>
	Timer0_OVF_Callback(Timer0_OVF)	;													  // Pass the address of the function to the ISR
    2660:	84 ef       	ldi	r24, 0xF4	; 244
    2662:	92 e1       	ldi	r25, 0x12	; 18
    2664:	0e 94 1d 12 	call	0x243a	; 0x243a <Timer0_OVF_Callback>

	EXTI_Init(INT0);										   	 //Enable Interrupt INT0
    2668:	86 e0       	ldi	r24, 0x06	; 6
    266a:	0e 94 a0 0a 	call	0x1540	; 0x1540 <EXTI_Init>
	EXTI_SenseCTRL(Falling_Edge	, INT0);				    	// Choosing The sense CTRL
    266e:	82 e0       	ldi	r24, 0x02	; 2
    2670:	66 e0       	ldi	r22, 0x06	; 6
    2672:	0e 94 12 0b 	call	0x1624	; 0x1624 <EXTI_SenseCTRL>
	EXTI_Callback_INT(INT0, Push_Button);
    2676:	27 ea       	ldi	r18, 0xA7	; 167
    2678:	32 e1       	ldi	r19, 0x12	; 18
    267a:	86 e0       	ldi	r24, 0x06	; 6
    267c:	b9 01       	movw	r22, r18
    267e:	0e 94 a9 0b 	call	0x1752	; 0x1752 <EXTI_Callback_INT>
	LCD_postion(0, 0);
    2682:	80 e0       	ldi	r24, 0x00	; 0
    2684:	60 e0       	ldi	r22, 0x00	; 0
    2686:	0e 94 73 10 	call	0x20e6	; 0x20e6 <LCD_postion>
	LCD_Send_String("Tim");
    268a:	80 e6       	ldi	r24, 0x60	; 96
    268c:	90 e0       	ldi	r25, 0x00	; 0
    268e:	0e 94 4a 10 	call	0x2094	; 0x2094 <LCD_Send_String>
    2692:	ff cf       	rjmp	.-2      	; 0x2692 <main+0x8a>

00002694 <__udivmodsi4>:
    2694:	a1 e2       	ldi	r26, 0x21	; 33
    2696:	1a 2e       	mov	r1, r26
    2698:	aa 1b       	sub	r26, r26
    269a:	bb 1b       	sub	r27, r27
    269c:	fd 01       	movw	r30, r26
    269e:	0d c0       	rjmp	.+26     	; 0x26ba <__udivmodsi4_ep>

000026a0 <__udivmodsi4_loop>:
    26a0:	aa 1f       	adc	r26, r26
    26a2:	bb 1f       	adc	r27, r27
    26a4:	ee 1f       	adc	r30, r30
    26a6:	ff 1f       	adc	r31, r31
    26a8:	a2 17       	cp	r26, r18
    26aa:	b3 07       	cpc	r27, r19
    26ac:	e4 07       	cpc	r30, r20
    26ae:	f5 07       	cpc	r31, r21
    26b0:	20 f0       	brcs	.+8      	; 0x26ba <__udivmodsi4_ep>
    26b2:	a2 1b       	sub	r26, r18
    26b4:	b3 0b       	sbc	r27, r19
    26b6:	e4 0b       	sbc	r30, r20
    26b8:	f5 0b       	sbc	r31, r21

000026ba <__udivmodsi4_ep>:
    26ba:	66 1f       	adc	r22, r22
    26bc:	77 1f       	adc	r23, r23
    26be:	88 1f       	adc	r24, r24
    26c0:	99 1f       	adc	r25, r25
    26c2:	1a 94       	dec	r1
    26c4:	69 f7       	brne	.-38     	; 0x26a0 <__udivmodsi4_loop>
    26c6:	60 95       	com	r22
    26c8:	70 95       	com	r23
    26ca:	80 95       	com	r24
    26cc:	90 95       	com	r25
    26ce:	9b 01       	movw	r18, r22
    26d0:	ac 01       	movw	r20, r24
    26d2:	bd 01       	movw	r22, r26
    26d4:	cf 01       	movw	r24, r30
    26d6:	08 95       	ret

000026d8 <__prologue_saves__>:
    26d8:	2f 92       	push	r2
    26da:	3f 92       	push	r3
    26dc:	4f 92       	push	r4
    26de:	5f 92       	push	r5
    26e0:	6f 92       	push	r6
    26e2:	7f 92       	push	r7
    26e4:	8f 92       	push	r8
    26e6:	9f 92       	push	r9
    26e8:	af 92       	push	r10
    26ea:	bf 92       	push	r11
    26ec:	cf 92       	push	r12
    26ee:	df 92       	push	r13
    26f0:	ef 92       	push	r14
    26f2:	ff 92       	push	r15
    26f4:	0f 93       	push	r16
    26f6:	1f 93       	push	r17
    26f8:	cf 93       	push	r28
    26fa:	df 93       	push	r29
    26fc:	cd b7       	in	r28, 0x3d	; 61
    26fe:	de b7       	in	r29, 0x3e	; 62
    2700:	ca 1b       	sub	r28, r26
    2702:	db 0b       	sbc	r29, r27
    2704:	0f b6       	in	r0, 0x3f	; 63
    2706:	f8 94       	cli
    2708:	de bf       	out	0x3e, r29	; 62
    270a:	0f be       	out	0x3f, r0	; 63
    270c:	cd bf       	out	0x3d, r28	; 61
    270e:	09 94       	ijmp

00002710 <__epilogue_restores__>:
    2710:	2a 88       	ldd	r2, Y+18	; 0x12
    2712:	39 88       	ldd	r3, Y+17	; 0x11
    2714:	48 88       	ldd	r4, Y+16	; 0x10
    2716:	5f 84       	ldd	r5, Y+15	; 0x0f
    2718:	6e 84       	ldd	r6, Y+14	; 0x0e
    271a:	7d 84       	ldd	r7, Y+13	; 0x0d
    271c:	8c 84       	ldd	r8, Y+12	; 0x0c
    271e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2720:	aa 84       	ldd	r10, Y+10	; 0x0a
    2722:	b9 84       	ldd	r11, Y+9	; 0x09
    2724:	c8 84       	ldd	r12, Y+8	; 0x08
    2726:	df 80       	ldd	r13, Y+7	; 0x07
    2728:	ee 80       	ldd	r14, Y+6	; 0x06
    272a:	fd 80       	ldd	r15, Y+5	; 0x05
    272c:	0c 81       	ldd	r16, Y+4	; 0x04
    272e:	1b 81       	ldd	r17, Y+3	; 0x03
    2730:	aa 81       	ldd	r26, Y+2	; 0x02
    2732:	b9 81       	ldd	r27, Y+1	; 0x01
    2734:	ce 0f       	add	r28, r30
    2736:	d1 1d       	adc	r29, r1
    2738:	0f b6       	in	r0, 0x3f	; 63
    273a:	f8 94       	cli
    273c:	de bf       	out	0x3e, r29	; 62
    273e:	0f be       	out	0x3f, r0	; 63
    2740:	cd bf       	out	0x3d, r28	; 61
    2742:	ed 01       	movw	r28, r26
    2744:	08 95       	ret

00002746 <_exit>:
    2746:	f8 94       	cli

00002748 <__stop_program>:
    2748:	ff cf       	rjmp	.-2      	; 0x2748 <__stop_program>
