
Efinix Static Timing Analysis Report
Version: 2021.1.165 
Date: Tue Sep 28 21:59:45 2021

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.
 
Top-level Entity Name: level

SDC Filename: /home/vlad/Documents/level_project/constraint.sdc

Timing Model: C2
	temperature : 0C to 85C
	voltage : 1.1V +/-50mV
	speedgrade : 2
	technology : s40ll
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary 
   2. Clock Relationship Summary 
   3. Path Details for Max Critical Paths 
   4. Path Details for Min Critical Paths 
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
Clock Name      Period (ns)   Frequency (MHz)   Waveform   Source Clock Name
clk                20.000          50.000         {0.000 10.000}        clk

Maximum possible analyzed clocks frequency
Clock Name      Period (ns)   Frequency (MHz)   Edge
clk                17.693          56.519     (R-R)

Geomean max period: 17.693

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Launch Clock    Capture Clock    Constraint (ns)   Slack (ns)    Edge
clk              clk                  20.000         2.307     (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------


######################################################################
Path Detail Report (clk vs clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : level_inst/i2c_command_byte[0]~FF|CLK
Path End      : u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF|CE
Launch Clock  : clk (RISE)
Capture Clock : clk (RISE)
Slack         : 2.307  (required time - arrival time)
Delay         : 16.410

Logic Level : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 4.757
+ Clock To Q + Data Path Delay : 17.553
--------------------------------------------
End-of-path arrival time       : 22.310

Constraint                     : 20.000
+ Capture Clock Path Delay     : 4.757
- Clock Uncertainty            : 0.140
--------------------------------------------
End-of-path required time      : 24.617


Launch Clock Path
pin name                                 model name    delay (ns)   cumulative delay (ns)    pins on net   location
====================================================================================================================
 clk                                      inpad           0.000                  0.000           2          (78,85)
 clk                                      inpad           0.420                  0.420           2          (78,85)
 clk                                      io              0.000                  0.420           2          (78,85)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in                          gbuf_block      1.019                  1.439           2          (77,85)
 CLKBUF__0|I                              gbuf            3.318                  4.757           2          (77,85)
 CLKBUF__0|O                              gbuf            0.000                  4.757         194          (77,85)
 CLKBUF__0|clkout                         gbuf_block      0.000                  4.757         194          (77,85)
 level_inst/i2c_command_byte[0]~FF|CLK    ff              0.000                  4.757         194          (51,123)

Data Path
pin name                                                                                                   model name    delay (ns)   cumulative delay (ns)    pins on net   location
======================================================================================================================================================================================
 level_inst/i2c_command_byte[0]~FF|Q                                                                        ff               0.650                  0.650           8          (51,123)
 level_inst/i2c_command_byte[0]~FF|O_seq                                                                    eft              3.318                  3.969           8          (51,123)
   Routing elements:  
     Manhattan distance of X:0, Y:16
 LUT__712|I[1]                                                                                              eft              0.533                  4.501           8          (51,107)
 LUT__712|in[1]                                                                                             lut              0.000                  4.501           8          (51,107)
 LUT__712|out                                                                                               lut              0.000                  4.501           4          (51,107)
 LUT__712|O                                                                                                 eft              1.398                  5.899           4          (51,107)
   Routing elements:  
     Manhattan distance of X:2, Y:0
 LUT__783|I[1]                                                                                              eft              0.533                  6.432           4          (49,107)
 LUT__783|in[1]                                                                                             lut              0.000                  6.432           4          (49,107)
 LUT__783|out                                                                                               lut              0.000                  6.432           5          (49,107)
 LUT__783|O                                                                                                 eft              3.690                 10.122           5          (49,107)
   Routing elements:  
     Manhattan distance of X:20, Y:7
 LUT__971|I[2]                                                                                              eft              0.400                 10.521           5          (69,100)
 LUT__971|in[2]                                                                                             lut              0.000                 10.522           5          (69,100)
 LUT__971|out                                                                                               lut              0.000                 10.522           5          (69,100)
 LUT__971|O                                                                                                 eft              2.070                 12.592           5          (69,100)
   Routing elements:  
     Manhattan distance of X:20, Y:2
 LUT__972|I[3]                                                                                              eft              0.259                 12.851           5          (49,102)
 LUT__972|in[3]                                                                                             lut              0.000                 12.851           5          (49,102)
 LUT__972|out                                                                                               lut              0.000                 12.851           5          (49,102)
 LUT__972|O                                                                                                 eft              4.209                 17.060           5          (49,102)
   Routing elements:  
     Manhattan distance of X:0, Y:8
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF|CE    ff               0.493                 17.553           5          (49,94)

Capture Clock Path
pin name                                                                                                    model name    delay (ns)   cumulative delay (ns)    pins on net   location
=======================================================================================================================================================================================
 clk                                                                                                         inpad           0.000                  0.000           2          (78,85)
 clk                                                                                                         inpad           0.420                  0.420           2          (78,85)
 clk                                                                                                         io              0.000                  0.420           2          (78,85)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in                                                                                             gbuf_block      1.019                  1.439           2          (77,85)
 CLKBUF__0|I                                                                                                 gbuf            3.318                  4.757           2          (77,85)
 CLKBUF__0|O                                                                                                 gbuf            0.000                  4.757         194          (77,85)
 CLKBUF__0|clkout                                                                                            gbuf_block      0.000                  4.757         194          (77,85)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[4]~FF|CLK    ff              0.000                  4.757         194          (49,94)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------


######################################################################
Path Detail Report (clk vs clk)
######################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|CLK
Path End      : u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|D
Launch Clock  : clk (RISE)
Capture Clock : clk (RISE)
Slack         : 0.643  (arrival time - required time)
Delay         : 0.461

Logic Level : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.699
+ Clock To Q + Data Path Delay : 0.693
--------------------------------------------
End-of-path arrival time       : 2.392

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.699
+ Clock Uncertainty            : 0.050
--------------------------------------------
End-of-path required time      : 1.749


Launch Clock Path
pin name                                                                                                                               model name    delay (ns)   cumulative delay (ns)    pins on net   location
==================================================================================================================================================================================================================
 clk                                                                                                                                    inpad           0.000                  0.000           2          (78,85)
 clk                                                                                                                                    inpad           0.150                  0.150           2          (78,85)
 clk                                                                                                                                    io              0.000                  0.150           2          (78,85)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in                                                                                                                        gbuf_block      0.364                  0.514           2          (77,85)
 CLKBUF__0|I                                                                                                                            gbuf            1.185                  1.699           2          (77,85)
 CLKBUF__0|O                                                                                                                            gbuf            0.000                  1.699         194          (77,85)
 CLKBUF__0|clkout                                                                                                                       gbuf_block      0.000                  1.699         194          (77,85)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|CLK    ff              0.000                  1.699         194          (37,55)

Data Path
pin name                                                                                                                                 model name    delay (ns)   cumulative delay (ns)    pins on net   location
====================================================================================================================================================================================================================
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|Q        ff               0.232                  0.232           3          (37,55)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|O_seq    eft              0.368                  0.600           3          (37,55)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|I[3]     eft              0.093                  0.693           3          (37,55)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|in[3]    lut4             0.000                  0.693           3          (37,55)

Capture Clock Path
pin name                                                                                                                               model name    delay (ns)   cumulative delay (ns)    pins on net   location
==================================================================================================================================================================================================================
 clk                                                                                                                                    inpad           0.000                  0.000           2          (78,85)
 clk                                                                                                                                    inpad           0.150                  0.150           2          (78,85)
 clk                                                                                                                                    io              0.000                  0.150           2          (78,85)
   Routing elements:  
     Manhattan distance of X:1, Y:0
 CLKBUF__0|IO_in                                                                                                                        gbuf_block      0.364                  0.514           2          (77,85)
 CLKBUF__0|I                                                                                                                            gbuf            1.185                  1.699           2          (77,85)
 CLKBUF__0|O                                                                                                                            gbuf            0.000                  1.699         194          (77,85)
 CLKBUF__0|clkout                                                                                                                       gbuf_block      0.000                  1.699         194          (77,85)
 u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[0]~FF|CLK    ff              0.000                  1.699         194          (37,55)

---------- Path Details for Min Critical Paths (end) ---------------
