INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sources_1/new/twoBitSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullSubtractor
INFO: [VRFC 10-311] analyzing module twoBitSub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sim_1/new/testBenchSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchSub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
