Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RobinRound_behav xil_defaultlib.tb_RobinRound xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
<<<<<<< HEAD
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:930]
=======
>>>>>>> 85ae3f984b74babb4ff763c1b6a72a57b123bcf9
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_RobinRound
Compiling module xil_defaultlib.tb_RobinRound
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RobinRound_behav
