{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:17:04 2016 " "Info: Processing started: Tue Apr 05 11:17:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off Rca_16bit -c Rca_16bit " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off Rca_16bit -c Rca_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Info: Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Info: Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[10\] 0 " "Info: Pin \"output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[11\] 0 " "Info: Pin \"output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[12\] 0 " "Info: Pin \"output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[13\] 0 " "Info: Pin \"output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[14\] 0 " "Info: Pin \"output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[15\] 0 " "Info: Pin \"output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "carry 0 " "Info: Pin \"carry\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register ff_asyncrst_sign16bit:reg02\|Q\[0\] register ff_asyncrst_sign1bit:reg04\|Q 130.98 MHz 7.635 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 130.98 MHz between source register \"ff_asyncrst_sign16bit:reg02\|Q\[0\]\" and destination register \"ff_asyncrst_sign1bit:reg04\|Q\" (period= 7.635 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.424 ns + Longest register register " "Info: + Longest register to register delay is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg02\|Q\[0\] 1 REG LCFF_X19_Y12_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N31; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg02|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.437 ns) 0.921 ns full_adder_16bit:adder\|carry\[2\]~0 2 COMB LCCOMB_X19_Y12_N12 2 " "Info: 2: + IC(0.484 ns) + CELL(0.437 ns) = 0.921 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { ff_asyncrst_sign16bit:reg02|Q[0] full_adder_16bit:adder|carry[2]~0 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.326 ns full_adder_16bit:adder\|carry\[3\]~2 3 COMB LCCOMB_X19_Y12_N28 3 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 1.326 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 3; COMB Node = 'full_adder_16bit:adder\|carry\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { full_adder_16bit:adder|carry[2]~0 full_adder_16bit:adder|carry[3]~2 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.737 ns full_adder_16bit:adder\|carry\[5\]~5 4 COMB LCCOMB_X19_Y12_N0 1 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 1.737 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'full_adder_16bit:adder\|carry\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { full_adder_16bit:adder|carry[3]~2 full_adder_16bit:adder|carry[5]~5 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.137 ns full_adder_16bit:adder\|carry\[5\]~6 5 COMB LCCOMB_X19_Y12_N22 2 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 2.137 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { full_adder_16bit:adder|carry[5]~5 full_adder_16bit:adder|carry[5]~6 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.150 ns) 2.951 ns full_adder_16bit:adder\|carry\[6\]~7 6 COMB LCCOMB_X21_Y12_N30 2 " "Info: 6: + IC(0.664 ns) + CELL(0.150 ns) = 2.951 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[6\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { full_adder_16bit:adder|carry[5]~6 full_adder_16bit:adder|carry[6]~7 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.355 ns full_adder_16bit:adder\|carry\[7\]~9 7 COMB LCCOMB_X21_Y12_N8 2 " "Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 3.355 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { full_adder_16bit:adder|carry[6]~7 full_adder_16bit:adder|carry[7]~9 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.150 ns) 3.945 ns full_adder_16bit:adder\|carry\[8\]~10 8 COMB LCCOMB_X21_Y12_N18 2 " "Info: 8: + IC(0.440 ns) + CELL(0.150 ns) = 3.945 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { full_adder_16bit:adder|carry[7]~9 full_adder_16bit:adder|carry[8]~10 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 4.359 ns full_adder_16bit:adder\|carry\[9\]~12 9 COMB LCCOMB_X21_Y12_N12 2 " "Info: 9: + IC(0.264 ns) + CELL(0.150 ns) = 4.359 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[9\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { full_adder_16bit:adder|carry[8]~10 full_adder_16bit:adder|carry[9]~12 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 4.762 ns full_adder_16bit:adder\|carry\[10\]~13 10 COMB LCCOMB_X21_Y12_N14 2 " "Info: 10: + IC(0.253 ns) + CELL(0.150 ns) = 4.762 ns; Loc. = LCCOMB_X21_Y12_N14; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[10\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { full_adder_16bit:adder|carry[9]~12 full_adder_16bit:adder|carry[10]~13 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.150 ns) 5.314 ns full_adder_16bit:adder\|carry\[11\]~15 11 COMB LCCOMB_X21_Y12_N0 2 " "Info: 11: + IC(0.402 ns) + CELL(0.150 ns) = 5.314 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[11\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { full_adder_16bit:adder|carry[10]~13 full_adder_16bit:adder|carry[11]~15 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 5.721 ns full_adder_16bit:adder\|carry\[12\]~16 12 COMB LCCOMB_X21_Y12_N26 2 " "Info: 12: + IC(0.257 ns) + CELL(0.150 ns) = 5.721 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[12\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { full_adder_16bit:adder|carry[11]~15 full_adder_16bit:adder|carry[12]~16 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.124 ns full_adder_16bit:adder\|carry\[13\]~18 13 COMB LCCOMB_X21_Y12_N28 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.124 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[13\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { full_adder_16bit:adder|carry[12]~16 full_adder_16bit:adder|carry[13]~18 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 6.527 ns full_adder_16bit:adder\|carry\[14\]~19 14 COMB LCCOMB_X21_Y12_N22 2 " "Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 6.527 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|carry\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { full_adder_16bit:adder|carry[13]~18 full_adder_16bit:adder|carry[14]~19 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.938 ns full_adder_16bit:adder\|sum\[15\]~8 15 COMB LCCOMB_X21_Y12_N6 2 " "Info: 15: + IC(0.261 ns) + CELL(0.150 ns) = 6.938 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|sum\[15\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { full_adder_16bit:adder|carry[14]~19 full_adder_16bit:adder|sum[15]~8 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 7.340 ns to_reg04~0 16 COMB LCCOMB_X21_Y12_N20 1 " "Info: 16: + IC(0.252 ns) + CELL(0.150 ns) = 7.340 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'to_reg04~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { full_adder_16bit:adder|sum[15]~8 to_reg04~0 } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.424 ns ff_asyncrst_sign1bit:reg04\|Q 17 REG LCFF_X21_Y12_N21 1 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 7.424 ns; Loc. = LCFF_X21_Y12_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 35.30 % ) " "Info: Total cell delay = 2.621 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.803 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.803 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { ff_asyncrst_sign16bit:reg02|Q[0] full_adder_16bit:adder|carry[2]~0 full_adder_16bit:adder|carry[3]~2 full_adder_16bit:adder|carry[5]~5 full_adder_16bit:adder|carry[5]~6 full_adder_16bit:adder|carry[6]~7 full_adder_16bit:adder|carry[7]~9 full_adder_16bit:adder|carry[8]~10 full_adder_16bit:adder|carry[9]~12 full_adder_16bit:adder|carry[10]~13 full_adder_16bit:adder|carry[11]~15 full_adder_16bit:adder|carry[12]~16 full_adder_16bit:adder|carry[13]~18 full_adder_16bit:adder|carry[14]~19 full_adder_16bit:adder|sum[15]~8 to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { ff_asyncrst_sign16bit:reg02|Q[0] {} full_adder_16bit:adder|carry[2]~0 {} full_adder_16bit:adder|carry[3]~2 {} full_adder_16bit:adder|carry[5]~5 {} full_adder_16bit:adder|carry[5]~6 {} full_adder_16bit:adder|carry[6]~7 {} full_adder_16bit:adder|carry[7]~9 {} full_adder_16bit:adder|carry[8]~10 {} full_adder_16bit:adder|carry[9]~12 {} full_adder_16bit:adder|carry[10]~13 {} full_adder_16bit:adder|carry[11]~15 {} full_adder_16bit:adder|carry[12]~16 {} full_adder_16bit:adder|carry[13]~18 {} full_adder_16bit:adder|carry[14]~19 {} full_adder_16bit:adder|sum[15]~8 {} to_reg04~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.484ns 0.255ns 0.261ns 0.250ns 0.664ns 0.254ns 0.440ns 0.264ns 0.253ns 0.402ns 0.257ns 0.253ns 0.253ns 0.261ns 0.252ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.375 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 2.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns key\[1\] 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.537 ns) 2.375 ns ff_asyncrst_sign1bit:reg04\|Q 3 REG LCFF_X21_Y12_N21 1 " "Info: 3: + IC(0.727 ns) + CELL(0.537 ns) = 2.375 ns; Loc. = LCFF_X21_Y12_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.25 % ) " "Info: Total cell delay = 1.526 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.849 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.375 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.122ns 0.727ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.372 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 2.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns key\[1\] 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.537 ns) 2.372 ns ff_asyncrst_sign16bit:reg02\|Q\[0\] 3 REG LCFF_X19_Y12_N31 3 " "Info: 3: + IC(0.724 ns) + CELL(0.537 ns) = 2.372 ns; Loc. = LCFF_X19_Y12_N31; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.33 % ) " "Info: Total cell delay = 1.526 ns ( 64.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 35.67 % ) " "Info: Total interconnect delay = 0.846 ns ( 35.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[0] {} } { 0.000ns 0.000ns 0.122ns 0.724ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.375 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.122ns 0.727ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[0] {} } { 0.000ns 0.000ns 0.122ns 0.724ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { ff_asyncrst_sign16bit:reg02|Q[0] full_adder_16bit:adder|carry[2]~0 full_adder_16bit:adder|carry[3]~2 full_adder_16bit:adder|carry[5]~5 full_adder_16bit:adder|carry[5]~6 full_adder_16bit:adder|carry[6]~7 full_adder_16bit:adder|carry[7]~9 full_adder_16bit:adder|carry[8]~10 full_adder_16bit:adder|carry[9]~12 full_adder_16bit:adder|carry[10]~13 full_adder_16bit:adder|carry[11]~15 full_adder_16bit:adder|carry[12]~16 full_adder_16bit:adder|carry[13]~18 full_adder_16bit:adder|carry[14]~19 full_adder_16bit:adder|sum[15]~8 to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { ff_asyncrst_sign16bit:reg02|Q[0] {} full_adder_16bit:adder|carry[2]~0 {} full_adder_16bit:adder|carry[3]~2 {} full_adder_16bit:adder|carry[5]~5 {} full_adder_16bit:adder|carry[5]~6 {} full_adder_16bit:adder|carry[6]~7 {} full_adder_16bit:adder|carry[7]~9 {} full_adder_16bit:adder|carry[8]~10 {} full_adder_16bit:adder|carry[9]~12 {} full_adder_16bit:adder|carry[10]~13 {} full_adder_16bit:adder|carry[11]~15 {} full_adder_16bit:adder|carry[12]~16 {} full_adder_16bit:adder|carry[13]~18 {} full_adder_16bit:adder|carry[14]~19 {} full_adder_16bit:adder|sum[15]~8 {} to_reg04~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.484ns 0.255ns 0.261ns 0.250ns 0.664ns 0.254ns 0.440ns 0.264ns 0.253ns 0.402ns 0.257ns 0.253ns 0.253ns 0.261ns 0.252ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.375 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.122ns 0.727ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[0] {} } { 0.000ns 0.000ns 0.122ns 0.724ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff_asyncrst_sign16bit:reg01\|Q\[6\] sw\[22\] key\[1\] 4.615 ns register " "Info: tsu for register \"ff_asyncrst_sign16bit:reg01\|Q\[6\]\" (data pin = \"sw\[22\]\", clock pin = \"key\[1\]\") is 4.615 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.026 ns + Longest pin register " "Info: + Longest pin to register delay is 7.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns sw\[22\] 1 PIN PIN_135 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'sw\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[22] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.810 ns) + CELL(0.366 ns) 7.026 ns ff_asyncrst_sign16bit:reg01\|Q\[6\] 2 REG LCFF_X21_Y12_N9 3 " "Info: 2: + IC(5.810 ns) + CELL(0.366 ns) = 7.026 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { sw[22] ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 17.31 % ) " "Info: Total cell delay = 1.216 ns ( 17.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.810 ns ( 82.69 % ) " "Info: Total interconnect delay = 5.810 ns ( 82.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { sw[22] ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.026 ns" { sw[22] {} sw[22]~combout {} ff_asyncrst_sign16bit:reg01|Q[6] {} } { 0.000ns 0.000ns 5.810ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.375 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 2.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns key\[1\] 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.537 ns) 2.375 ns ff_asyncrst_sign16bit:reg01\|Q\[6\] 3 REG LCFF_X21_Y12_N9 3 " "Info: 3: + IC(0.727 ns) + CELL(0.537 ns) = 2.375 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.25 % ) " "Info: Total cell delay = 1.526 ns ( 64.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns ( 35.75 % ) " "Info: Total interconnect delay = 0.849 ns ( 35.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.375 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[6] {} } { 0.000ns 0.000ns 0.122ns 0.727ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { sw[22] ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.026 ns" { sw[22] {} sw[22]~combout {} ff_asyncrst_sign16bit:reg01|Q[6] {} } { 0.000ns 0.000ns 5.810ns } { 0.000ns 0.850ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.375 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[6] {} } { 0.000ns 0.000ns 0.122ns 0.727ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] output\[2\] ff_asyncrst_sign16bit:reg03\|Q\[2\] 7.372 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"output\[2\]\" through register \"ff_asyncrst_sign16bit:reg03\|Q\[2\]\" is 7.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.372 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 2.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns key\[1\] 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.537 ns) 2.372 ns ff_asyncrst_sign16bit:reg03\|Q\[2\] 3 REG LCFF_X19_Y12_N21 1 " "Info: 3: + IC(0.724 ns) + CELL(0.537 ns) = 2.372 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[2] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.33 % ) " "Info: Total cell delay = 1.526 ns ( 64.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 35.67 % ) " "Info: Total interconnect delay = 0.846 ns ( 35.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[2] {} } { 0.000ns 0.000ns 0.122ns 0.724ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.750 ns + Longest register pin " "Info: + Longest register to pin delay is 4.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg03\|Q\[2\] 1 REG LCFF_X19_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg03|Q[2] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(2.662 ns) 4.750 ns output\[2\] 2 PIN PIN_74 0 " "Info: 2: + IC(2.088 ns) + CELL(2.662 ns) = 4.750 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ff_asyncrst_sign16bit:reg03|Q[2] output[2] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 56.04 % ) " "Info: Total cell delay = 2.662 ns ( 56.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 43.96 % ) " "Info: Total interconnect delay = 2.088 ns ( 43.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ff_asyncrst_sign16bit:reg03|Q[2] output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ff_asyncrst_sign16bit:reg03|Q[2] {} output[2] {} } { 0.000ns 2.088ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[2] {} } { 0.000ns 0.000ns 0.122ns 0.724ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.750 ns" { ff_asyncrst_sign16bit:reg03|Q[2] output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.750 ns" { ff_asyncrst_sign16bit:reg03|Q[2] {} output[2] {} } { 0.000ns 2.088ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff_asyncrst_sign16bit:reg01\|Q\[13\] sw\[29\] key\[1\] -0.130 ns register " "Info: th for register \"ff_asyncrst_sign16bit:reg01\|Q\[13\]\" (data pin = \"sw\[29\]\", clock pin = \"key\[1\]\") is -0.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.376 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 2.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns key\[1\] 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.537 ns) 2.376 ns ff_asyncrst_sign16bit:reg01\|Q\[13\] 3 REG LCFF_X22_Y12_N15 2 " "Info: 3: + IC(0.728 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.23 % ) " "Info: Total cell delay = 1.526 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[13] {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns sw\[29\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'sw\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[29] } "NODE_NAME" } } { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.366 ns) 2.772 ns ff_asyncrst_sign16bit:reg01\|Q\[13\] 2 REG LCFF_X22_Y12_N15 2 " "Info: 2: + IC(1.417 ns) + CELL(0.366 ns) = 2.772 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { sw[29] ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 48.88 % ) " "Info: Total cell delay = 1.355 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.417 ns ( 51.12 % ) " "Info: Total interconnect delay = 1.417 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { sw[29] ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { sw[29] {} sw[29]~combout {} ff_asyncrst_sign16bit:reg01|Q[13] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.376 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[13] {} } { 0.000ns 0.000ns 0.122ns 0.728ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { sw[29] ff_asyncrst_sign16bit:reg01|Q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { sw[29] {} sw[29]~combout {} ff_asyncrst_sign16bit:reg01|Q[13] {} } { 0.000ns 0.000ns 1.417ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:17:05 2016 " "Info: Processing ended: Tue Apr 05 11:17:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
