{"vcs1":{"timestamp_begin":1681618955.904930198, "rt":0.65, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681618956.587270623, "rt":0.91, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681618957.524438713, "rt":0.59, "ut":0.05, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681618955.609312018}
{"VCS_COMP_START_TIME": 1681618955.609312018}
{"VCS_COMP_END_TIME": 1681618958.754326625}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
