

================================================================
== Vitis HLS Report for 'correlator_Pipeline_Offload_Loop'
================================================================
* Date:           Sat Jan 10 14:44:58 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_correlator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.550 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Offload_Loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_23, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_13, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_12, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_03, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_02, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_01, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_33, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_22, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_11, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dout_data_00, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln76_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln76"   --->   Operation 36 'read' 'zext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln97 = store i11 0, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 37 'store' 'store_ln97' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_112_4"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 39 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.48ns)   --->   "%icmp_ln97 = icmp_eq  i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 40 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.48ns)   --->   "%add_ln97 = add i11 %k_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 41 'add' 'add_ln97' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %VITIS_LOOP_112_4.split, void %mergeST.loopexit.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 42 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.48ns)   --->   "%add_ln100 = add i11 %zext_ln76_read, i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 43 'add' 'add_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %add_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 44 'zext' 'zext_ln100' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 45 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 46 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 47 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 48 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 49 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77 = getelementptr i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 50 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 51 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 52 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 53 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 54 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 55 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 56 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 57 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 58 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 59 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 60 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 61 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 62 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 63 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 0, i64 %zext_ln100" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 64 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 65 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 66 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 66 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 67 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 67 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 68 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 68 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 69 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 70 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 71 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 72 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 73 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 73 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 74 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 74 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 75 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 75 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 76 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 76 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 77 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 77 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 78 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 78 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 79 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 79 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 80 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 80 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 81 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 81 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 82 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 82 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 83 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 83 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 84 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 84 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 85 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 85 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 86 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 86 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 87 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 87 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 88 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 88 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 89 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 89 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 90 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 90 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 91 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 91 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 92 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 92 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 93 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 93 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 94 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 94 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 95 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 96 [1/1] (2.77ns)   --->   "%store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 96 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 97 [1/1] (2.77ns)   --->   "%store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 97 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 98 [1/1] (2.77ns)   --->   "%store_ln113 = store i1 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 98 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 99 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 99 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 100 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 100 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 101 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 101 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 102 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 102 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 103 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 103 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 104 [1/1] (2.77ns)   --->   "%store_ln113 = store i64 0, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:113]   --->   Operation 104 'store' 'store_ln113' <Predicate = (!icmp_ln97)> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 105 [1/1] (1.29ns)   --->   "%store_ln97 = store i11 %add_ln97, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 105 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.29>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.77>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:98]   --->   Operation 106 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 108 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 109 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_74" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 110 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_93" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 111 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%packed = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92, i64 %zext_ln17" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 112 'bitconcatenate' 'packed' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_00, i128 %packed" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100]   --->   Operation 113 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 114 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_73" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 114 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 115 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_75" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 115 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_95" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 116 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%packed_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_94, i64 %zext_ln17_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 117 'bitconcatenate' 'packed_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_11, i128 %packed_4" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:101]   --->   Operation 118 'write' 'write_ln101' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 119 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_84" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 119 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 120 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_76" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 120 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_97" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 121 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%packed_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_96, i64 %zext_ln17_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 122 'bitconcatenate' 'packed_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_22, i128 %packed_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:102]   --->   Operation 123 'write' 'write_ln102' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 124 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_85" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 124 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 125 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_77" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 125 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i1 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_99" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 126 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%packed_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_98, i64 %zext_ln17_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 127 'bitconcatenate' 'packed_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_33, i128 %packed_6" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:103]   --->   Operation 128 'write' 'write_ln103' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 129 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_86" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 129 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 130 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_78" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 130 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%packed_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_100, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_101" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 131 'bitconcatenate' 'packed_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_01, i128 %packed_7" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:105]   --->   Operation 132 'write' 'write_ln105' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 133 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_87" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 133 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 134 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_79" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 134 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%packed_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_102, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_103" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 135 'bitconcatenate' 'packed_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_02, i128 %packed_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:106]   --->   Operation 136 'write' 'write_ln106' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 137 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_88" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 137 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 138 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_80" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 138 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%packed_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_104, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_105" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 139 'bitconcatenate' 'packed_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_03, i128 %packed_9" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:107]   --->   Operation 140 'write' 'write_ln107' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 141 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_89" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 141 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 142 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_81" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 142 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%packed_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_106, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_107" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 143 'bitconcatenate' 'packed_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_12, i128 %packed_10" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:108]   --->   Operation 144 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 145 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_90" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 145 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 146 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_82" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 146 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%packed_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_108, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_109" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 147 'bitconcatenate' 'packed_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.00ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_13, i128 %packed_11" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:109]   --->   Operation 148 'write' 'write_ln109' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 149 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_91" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 149 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 150 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_83" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 150 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%packed_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_110, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_111" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:17->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 151 'bitconcatenate' 'packed_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.00ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %dout_data_23, i128 %packed_12" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:110]   --->   Operation 152 'write' 'write_ln110' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln97 = br void %VITIS_LOOP_112_4" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97]   --->   Operation 153 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.550ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln97', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97) of constant 0 on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97 [64]  (1.298 ns)
	'load' operation 11 bit ('k', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) on local variable 'k', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97 [67]  (0.000 ns)
	'add' operation 11 bit ('add_ln100', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) [72]  (1.482 ns)
	'getelementptr' operation 11 bit ('correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_72', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) [74]  (0.000 ns)
	'load' operation 64 bit ('correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) on array 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19' [97]  (2.771 ns)

 <State 2>: 3.771ns
The critical path consists of the following:
	'load' operation 64 bit ('correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_92', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) on array 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19' [97]  (2.771 ns)
	axis write operation ('write_ln100', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) on port 'dout_data_00' (/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100) [101]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
