#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59600e5a2600 .scope module, "testbenchProcessador" "testbenchProcessador" 2 1;
 .timescale 0 0;
v0x59600e614a90_0 .net "ALUResult", 31 0, v0x59600e60d540_0;  1 drivers
v0x59600e614b70_0 .net "Zero", 0 0, v0x59600e60d6d0_0;  1 drivers
v0x59600e614c30_0 .var "clk", 0 0;
v0x59600e614d60_0 .net "instrucao", 31 0, L_0x59600e6250b0;  1 drivers
v0x59600e614e00_0 .net "pc", 31 0, v0x59600e614030_0;  1 drivers
v0x59600e614ea0_0 .var "reset", 0 0;
S_0x59600e5a0d40 .scope module, "uut" "processador" 2 11, 3 15 0, S_0x59600e5a2600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instrucao";
    .port_info 4 /OUTPUT 32 "ALUResult";
    .port_info 5 /OUTPUT 1 "Zero";
v0x59600e6128a0_0 .net "ALUControl", 3 0, v0x59600e60db10_0;  1 drivers
v0x59600e6129b0_0 .net "ALUOp", 1 0, v0x59600e60c870_0;  1 drivers
v0x59600e612ac0_0 .net "ALUResult", 31 0, v0x59600e60d540_0;  alias, 1 drivers
v0x59600e612b60_0 .net "ALUSrc", 0 0, v0x59600e60c970_0;  1 drivers
v0x59600e612c50_0 .net "Branch", 0 0, v0x59600e60ca30_0;  1 drivers
v0x59600e612d90_0 .net "Jump", 0 0, v0x59600e60cad0_0;  1 drivers
v0x59600e612e80_0 .net "MemRead", 0 0, v0x59600e60cb90_0;  1 drivers
v0x59600e612f70_0 .net "MemWrite", 0 0, v0x59600e60cc80_0;  1 drivers
v0x59600e613060_0 .net "MemtoReg", 0 0, v0x59600e60cd20_0;  1 drivers
v0x59600e613100_0 .net "RegDst", 0 0, v0x59600e60cdc0_0;  1 drivers
v0x59600e6131f0_0 .net "RegDst_out", 4 0, L_0x59600e625c20;  1 drivers
v0x59600e613300_0 .net "RegWrite", 0 0, v0x59600e60ce60_0;  1 drivers
v0x59600e6133f0_0 .net "Zero", 0 0, v0x59600e60d6d0_0;  alias, 1 drivers
v0x59600e613490_0 .net *"_ivl_16", 31 0, L_0x59600e626cd0;  1 drivers
v0x59600e613550_0 .net *"_ivl_18", 29 0, L_0x59600e626b50;  1 drivers
L_0x7ed34b840180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59600e613630_0 .net *"_ivl_20", 1 0, L_0x7ed34b840180;  1 drivers
L_0x7ed34b8401c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x59600e613710_0 .net/2u *"_ivl_24", 31 0, L_0x7ed34b8401c8;  1 drivers
v0x59600e6137f0_0 .net *"_ivl_29", 3 0, L_0x59600e627070;  1 drivers
v0x59600e6138d0_0 .net *"_ivl_31", 25 0, L_0x59600e627210;  1 drivers
L_0x7ed34b840210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59600e6139b0_0 .net/2u *"_ivl_32", 1 0, L_0x7ed34b840210;  1 drivers
v0x59600e613a90_0 .net "branch_add", 31 0, L_0x59600e626d70;  1 drivers
v0x59600e613b50_0 .net "clk", 0 0, v0x59600e614c30_0;  1 drivers
v0x59600e613bf0_0 .net "entrada2ALU", 31 0, v0x59600e60f650_0;  1 drivers
v0x59600e613ce0_0 .net "instrucao", 31 0, L_0x59600e6250b0;  alias, 1 drivers
v0x59600e613df0_0 .net "jump_addr", 31 0, L_0x59600e6272b0;  1 drivers
v0x59600e613eb0_0 .net "pc", 31 0, v0x59600e614030_0;  alias, 1 drivers
v0x59600e613f70_0 .net "pc_add4", 31 0, L_0x59600e626fd0;  1 drivers
v0x59600e614030_0 .var "pc_reg", 31 0;
v0x59600e6140f0_0 .net "proxPC", 31 0, L_0x59600e627560;  1 drivers
v0x59600e6141b0_0 .net "readData", 31 0, L_0x59600e626970;  1 drivers
v0x59600e6142a0_0 .net "readdata1", 31 0, L_0x59600e6256a0;  1 drivers
v0x59600e6143b0_0 .net "readdata2", 31 0, L_0x59600e625940;  1 drivers
v0x59600e614470_0 .net "reset", 0 0, v0x59600e614ea0_0;  1 drivers
v0x59600e614770_0 .net "sinalImediato", 31 0, L_0x59600e6263e0;  1 drivers
v0x59600e614880_0 .net "writeData", 31 0, L_0x59600e626ab0;  1 drivers
L_0x59600e625470 .part L_0x59600e6250b0, 26, 6;
L_0x59600e625a40 .part L_0x59600e6250b0, 21, 5;
L_0x59600e625b30 .part L_0x59600e6250b0, 16, 5;
L_0x59600e625cc0 .part L_0x59600e6250b0, 16, 5;
L_0x59600e625db0 .part L_0x59600e6250b0, 11, 5;
L_0x59600e6264d0 .part L_0x59600e6250b0, 0, 16;
L_0x59600e6265b0 .part L_0x59600e6250b0, 0, 6;
L_0x59600e626b50 .part L_0x59600e6263e0, 0, 30;
L_0x59600e626cd0 .concat [ 2 30 0 0], L_0x7ed34b840180, L_0x59600e626b50;
L_0x59600e626d70 .arith/sum 32, L_0x59600e626cd0, L_0x59600e626fd0;
L_0x59600e626fd0 .arith/sum 32, v0x59600e614030_0, L_0x7ed34b8401c8;
L_0x59600e627070 .part L_0x59600e626fd0, 28, 4;
L_0x59600e627210 .part L_0x59600e6250b0, 0, 26;
L_0x59600e6272b0 .concat [ 2 26 4 0], L_0x7ed34b840210, L_0x59600e627210, L_0x59600e627070;
S_0x59600e5efae0 .scope module, "MemoriaDeDados" "DataMemory" 3 107, 4 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x59600e5e5550_0 .net "MemRead", 0 0, v0x59600e60cb90_0;  alias, 1 drivers
v0x59600e5e55f0_0 .net "MemWrite", 0 0, v0x59600e60cc80_0;  alias, 1 drivers
v0x59600e60bb50_0 .net *"_ivl_0", 31 0, L_0x59600e626650;  1 drivers
v0x59600e60bc10_0 .net *"_ivl_3", 7 0, L_0x59600e6266f0;  1 drivers
v0x59600e60bcf0_0 .net *"_ivl_4", 9 0, L_0x59600e626790;  1 drivers
L_0x7ed34b8400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59600e60be20_0 .net *"_ivl_7", 1 0, L_0x7ed34b8400f0;  1 drivers
L_0x7ed34b840138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59600e60bf00_0 .net/2u *"_ivl_8", 31 0, L_0x7ed34b840138;  1 drivers
v0x59600e60bfe0_0 .net "address", 31 0, v0x59600e60d540_0;  alias, 1 drivers
v0x59600e60c0c0_0 .net "clk", 0 0, v0x59600e614c30_0;  alias, 1 drivers
v0x59600e60c180_0 .var/i "i", 31 0;
v0x59600e60c260 .array "memory", 0 255, 31 0;
v0x59600e60c320_0 .net "readData", 31 0, L_0x59600e626970;  alias, 1 drivers
v0x59600e60c400_0 .net "writeData", 31 0, L_0x59600e625940;  alias, 1 drivers
E_0x59600e5cb9b0 .event posedge, v0x59600e60c0c0_0;
L_0x59600e626650 .array/port v0x59600e60c260, L_0x59600e626790;
L_0x59600e6266f0 .part v0x59600e60d540_0, 2, 8;
L_0x59600e626790 .concat [ 8 2 0 0], L_0x59600e6266f0, L_0x7ed34b8400f0;
L_0x59600e626970 .functor MUXZ 32, L_0x7ed34b840138, L_0x59600e626650, v0x59600e60cb90_0, C4<>;
S_0x59600e60c5a0 .scope module, "UnidadeDeControle" "controle" 3 49, 5 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x59600e60c870_0 .var "ALUOp", 1 0;
v0x59600e60c970_0 .var "ALUSrc", 0 0;
v0x59600e60ca30_0 .var "Branch", 0 0;
v0x59600e60cad0_0 .var "Jump", 0 0;
v0x59600e60cb90_0 .var "MemRead", 0 0;
v0x59600e60cc80_0 .var "MemWrite", 0 0;
v0x59600e60cd20_0 .var "MemtoReg", 0 0;
v0x59600e60cdc0_0 .var "RegDst", 0 0;
v0x59600e60ce60_0 .var "RegWrite", 0 0;
v0x59600e60cf20_0 .net "opcode", 5 0, L_0x59600e625470;  1 drivers
E_0x59600e5cadc0 .event anyedge, v0x59600e60cf20_0;
S_0x59600e60d1a0 .scope module, "alu" "ALU" 3 99, 6 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x59600e60d360_0 .net "A", 31 0, L_0x59600e6256a0;  alias, 1 drivers
v0x59600e60d460_0 .net "ALUOperation", 3 0, v0x59600e60db10_0;  alias, 1 drivers
v0x59600e60d540_0 .var "ALUResult", 31 0;
v0x59600e60d610_0 .net "B", 31 0, v0x59600e60f650_0;  alias, 1 drivers
v0x59600e60d6d0_0 .var "Zero", 0 0;
E_0x59600e5f3020 .event anyedge, v0x59600e60d460_0, v0x59600e60d360_0, v0x59600e60d610_0, v0x59600e60bfe0_0;
S_0x59600e60d880 .scope module, "controlALU" "controleULA" 3 86, 7 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "opALU";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUcontrol";
v0x59600e60db10_0 .var "ALUcontrol", 3 0;
v0x59600e60dbf0_0 .net "funct", 5 0, L_0x59600e6265b0;  1 drivers
v0x59600e60dcb0_0 .net "opALU", 1 0, v0x59600e60c870_0;  alias, 1 drivers
E_0x59600e5f4270 .event anyedge, v0x59600e60c870_0, v0x59600e60dbf0_0;
S_0x59600e60de10 .scope module, "fetchUnit" "FetchUnit" 3 43, 8 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instrucao";
v0x59600e60ee50_0 .net "clk", 0 0, v0x59600e614c30_0;  alias, 1 drivers
v0x59600e60ef20_0 .net "instrucao", 31 0, L_0x59600e6250b0;  alias, 1 drivers
v0x59600e60eff0_0 .var "pc", 31 0;
v0x59600e60f110_0 .net "pc_incrementado", 31 0, L_0x59600e625010;  1 drivers
v0x59600e60f1b0_0 .net "reset", 0 0, v0x59600e614ea0_0;  alias, 1 drivers
E_0x59600e60e090 .event posedge, v0x59600e60f1b0_0, v0x59600e60c0c0_0;
S_0x59600e60e110 .scope module, "memoria" "MemoriaDeInstrucoes" 8 20, 9 1 0, S_0x59600e60de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_0x59600e6250b0 .functor BUFZ 32, L_0x59600e6251c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59600e60e370_0 .net *"_ivl_0", 31 0, L_0x59600e6251c0;  1 drivers
v0x59600e60e470_0 .net *"_ivl_3", 29 0, L_0x59600e625260;  1 drivers
v0x59600e60e550_0 .net "addr", 31 0, v0x59600e60eff0_0;  1 drivers
v0x59600e60e610_0 .var/i "i", 31 0;
v0x59600e60e6f0_0 .net "instrucao", 31 0, L_0x59600e6250b0;  alias, 1 drivers
v0x59600e60e820 .array "memoria", 255 0, 31 0;
L_0x59600e6251c0 .array/port v0x59600e60e820, L_0x59600e625260;
L_0x59600e625260 .part v0x59600e60eff0_0, 2, 30;
S_0x59600e60e940 .scope module, "somador" "Add4" 8 14, 10 1 0, S_0x59600e60de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7ed34b840018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x59600e60eb60_0 .net/2u *"_ivl_0", 31 0, L_0x7ed34b840018;  1 drivers
v0x59600e60ec60_0 .net "in", 31 0, v0x59600e60eff0_0;  alias, 1 drivers
v0x59600e60ed20_0 .net "out", 31 0, L_0x59600e625010;  alias, 1 drivers
L_0x59600e625010 .arith/sum 32, v0x59600e60eff0_0, L_0x7ed34b840018;
S_0x59600e60f320 .scope module, "muxALUSrc" "multiALUSrc" 3 92, 11 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rt";
    .port_info 1 /INPUT 32 "sinalImediato";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "entrada2ALU";
v0x59600e60f560_0 .net "ALUSrc", 0 0, v0x59600e60c970_0;  alias, 1 drivers
v0x59600e60f650_0 .var "entrada2ALU", 31 0;
v0x59600e60f720_0 .net "rt", 31 0, L_0x59600e625940;  alias, 1 drivers
v0x59600e60f820_0 .net "sinalImediato", 31 0, L_0x59600e6263e0;  alias, 1 drivers
E_0x59600e60f500 .event anyedge, v0x59600e60c970_0, v0x59600e60f820_0, v0x59600e60c400_0;
S_0x59600e60f970 .scope module, "muxMemtoReg" "multiMemtoReg" 3 116, 12 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "writeData";
v0x59600e60fb50_0 .net "ALU_result", 31 0, v0x59600e60d540_0;  alias, 1 drivers
v0x59600e60fc80_0 .net "memtoReg", 0 0, v0x59600e60cd20_0;  alias, 1 drivers
v0x59600e60fd40_0 .net "readData", 31 0, L_0x59600e626970;  alias, 1 drivers
v0x59600e60fe40_0 .net "writeData", 31 0, L_0x59600e626ab0;  alias, 1 drivers
L_0x59600e626ab0 .functor MUXZ 32, v0x59600e60d540_0, L_0x59600e626970, v0x59600e60cd20_0, C4<>;
S_0x59600e60ff70 .scope module, "muxPCSrc" "multiPCSrc" 3 127, 13 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_add4";
    .port_info 1 /INPUT 32 "branch_add";
    .port_info 2 /INPUT 32 "jump_addr";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "Jump";
    .port_info 5 /OUTPUT 32 "proxPC";
v0x59600e610230_0 .net "Branch", 0 0, v0x59600e60ca30_0;  alias, 1 drivers
v0x59600e6102f0_0 .net "Jump", 0 0, v0x59600e60cad0_0;  alias, 1 drivers
v0x59600e6103c0_0 .net *"_ivl_0", 31 0, L_0x59600e6274c0;  1 drivers
v0x59600e610490_0 .net "branch_add", 31 0, L_0x59600e626d70;  alias, 1 drivers
v0x59600e610550_0 .net "jump_addr", 31 0, L_0x59600e6272b0;  alias, 1 drivers
v0x59600e610680_0 .net "pc_add4", 31 0, L_0x59600e626fd0;  alias, 1 drivers
v0x59600e610760_0 .net "proxPC", 31 0, L_0x59600e627560;  alias, 1 drivers
L_0x59600e6274c0 .functor MUXZ 32, L_0x59600e626fd0, L_0x59600e626d70, v0x59600e60ca30_0, C4<>;
L_0x59600e627560 .functor MUXZ 32, L_0x59600e6274c0, L_0x59600e6272b0, v0x59600e60cad0_0, C4<>;
S_0x59600e610940 .scope module, "muxRegdst" "multiRegDst" 3 74, 14 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "RegDst_out";
v0x59600e610c20_0 .net "RegDst", 0 0, v0x59600e60cdc0_0;  alias, 1 drivers
v0x59600e610d10_0 .net "RegDst_out", 4 0, L_0x59600e625c20;  alias, 1 drivers
v0x59600e610dd0_0 .net "rd", 4 0, L_0x59600e625db0;  1 drivers
v0x59600e610ec0_0 .net "rt", 4 0, L_0x59600e625cc0;  1 drivers
L_0x59600e625c20 .functor MUXZ 5, L_0x59600e625cc0, L_0x59600e625db0, v0x59600e60cdc0_0, C4<>;
S_0x59600e611050 .scope module, "registradores" "Registradores" 3 62, 15 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "ReadRegister1";
    .port_info 3 /INPUT 5 "ReadRegister2";
    .port_info 4 /INPUT 5 "WriteRegister";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
L_0x59600e6256a0 .functor BUFZ 32, L_0x59600e625510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59600e625940 .functor BUFZ 32, L_0x59600e625760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59600e611310_0 .net "ReadData1", 31 0, L_0x59600e6256a0;  alias, 1 drivers
v0x59600e6113f0_0 .net "ReadData2", 31 0, L_0x59600e625940;  alias, 1 drivers
v0x59600e6114e0_0 .net "ReadRegister1", 4 0, L_0x59600e625a40;  1 drivers
v0x59600e6115a0_0 .net "ReadRegister2", 4 0, L_0x59600e625b30;  1 drivers
v0x59600e611680_0 .net "RegWrite", 0 0, v0x59600e60ce60_0;  alias, 1 drivers
v0x59600e611770_0 .net "WriteData", 31 0, L_0x59600e626ab0;  alias, 1 drivers
v0x59600e611840_0 .net "WriteRegister", 4 0, L_0x59600e625c20;  alias, 1 drivers
v0x59600e611910_0 .net *"_ivl_0", 31 0, L_0x59600e625510;  1 drivers
v0x59600e6119d0_0 .net *"_ivl_10", 6 0, L_0x59600e625800;  1 drivers
L_0x7ed34b8400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59600e611b40_0 .net *"_ivl_13", 1 0, L_0x7ed34b8400a8;  1 drivers
v0x59600e611c20_0 .net *"_ivl_2", 6 0, L_0x59600e6255b0;  1 drivers
L_0x7ed34b840060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59600e611d00_0 .net *"_ivl_5", 1 0, L_0x7ed34b840060;  1 drivers
v0x59600e611de0_0 .net *"_ivl_8", 31 0, L_0x59600e625760;  1 drivers
v0x59600e611ec0_0 .net "clk", 0 0, v0x59600e614c30_0;  alias, 1 drivers
v0x59600e611f60_0 .var/i "i", 31 0;
v0x59600e612040 .array "registradores", 0 31, 31 0;
v0x59600e612100_0 .net "reset", 0 0, v0x59600e614ea0_0;  alias, 1 drivers
L_0x59600e625510 .array/port v0x59600e612040, L_0x59600e6255b0;
L_0x59600e6255b0 .concat [ 5 2 0 0], L_0x59600e625a40, L_0x7ed34b840060;
L_0x59600e625760 .array/port v0x59600e612040, L_0x59600e625800;
L_0x59600e625800 .concat [ 5 2 0 0], L_0x59600e625b30, L_0x7ed34b8400a8;
S_0x59600e6122f0 .scope module, "sinal" "SignExtend" 3 81, 16 1 0, S_0x59600e5a0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x59600e6124a0_0 .net *"_ivl_1", 0 0, L_0x59600e625ea0;  1 drivers
v0x59600e6125a0_0 .net *"_ivl_2", 15 0, L_0x59600e625f40;  1 drivers
v0x59600e612680_0 .net "in", 15 0, L_0x59600e6264d0;  1 drivers
v0x59600e612770_0 .net "out", 31 0, L_0x59600e6263e0;  alias, 1 drivers
L_0x59600e625ea0 .part L_0x59600e6264d0, 15, 1;
LS_0x59600e625f40_0_0 .concat [ 1 1 1 1], L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0;
LS_0x59600e625f40_0_4 .concat [ 1 1 1 1], L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0;
LS_0x59600e625f40_0_8 .concat [ 1 1 1 1], L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0;
LS_0x59600e625f40_0_12 .concat [ 1 1 1 1], L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0, L_0x59600e625ea0;
L_0x59600e625f40 .concat [ 4 4 4 4], LS_0x59600e625f40_0_0, LS_0x59600e625f40_0_4, LS_0x59600e625f40_0_8, LS_0x59600e625f40_0_12;
L_0x59600e6263e0 .concat [ 16 16 0 0], L_0x59600e6264d0, L_0x59600e625f40;
    .scope S_0x59600e60e110;
T_0 ;
    %vpi_call 9 13 "$readmemb", "programa.bin", v0x59600e60e820 {0 0 0};
    %vpi_call 9 14 "$display", "Mem\303\263ria carregada:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59600e60e610_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x59600e60e610_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 9 17 "$display", "Instrucao[%0d] = %h", v0x59600e60e610_0, &A<v0x59600e60e820, v0x59600e60e610_0 > {0 0 0};
    %load/vec4 v0x59600e60e610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59600e60e610_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x59600e60de10;
T_1 ;
    %wait E_0x59600e60e090;
    %load/vec4 v0x59600e60f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59600e60eff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59600e60f110_0;
    %assign/vec4 v0x59600e60eff0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59600e60c5a0;
T_2 ;
    %wait E_0x59600e5cadc0;
    %load/vec4 v0x59600e60cf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e60ca30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e60cad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59600e60c870_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59600e611050;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59600e611f60_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x59600e611f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59600e611f60_0;
    %store/vec4a v0x59600e612040, 4, 0;
    %load/vec4 v0x59600e611f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59600e611f60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x59600e611050;
T_4 ;
    %wait E_0x59600e60e090;
    %load/vec4 v0x59600e612100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59600e611f60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x59600e611f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x59600e611f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59600e612040, 0, 4;
    %load/vec4 v0x59600e611f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59600e611f60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59600e611680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x59600e611770_0;
    %load/vec4 v0x59600e611840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59600e612040, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59600e60d880;
T_5 ;
    %wait E_0x59600e5f4270;
    %load/vec4 v0x59600e60dcb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59600e60dcb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x59600e60dcb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x59600e60dbf0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x59600e60dbf0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x59600e60dbf0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x59600e60dbf0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x59600e60dbf0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59600e60db10_0, 0, 4;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x59600e60f320;
T_6 ;
    %wait E_0x59600e60f500;
    %load/vec4 v0x59600e60f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x59600e60f820_0;
    %store/vec4 v0x59600e60f650_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59600e60f720_0;
    %store/vec4 v0x59600e60f650_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x59600e60d1a0;
T_7 ;
    %wait E_0x59600e5f3020;
    %load/vec4 v0x59600e60d460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %and;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %or;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %add;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %sub;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %or;
    %inv;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x59600e60d360_0;
    %load/vec4 v0x59600e60d610_0;
    %xor;
    %store/vec4 v0x59600e60d540_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x59600e60d540_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x59600e60d6d0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x59600e5efae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59600e60c180_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x59600e60c180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x59600e60c180_0;
    %store/vec4a v0x59600e60c260, 4, 0;
    %load/vec4 v0x59600e60c180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59600e60c180_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x59600e5efae0;
T_9 ;
    %wait E_0x59600e5cb9b0;
    %load/vec4 v0x59600e5e55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x59600e60c400_0;
    %load/vec4 v0x59600e60bfe0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59600e60c260, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59600e5a0d40;
T_10 ;
    %wait E_0x59600e60e090;
    %load/vec4 v0x59600e614470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59600e614030_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x59600e6140f0_0;
    %assign/vec4 v0x59600e614030_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59600e5a2600;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x59600e614c30_0;
    %inv;
    %store/vec4 v0x59600e614c30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59600e5a2600;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e614c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59600e614ea0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59600e614ea0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x59600e5a2600;
T_13 ;
    %vpi_call 2 33 "$dumpfile", "out/processador_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59600e5a2600 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x59600e5a2600;
T_14 ;
    %vpi_call 2 39 "$monitor", "Time=%0t | PC=%h | Instrucao=%h | ALU Result=%h | Zero=%b", $time, v0x59600e614e00_0, v0x59600e614d60_0, v0x59600e614a90_0, v0x59600e614b70_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x59600e5a2600;
T_15 ;
    %delay 200, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbenchProcessador.v";
    "processador.v";
    "DataMemory.v";
    "controle.v";
    "ALU.v";
    "controleULA.v";
    "FetchUnit.v";
    "MemoriaDeInstrucoes.v";
    "Add4.v";
    "multiALUSrc.v";
    "multiMemtoReg.v";
    "multiPCSrc.v";
    "multiRegDst.v";
    "Registradores.v";
    "SignExtend.v";
