Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot bram_write_TB_behav xil_defaultlib.bram_write_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 16 for port 'x_samples_count' [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv:217]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'h_coef_blocks_count' [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv:218]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'wdata' [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv:140]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'waddr' [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv:231]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'raddr' [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv:235]
WARNING: [VRFC 10-5021] port 'out_buff_rdata' is not connected on this instance [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv:342]
WARNING: [VRFC 10-5021] port 'clear_x_sum_of_squares' is not connected on this instance [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv:421]
WARNING: [VRFC 10-5021] port 'mi_final_valid' is not connected on this instance [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_datapath.sv:67]
WARNING: [VRFC 10-3705] select index 12 into 'adj_addr_h_buff_c' is out of bounds [D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_system_write.sv:254]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nlms_system_write(LOG2_H_BUFF_HE...
Compiling module xil_defaultlib.nlms_flow_control(LOG2_X_D_BUFF_...
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=7,WORD_WID...
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=7,WORD_WID...
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=5,WORD_WID...
Compiling module xil_defaultlib.nlms_int_buffers(LOG2_H_BUFF_HEI...
Compiling module xil_defaultlib.nlms_x_fifo_buff(LOG2_H_BUFF_HEI...
Compiling module xil_defaultlib.nlms_h_fetch_manager(LOG2_H_BUFF...
Compiling module xil_defaultlib.nlms_h_write_manager(LOG2_H_BUFF...
Compiling module xil_defaultlib.nlms_out_buff_write_manager(SAMP...
Compiling module xil_defaultlib.nlms_int_buff_control(LOG2_H_BUF...
Compiling module xil_defaultlib.nlms_mul(INPUT_WIDTH=16,Q_FORMAT...
Compiling module xil_defaultlib.nlms_multipliers(SAMPLE_WIDTH=16...
Compiling module xil_defaultlib.nlms_product_processor(SAMPLE_WI...
Compiling module xil_defaultlib.nlms_datapath(SAMPLE_WIDTH=16,SA...
Compiling module xil_defaultlib.nlms_top(LOG2_H_BUFF_HEIGHT=7,LO...
Compiling module xil_defaultlib.bram_write_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_write_TB_behav
