#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  3 12:27:58 2019
# Process ID: 5468
# Current directory: D:/Workspace/phase2/src/vivado/core_mem/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mem/xsim_script.tcl}
# Log file: D:/Workspace/phase2/src/vivado/core_mem/solution1/sim/verilog/xsim.log
# Journal file: D:/Workspace/phase2/src/vivado/core_mem/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/mem/xsim_script.tcl
# xsim {mem} -autoloadwcfg -tclbatch {mem.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source mem.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 0 / 2 [1000000000.00%] @ "100000145000"
// RTL Simulation : 0 / 2 [2000000100.00%] @ "200000155000"
// RTL Simulation : 0 / 2 [3000000200.00%] @ "300000165000"
