VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clock input std_input
reset input std_input
D_R_data[15:0] input std_input
I_data[15:0] input std_input
