$date
	Fri Oct 30 18:42:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q3 [3:0] $end
$var wire 2 " Q2 [1:0] $end
$var wire 1 # Q1 $end
$var reg 1 $ CLK $end
$var reg 1 % D1 $end
$var reg 2 & D2 [1:0] $end
$var reg 4 ' D3 [3:0] $end
$var reg 1 ( ENABLE $end
$var reg 1 ) RST $end
$scope module I $end
$var wire 1 $ CLK $end
$var wire 1 % D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 # Q $end
$upscope $end
$scope module II $end
$var wire 1 $ CLK $end
$var wire 2 * D [1:0] $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var wire 2 + Q [1:0] $end
$scope module F4F $end
$var wire 1 $ CLK $end
$var wire 1 , D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 - Q $end
$upscope $end
$scope module F4F2 $end
$var wire 1 $ CLK $end
$var wire 1 . D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope module III $end
$var wire 1 $ CLK $end
$var wire 4 0 D [3:0] $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var wire 4 1 Q [3:0] $end
$scope module F4F3 $end
$var wire 1 $ CLK $end
$var wire 2 2 D [1:0] $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var wire 2 3 Q [1:0] $end
$scope module F4F $end
$var wire 1 $ CLK $end
$var wire 1 4 D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 5 Q $end
$upscope $end
$scope module F4F2 $end
$var wire 1 $ CLK $end
$var wire 1 6 D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 7 Q $end
$upscope $end
$upscope $end
$scope module F4F4 $end
$var wire 1 $ CLK $end
$var wire 2 8 D [1:0] $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var wire 2 9 Q [1:0] $end
$scope module F4F $end
$var wire 1 $ CLK $end
$var wire 1 : D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 ; Q $end
$upscope $end
$scope module F4F2 $end
$var wire 1 $ CLK $end
$var wire 1 < D $end
$var wire 1 ( ENABLE $end
$var wire 1 ) RST $end
$var reg 1 = Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
x<
x;
x:
bx 9
bx 8
x7
x6
x5
x4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
0)
0(
bx '
bx &
0%
0$
x#
bx "
bx !
$end
#1
0#
0-
b0 "
b0 +
0/
05
b0 3
07
0;
b0 !
b0 1
b0 9
0=
1$
1)
#2
0$
0)
#3
x=
bx 9
x;
x7
bx !
bx 1
bx 3
x5
x/
bx "
bx +
x-
1$
1(
#4
0$
1%
#5
1#
1$
#6
0$
0%
#7
0#
1$
#8
0$
1%
#9
1#
1$
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
0,
0.
1$
b0 &
b0 *
0(
#16
0#
0-
b0 "
b0 +
0/
05
b0 3
07
0;
b0 !
b0 1
b0 9
0=
0$
0)
#17
1$
#18
0$
1(
#19
1#
1-
b11 "
b11 +
1/
x5
bx 3
x7
x;
bx !
bx 1
bx 9
x=
1,
1.
1$
b11 &
b11 *
#20
0$
#21
0/
b0 "
b0 +
0-
0,
0.
1$
b0 &
b0 *
#22
0$
#23
b1 "
b1 +
1/
1.
1$
b1 &
b1 *
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
#31
1$
#32
04
06
0:
0<
b0 2
b0 8
b0 '
b0 0
0(
0$
#33
0#
b0 "
b0 +
0/
05
b0 3
07
0;
b0 !
b0 1
b0 9
0=
1$
1)
#34
0$
0)
#35
b1 "
b1 +
1/
1#
1$
1(
#36
14
16
1:
1<
b11 2
b11 8
0$
b1111 '
b1111 0
#37
15
b11 3
17
1;
b1111 !
b1111 1
b11 9
1=
1$
#38
04
06
0:
0<
b0 2
b0 8
0$
b0 '
b0 0
#39
0=
b0 9
0;
07
b0 !
b0 1
b0 3
05
1$
#40
1<
b1 8
0$
b1 '
b1 0
#41
b1 !
b1 1
b1 9
1=
1$
#42
0$
#43
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
#50
0$
#51
1$
#52
0$
#53
1$
#54
0$
#55
1$
#56
0$
#57
1$
#58
0$
#59
1$
#60
0$
