<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › au88x0 › au8820.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>au8820.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    Aureal Vortex Soundcard driver.</span>

<span class="cm">    IO addr collected from asp4core.vxd:</span>
<span class="cm">    function    address</span>
<span class="cm">    0005D5A0    13004</span>
<span class="cm">    00080674    14004</span>
<span class="cm">    00080AFF    12818</span>

<span class="cm"> */</span>

<span class="cp">#define CHIP_AU8820</span>

<span class="cp">#define CARD_NAME &quot;Aureal Vortex&quot;</span>
<span class="cp">#define CARD_NAME_SHORT &quot;au8820&quot;</span>

<span class="cm">/* Number of ADB and WT channels */</span>
<span class="cp">#define NR_ADB		0x10</span>
<span class="cp">#define NR_WT		0x20</span>
<span class="cp">#define NR_SRC		0x10</span>
<span class="cp">#define NR_A3D		0x00</span>
<span class="cp">#define NR_MIXIN	0x10</span>
<span class="cp">#define NR_MIXOUT 	0x10</span>


<span class="cm">/* ADBDMA */</span>
<span class="cp">#define VORTEX_ADBDMA_STAT 0x105c0	</span><span class="cm">/* read only, subbuffer, DMA pos */</span><span class="cp"></span>
<span class="cp">#define		POS_MASK 0x00000fff</span>
<span class="cp">#define     POS_SHIFT 0x0</span>
<span class="cp">#define 	ADB_SUBBUF_MASK 0x00003000	</span><span class="cm">/* ADB only. */</span><span class="cp"></span>
<span class="cp">#define     ADB_SUBBUF_SHIFT 0xc	</span><span class="cm">/* ADB only. */</span><span class="cp"></span>
<span class="cp">#define VORTEX_ADBDMA_CTRL 0x10580	</span><span class="cm">/* write only, format, flags, DMA pos */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_MASK 0x00000fff</span>
<span class="cp">#define     OFFSET_SHIFT 0x0</span>
<span class="cp">#define		IE_MASK 0x00001000	</span><span class="cm">/* interrupt enable. */</span><span class="cp"></span>
<span class="cp">#define     IE_SHIFT 0xc</span>
<span class="cp">#define     DIR_MASK 0x00002000	</span><span class="cm">/* Direction. */</span><span class="cp"></span>
<span class="cp">#define     DIR_SHIFT 0xd</span>
<span class="cp">#define		FMT_MASK 0x0003c000</span>
<span class="cp">#define		FMT_SHIFT 0xe</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>The masks and shift also work for the wtdma, if not specified otherwise.</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define VORTEX_ADBDMA_BUFCFG0 0x10400</span>
<span class="cp">#define VORTEX_ADBDMA_BUFCFG1 0x10404</span>
<span class="cp">#define VORTEX_ADBDMA_BUFBASE 0x10200</span>
<span class="cp">#define VORTEX_ADBDMA_START 0x106c0	</span><span class="cm">/* Which subbuffer starts */</span><span class="cp"></span>
<span class="cp">#define VORTEX_ADBDMA_STATUS 0x10600	</span><span class="cm">/* stored at AdbDma-&gt;this_10 / 2 DWORD in size. */</span><span class="cp"></span>

<span class="cm">/* ADB */</span>
<span class="cp">#define VORTEX_ADB_SR 0x10a00	</span><span class="cm">/* Samplerates enable/disable */</span><span class="cp"></span>
<span class="cp">#define VORTEX_ADB_RTBASE 0x10800</span>
<span class="cp">#define VORTEX_ADB_RTBASE_COUNT 103</span>
<span class="cp">#define VORTEX_ADB_CHNBASE 0x1099c</span>
<span class="cp">#define VORTEX_ADB_CHNBASE_COUNT 22</span>
<span class="cp">#define 	ROUTE_MASK	0x3fff</span>
<span class="cp">#define     ADB_MASK   0x7f</span>
<span class="cp">#define		ADB_SHIFT 0x7</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><h1>define     ADB<em>MIX</em>MASK 0xf</h1></td><td class="code"><div class="highlight"><pre><span class="cm">/* ADB address */</span>
<span class="cp">#define		OFFSET_ADBDMA	0x00</span>
<span class="cp">#define		OFFSET_SRCOUT	0x10	</span><span class="cm">/* on channel 0x11 */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_SRCIN	0x10	</span><span class="cm">/* on channel &lt; 0x11 */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_MIXOUT	0x20	</span><span class="cm">/* source */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_MIXIN	0x30	</span><span class="cm">/* sink */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_CODECIN	0x48	</span><span class="cm">/* ADB source */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_CODECOUT	0x58	</span><span class="cm">/* ADB sink/target */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_SPORTOUT	0x60	</span><span class="cm">/* sink */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_SPORTIN	0x50	</span><span class="cm">/* source */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_EFXOUT	0x50	</span><span class="cm">/* sink */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_EFXIN	0x40	</span><span class="cm">/* source */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_A3DOUT	0x00	</span><span class="cm">/* This card has no HRTF :( */</span><span class="cp"></span>
<span class="cp">#define		OFFSET_A3DIN	0x00</span>
<span class="cp">#define		OFFSET_WTOUT	0x58	</span><span class="cm">/*  */</span><span class="cp"></span>

<span class="cm">/* ADB route translate helper */</span>
<span class="cp">#define ADB_DMA(x) (x + OFFSET_ADBDMA)</span>
<span class="cp">#define ADB_SRCOUT(x) (x + OFFSET_SRCOUT)</span>
<span class="cp">#define ADB_SRCIN(x) (x + OFFSET_SRCIN)</span>
<span class="cp">#define ADB_MIXOUT(x) (x + OFFSET_MIXOUT)</span>
<span class="cp">#define ADB_MIXIN(x) (x + OFFSET_MIXIN)</span>
<span class="cp">#define ADB_CODECIN(x) (x + OFFSET_CODECIN)</span>
<span class="cp">#define ADB_CODECOUT(x) (x + OFFSET_CODECOUT)</span>
<span class="cp">#define ADB_SPORTOUT(x) (x + OFFSET_SPORTOUT)</span>
<span class="cp">#define ADB_SPORTIN(x) (x + OFFSET_SPORTIN)	</span><span class="cm">/*  */</span><span class="cp"></span>
<span class="cp">#define ADB_A3DOUT(x) (x + OFFSET_A3DOUT)	</span><span class="cm">/* 8 A3D blocks */</span><span class="cp"></span>
<span class="cp">#define ADB_A3DIN(x) (x + OFFSET_A3DIN)</span>
<span class="cp">#define ADB_WTOUT(x,y) (y + OFFSET_WTOUT)</span>

<span class="cm">/* WTDMA */</span>
<span class="cp">#define VORTEX_WTDMA_CTRL 0x10500	</span><span class="cm">/* format, DMA pos */</span><span class="cp"></span>
<span class="cp">#define VORTEX_WTDMA_STAT 0x10500	</span><span class="cm">/* DMA subbuf, DMA pos */</span><span class="cp"></span>
<span class="cp">#define     WT_SUBBUF_MASK (0x3 &lt;&lt; WT_SUBBUF_SHIFT)</span>
<span class="cp">#define     WT_SUBBUF_SHIFT 0x15</span>
<span class="cp">#define VORTEX_WTDMA_BUFBASE 0x10000</span>
<span class="cp">#define VORTEX_WTDMA_BUFCFG0 0x10300</span>
<span class="cp">#define VORTEX_WTDMA_BUFCFG1 0x10304</span>
<span class="cp">#define VORTEX_WTDMA_START 0x10640	</span><span class="cm">/* which subbuffer is first */</span><span class="cp"></span>

<span class="cp">#define VORTEX_WT_BASE 0x9000</span>

<span class="cm">/* MIXER */</span>
<span class="cp">#define VORTEX_MIXER_SR 0x9f00</span>
<span class="cp">#define VORTEX_MIXER_CLIP 0x9f80</span>
<span class="cp">#define VORTEX_MIXER_CHNBASE 0x9e40</span>
<span class="cp">#define VORTEX_MIXER_RTBASE 0x9e00</span>
<span class="cp">#define 	MIXER_RTBASE_SIZE 0x26</span>
<span class="cp">#define VORTEX_MIX_ENIN 0x9a00	</span><span class="cm">/* Input enable bits. 4 bits wide. */</span><span class="cp"></span>
<span class="cp">#define VORTEX_MIX_SMP 0x9c00</span>

<span class="cm">/* MIX */</span>
<span class="cp">#define VORTEX_MIX_INVOL_A 0x9000	</span><span class="cm">/* in? */</span><span class="cp"></span>
<span class="cp">#define VORTEX_MIX_INVOL_B 0x8000	</span><span class="cm">/* out? */</span><span class="cp"></span>
<span class="cp">#define VORTEX_MIX_VOL_A 0x9800</span>
<span class="cp">#define VORTEX_MIX_VOL_B 0x8800</span>

<span class="cp">#define 	VOL_MIN 0x80	</span><span class="cm">/* Input volume when muted. */</span><span class="cp"></span>
<span class="cp">#define		VOL_MAX 0x7f	</span><span class="cm">/* FIXME: Not confirmed! Just guessed. */</span><span class="cp"></span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><h1>define MIX_OUTL    0xe</h1>

<h1>define MIX_OUTR    0xf</h1>

<h1>define MIX_INL     0xe</h1>

<h1>define MIX_INR     0xf</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define MIX_DEFIGAIN 0x08	</span><span class="cm">/* 0x8 =&gt; 6dB */</span><span class="cp"></span>
<span class="cp">#define MIX_DEFOGAIN 0x08</span>

<span class="cm">/* SRC */</span>
<span class="cp">#define VORTEX_SRCBLOCK_SR	0xccc0</span>
<span class="cp">#define VORTEX_SRC_CHNBASE	0xcc40</span>
<span class="cp">#define VORTEX_SRC_RTBASE	0xcc00</span>
<span class="cp">#define VORTEX_SRC_SOURCE	0xccc4</span>
<span class="cp">#define VORTEX_SRC_SOURCESIZE 0xccc8</span>
<span class="cp">#define VORTEX_SRC_U0		0xce00</span>
<span class="cp">#define VORTEX_SRC_DRIFT0	0xce80</span>
<span class="cp">#define VORTEX_SRC_DRIFT1	0xcec0</span>
<span class="cp">#define VORTEX_SRC_U1		0xcf00</span>
<span class="cp">#define VORTEX_SRC_DRIFT2	0xcf40</span>
<span class="cp">#define VORTEX_SRC_U2		0xcf80</span>
<span class="cp">#define VORTEX_SRC_DATA		0xc800</span>
<span class="cp">#define VORTEX_SRC_DATA0	0xc000</span>
<span class="cp">#define VORTEX_SRC_CONVRATIO 0xce40</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><h1>define     SRC_RATIO(x) ((((x&lt;&lt;15)/48000) + 1)/2) /* Playback */</h1>

<h1>define     SRC_RATIO2(x) ((((48000&lt;&lt;15)/x) + 1)/2) /* Recording */</h1></td><td class="code"><div class="highlight"><pre><span class="cm">/* FIFO */</span>
<span class="cp">#define VORTEX_FIFO_ADBCTRL 0xf800	</span><span class="cm">/* Control bits. */</span><span class="cp"></span>
<span class="cp">#define VORTEX_FIFO_WTCTRL 0xf840</span>
<span class="cp">#define		FIFO_RDONLY	0x00000001</span>
<span class="cp">#define		FIFO_CTRL	0x00000002	</span><span class="cm">/* Allow ctrl. ? */</span><span class="cp"></span>
<span class="cp">#define		FIFO_VALID	0x00000010</span>
<span class="cp">#define 	FIFO_EMPTY	0x00000020</span>
<span class="cp">#define		FIFO_U0		0x00001000	</span><span class="cm">/* Unknown. */</span><span class="cp"></span>
<span class="cp">#define		FIFO_U1		0x00010000</span>
<span class="cp">#define		FIFO_SIZE_BITS 5</span>
<span class="cp">#define		FIFO_SIZE	(1&lt;&lt;FIFO_SIZE_BITS)	</span><span class="c1">// 0x20</span>
<span class="cp">#define 	FIFO_MASK	(FIFO_SIZE-1)	</span><span class="c1">//0x1f    /* at shift left 0xc */</span>
<span class="cp">#define VORTEX_FIFO_ADBDATA 0xe000</span>
<span class="cp">#define VORTEX_FIFO_WTDATA 0xe800</span>

<span class="cm">/* CODEC */</span>
<span class="cp">#define VORTEX_CODEC_CTRL 0x11984</span>
<span class="cp">#define VORTEX_CODEC_EN 0x11990</span>
<span class="cp">#define		EN_CODEC	0x00000300</span>
<span class="cp">#define		EN_SPORT	0x00030000</span>
<span class="cp">#define		EN_SPDIF	0x000c0000</span>
<span class="cp">#define VORTEX_CODEC_CHN 0x11880</span>
<span class="cp">#define VORTEX_CODEC_IO 0x11988</span>

<span class="cp">#define VORTEX_SPDIF_FLAGS		0x1005c	</span><span class="cm">/* FIXME */</span><span class="cp"></span>
<span class="cp">#define VORTEX_SPDIF_CFG0		0x119D0</span>
<span class="cp">#define VORTEX_SPDIF_CFG1		0x119D4</span>
<span class="cp">#define VORTEX_SPDIF_SMPRATE	0x11994</span>

<span class="cm">/* Sample timer */</span>
<span class="cp">#define VORTEX_SMP_TIME 0x11998</span>

<span class="cm">/* IRQ */</span>
<span class="cp">#define VORTEX_IRQ_SOURCE 0x12800	</span><span class="cm">/* Interrupt source flags. */</span><span class="cp"></span>
<span class="cp">#define VORTEX_IRQ_CTRL 0x12804	</span><span class="cm">/* Interrupt source mask. */</span><span class="cp"></span>

<span class="cp">#define VORTEX_STAT		0x12808	</span><span class="cm">/* ?? */</span><span class="cp"></span>

<span class="cp">#define VORTEX_CTRL 0x1280c</span>
<span class="cp">#define 	CTRL_MIDI_EN 0x00000001</span>
<span class="cp">#define 	CTRL_MIDI_PORT 0x00000060</span>
<span class="cp">#define 	CTRL_GAME_EN 0x00000008</span>
<span class="cp">#define 	CTRL_GAME_PORT 0x00000e00</span>
<span class="cp">#define 	CTRL_IRQ_ENABLE 0x4000</span>

<span class="cm">/* write: Timer period config / read: TIMER IRQ ack. */</span>
<span class="cp">#define VORTEX_IRQ_STAT 0x1199c</span>

<span class="cm">/* DMA */</span>
<span class="cp">#define VORTEX_DMA_BUFFER 0x10200</span>
<span class="cp">#define VORTEX_ENGINE_CTRL 0x1060c</span>
<span class="cp">#define 	ENGINE_INIT 0x0L</span>

		     <span class="cm">/* MIDI *//* GAME. */</span>
<span class="cp">#define VORTEX_MIDI_DATA 0x11000</span>
<span class="cp">#define VORTEX_MIDI_CMD 0x11004	</span><span class="cm">/* Write command / Read status */</span><span class="cp"></span>
<span class="cp">#define VORTEX_GAME_LEGACY 0x11008</span>
<span class="cp">#define VORTEX_CTRL2 0x1100c</span>
<span class="cp">#define 	CTRL2_GAME_ADCMODE 0x40</span>
<span class="cp">#define VORTEX_GAME_AXIS 0x11010</span>
<span class="cp">#define 	AXIS_SIZE 4</span>
<span class="cp">#define		AXIS_RANGE 0x1fff</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
