#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Nov 18 22:42:12 2020
# Process ID: 10596
# Current directory: C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.runs/synth_1
# Command line: vivado.exe -log fpga2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga2.tcl
# Log file: C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.runs/synth_1/fpga2.vds
# Journal file: C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga2.tcl -notrace
Command: synth_design -top fpga2 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14960
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in arp_eth_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_arb_mux with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_rx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_axis_tx with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in ip_arb_mux with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v:366]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in udp_checksum_gen with formal parameter declaration list [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:141]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga2' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v:32]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (2#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/sync_reset.v:33]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (4#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/sync_reset.v:33]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/debounce_switch.v:32]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (5#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/debounce_switch.v:32]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/sync_signal.v:33]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (6#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/sync_signal.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v:246]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35056]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (7#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35056]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
INFO: [Synth 8-6157] synthesizing module 'fpga_core4' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:32]
	Parameter TARGET bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii_fifo' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b0 
	Parameter AXIS_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FIFO_PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FIFO_PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_phy_if' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/rgmii_phy_if.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_ddr_in' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ssio_ddr_in.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (9#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (10#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6157] synthesizing module 'iddr' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/iddr.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34934]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (11#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:34934]
INFO: [Synth 8-6155] done synthesizing module 'iddr' (12#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/iddr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ssio_ddr_in' (13#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ssio_ddr_in.v:32]
INFO: [Synth 8-6157] synthesizing module 'oddr' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (14#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:49784]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (15#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v:32]
INFO: [Synth 8-6157] synthesizing module 'oddr__parameterized0' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v:32]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oddr__parameterized0' (15#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_phy_if' (16#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/rgmii_phy_if.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter RX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (17#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v:184]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (18#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter STATE_IFG bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v:335]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (19#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (20#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g.v:32]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 34 connections declared, but only 27 given [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:219]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii' (21#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (22#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (23#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (23#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (23#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii_fifo' (24#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:32]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:342]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:342]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:342]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_rgmii_fifo' has 34 connections declared, but only 31 given [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:342]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter CYCLE_COUNT bound to: 14 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (25#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v:32]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:382]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:382]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:382]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter CYCLE_COUNT bound to: 14 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (26#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v:32]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:408]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:408]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:408]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
	Parameter UDP_CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter UDP_CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter UDP_CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: PRIORITY - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (27#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (28#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/arbiter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (29#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (30#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_ARP_QUERY bound to: 2'b01 
	Parameter STATE_WAIT_PACKET bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v:277]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (31#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (32#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ip' (33#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
	Parameter ARP_OPER_ARP_REQUEST bound to: 16'b0000000000000001 
	Parameter ARP_OPER_ARP_REPLY bound to: 16'b0000000000000010 
	Parameter ARP_OPER_INARP_REQUEST bound to: 16'b0000000000001000 
	Parameter ARP_OPER_INARP_REPLY bound to: 16'b0000000000001001 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter CYCLE_COUNT bound to: 28 - type: integer 
	Parameter PTR_WIDTH bound to: 5 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (34#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter CYCLE_COUNT bound to: 28 - type: integer 
	Parameter PTR_WIDTH bound to: 5 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (35#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v:32]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (35#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (36#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arp' (37#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp.v:32]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v:399]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v:399]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v:399]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (38#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp.v:32]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:32]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter HEADER_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_SUM_HEADER_1 bound to: 3'b001 
	Parameter STATE_SUM_HEADER_2 bound to: 3'b010 
	Parameter STATE_SUM_HEADER_3 bound to: 3'b011 
	Parameter STATE_SUM_PAYLOAD bound to: 3'b100 
	Parameter STATE_FINISH_SUM bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (39#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:448]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (40#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v:263]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (41#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v:238]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (42#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp' (43#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (44#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (44#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-638] synthesizing module 'i2cmaster4' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:92]
	Parameter pmod_config bound to: 8'b00010100 
INFO: [Synth 8-3491] module 'pmodAD2_ctrl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:50' bound to instance 'analogReciever1' of component 'pmodAD2_ctrl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:294]
INFO: [Synth 8-638] synthesizing module 'pmodAD2_ctrl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
	Parameter pmod_config bound to: 8'b00010100 
	Parameter CLOCKFREQ bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:34' bound to instance 'I2CBus' of component 'TWICtl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:129]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:91]
	Parameter CLOCKFREQ bound to: 25 - type: integer 
INFO: [Synth 8-113] binding component instance 'PULLUP_SDAA' to cell 'PULLUP' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:126]
INFO: [Synth 8-113] binding component instance 'PULLUP_SCLA' to cell 'PULLUP' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:127]
INFO: [Synth 8-226] default block is never used [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:319]
INFO: [Synth 8-226] default block is never used [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:352]
INFO: [Synth 8-226] default block is never used [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:370]
INFO: [Synth 8-226] default block is never used [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:388]
INFO: [Synth 8-226] default block is never used [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (45#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'pmodAD2_ctrl' (46#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
	Parameter pmod_config bound to: 8'b00100100 
INFO: [Synth 8-3491] module 'pmodAD2_ctrl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:50' bound to instance 'analogReciever2' of component 'pmodAD2_ctrl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:304]
INFO: [Synth 8-638] synthesizing module 'pmodAD2_ctrl__parameterized1' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
	Parameter pmod_config bound to: 8'b00100100 
	Parameter CLOCKFREQ bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:34' bound to instance 'I2CBus' of component 'TWICtl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'pmodAD2_ctrl__parameterized1' (46#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
	Parameter pmod_config bound to: 8'b01000100 
INFO: [Synth 8-3491] module 'pmodAD2_ctrl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:50' bound to instance 'analogReciever3' of component 'pmodAD2_ctrl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:314]
INFO: [Synth 8-638] synthesizing module 'pmodAD2_ctrl__parameterized3' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
	Parameter pmod_config bound to: 8'b01000100 
	Parameter CLOCKFREQ bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd:34' bound to instance 'I2CBus' of component 'TWICtl' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'pmodAD2_ctrl__parameterized3' (46#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd:60]
INFO: [Synth 8-3491] module 'timestamp_patch_3' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/timestamp_cnt3.vhd:13' bound to instance 'timestamp_cnt' of component 'timestamp_patch_3' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:325]
INFO: [Synth 8-638] synthesizing module 'timestamp_patch_3' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/timestamp_cnt3.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'timestamp_patch_3' (47#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/timestamp_cnt3.vhd:36]
	Parameter ram_width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fifo_comp_axi_s' declared at 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd:9' bound to instance 'fifo_comp' of component 'fifo_comp_axi_s' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:362]
INFO: [Synth 8-638] synthesizing module 'fifo_comp_axi_s' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd:39]
	Parameter ram_width bound to: 64 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2020.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_SYNC_MACRO_inst' of component 'FIFO_DUALCLOCK_MACRO' [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd:109]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2020.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl_1' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2020.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:885]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (48#1) [C:/Xilinx/Vivado/2020.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'fifo_comp_axi_s' (49#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'i2cmaster4' (50#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd:92]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2cmaster4_inst'. This will prevent further optimization [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:635]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core4' (51#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'fpga2' (52#1) [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.762 ; gain = 124.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1177.672 ; gain = 147.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1177.672 ; gain = 147.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1177.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/fpga.xdc]
Finished Parsing XDC File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/eth.xdc]
Finished Parsing XDC File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/eth.xdc]
Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
INFO: [Timing 38-2] Deriving generated clocks [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl:23]
Finished Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
Finished Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1270.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1270.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/\oddr[0].oddr_inst . (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/rgmii_phy_if.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/tx_mii_select_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_1g_rgmii.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_1_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_2_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_3_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_sync_reg_4_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_1_reg[0] . (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_2_reg[0] . (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_3_reg[0] . (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/\tx_sync_reg_4_reg[0] . (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/syn/eth_mac_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/eth_mac_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_inst/sync_reg_reg. (constraint file  C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/sync_reset.tcl, line 23).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-802] inferred FSM for state register 'stMain_reg' in module 'pmodAD2_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'stMain_reg' in module 'pmodAD2_ctrl__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'stMain_reg' in module 'pmodAD2_ctrl__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'icontrol_state0_reg' in module 'timestamp_patch_3'
INFO: [Synth 8-802] inferred FSM for state register 'icontrol_state1_reg' in module 'timestamp_patch_3'
INFO: [Synth 8-802] inferred FSM for state register 'icontrol_state2_reg' in module 'timestamp_patch_3'
INFO: [Synth 8-802] inferred FSM for state register 'ocontrol_state_reg' in module 'timestamp_patch_3'
INFO: [Synth 8-802] inferred FSM for state register 'ocontrol_state_reg' in module 'fifo_comp_axi_s'
INFO: [Synth 8-802] inferred FSM for state register 'icontrol_state_reg' in module 'fifo_comp_axi_s'
INFO: [Synth 8-802] inferred FSM for state register 'mcontrol_state_reg' in module 'fifo_comp_axi_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
          STATE_WAIT_END |                              110 |                              110
               STATE_IFG |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                             0000
                 ststart |                             0111 |                             0001
                 stwrite |                             0000 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0011 |                             0010
            stmnackstart |                             0100 |                             1001
                  stmack |                             0101 |                             0111
             stmnackstop |                             0110 |                             1000
                  ststop |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TWICtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stwait1 |                         00000001 |                             0001
                 stwait2 |                         00000010 |                             0010
                    stgo |                         00000100 |                             0011
                stconfig |                         00001000 |                             0100
                 stread1 |                         00010000 |                             0101
                 stread2 |                         00100000 |                             0111
                    stop |                         01000000 |                             1000
             stread1cont |                         10000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stMain_reg' using encoding 'one-hot' in module 'pmodAD2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stwait1 |                         00000001 |                             0001
                 stwait2 |                         00000010 |                             0010
                    stgo |                         00000100 |                             0011
                stconfig |                         00001000 |                             0100
                 stread1 |                         00010000 |                             0101
                 stread2 |                         00100000 |                             0111
                    stop |                         01000000 |                             1000
             stread1cont |                         10000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stMain_reg' using encoding 'one-hot' in module 'pmodAD2_ctrl__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stwait1 |                         00000001 |                             0001
                 stwait2 |                         00000010 |                             0010
                    stgo |                         00000100 |                             0011
                stconfig |                         00001000 |                             0100
                 stread1 |                         00010000 |                             0101
                 stread2 |                         00100000 |                             0111
                    stop |                         01000000 |                             1000
             stread1cont |                         10000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stMain_reg' using encoding 'one-hot' in module 'pmodAD2_ctrl__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
                wait_1st |                           000010 |                              001
             input_valid |                           000100 |                              011
                  concat |                           001000 |                              100
     store_packed_sample |                           010000 |                              101
             wait_others |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icontrol_state1_reg' using encoding 'one-hot' in module 'timestamp_patch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
                wait_1st |                           000010 |                              001
             input_valid |                           000100 |                              011
                  concat |                           001000 |                              100
     store_packed_sample |                           010000 |                              101
             wait_others |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icontrol_state2_reg' using encoding 'one-hot' in module 'timestamp_patch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
                wait_1st |                             0001 |                             0001
             wait_others |                             0010 |                             0010
            output_valid |                             0011 |                             0011
               out_chan0 |                             0100 |                             0100
            signal_chan0 |                             0101 |                             0101
               out_chan1 |                             0110 |                             0110
            signal_chan1 |                             0111 |                             0111
               out_chan2 |                             1000 |                             1000
            signal_chan2 |                             1001 |                             1001
                out_term |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ocontrol_state_reg' using encoding 'sequential' in module 'timestamp_patch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
                wait_1st |                           000010 |                              001
             input_valid |                           000100 |                              011
                  concat |                           001000 |                              100
     store_packed_sample |                           010000 |                              101
             wait_others |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icontrol_state0_reg' using encoding 'one-hot' in module 'timestamp_patch_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   init1 |                       0000000001 |                             0000
                   init2 |                       0000000010 |                             0001
                   init3 |                       0000000100 |                             0010
                   init4 |                       0000001000 |                             0011
                   init5 |                       0000010000 |                             0100
                   init6 |                       0000100000 |                             0101
             wait_empty1 |                       0001000000 |                             0110
             wait_empty2 |                       0010000000 |                             0111
             wait_empty3 |                       0100000000 |                             1000
                   ready |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mcontrol_state_reg' using encoding 'one-hot' in module 'fifo_comp_axi_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
                wait_1st |                           000010 |                              001
                valid_in |                           000100 |                              100
                 write_1 |                           001000 |                              101
                 write_2 |                           010000 |                              110
                 is_full |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icontrol_state_reg' using encoding 'one-hot' in module 'fifo_comp_axi_s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
                is_empty |                             0001 |                             0010
                wait_1st |                             0010 |                             0001
             header_send |                             0011 |                             1110
             header_wait |                             0100 |                             1111
                  read_1 |                             0101 |                             0011
                  read_2 |                             0110 |                             0100
              read_byte0 |                             0111 |                             0101
              read_byte1 |                             1000 |                             0110
              read_byte2 |                             1001 |                             0111
              read_byte3 |                             1010 |                             1000
              read_byte4 |                             1011 |                             1001
              read_byte5 |                             1100 |                             1010
              read_byte6 |                             1101 |                             1011
              read_byte7 |                             1110 |                             1100
               valid_out |                             1111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ocontrol_state_reg' using encoding 'sequential' in module 'fifo_comp_axi_s'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 14    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 147   
	   3 Input      1 Bit         XORs := 40    
	   4 Input      1 Bit         XORs := 26    
	   7 Input      1 Bit         XORs := 26    
	   6 Input      1 Bit         XORs := 24    
	   8 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 14    
	   9 Input      1 Bit         XORs := 12    
	  10 Input      1 Bit         XORs := 4     
	  12 Input      1 Bit         XORs := 8     
	  11 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 12    
	  17 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 10    
	  18 Input      1 Bit         XORs := 8     
	  14 Input      1 Bit         XORs := 6     
	  15 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 61    
	               13 Bit    Registers := 23    
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 283   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 1     
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	  11 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 16    
	   4 Input   48 Bit        Muxes := 1     
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 3     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 20    
	   8 Input   16 Bit        Muxes := 7     
	   5 Input   16 Bit        Muxes := 2     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 25    
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 98    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 1     
	  16 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 15    
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 31    
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 19    
	   8 Input    3 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 431   
	   4 Input    1 Bit        Muxes := 107   
	   3 Input    1 Bit        Muxes := 28    
	   8 Input    1 Bit        Muxes := 31    
	  21 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
	  11 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga2                                                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga2                                                                       | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst     | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst     | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst/\udp_checksum_gen_inst/payload_fifo  | mem_reg                                          | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_payload_fifo                                                 | mem_reg                                          | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3	    | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl. [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl. [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl. [C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/constrs_1/imports/fpga/lib/eth/lib/axis/syn/axis_async_fifo.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                 | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga2                                                                       | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|fpga2                                                                       | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst     | ip_addr_mem_reg                                  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst     | mac_addr_mem_reg                                 | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_complete_inst /udp_inst/\udp_checksum_gen_inst/payload_fifo  | mem_reg                                          | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\core_inst/udp_payload_fifo                                                 | mem_reg                                          | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+----------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                              | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4	 | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3	    | 
|\core_inst/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3	    | 
+-------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |BUFIO       |     1|
|3     |BUFR        |     1|
|4     |CARRY4      |   272|
|5     |FIFO36E1    |     1|
|6     |IDDR        |     5|
|7     |IDELAYCTRL  |     1|
|8     |IDELAYE2    |     5|
|9     |LUT1        |   186|
|10    |LUT2        |   522|
|11    |LUT3        |   571|
|12    |LUT4        |   253|
|13    |LUT5        |   351|
|14    |LUT6        |   851|
|15    |MMCME2_BASE |     1|
|16    |MUXF7       |     6|
|17    |ODDR        |     6|
|18    |PULLUP      |     6|
|19    |RAM128X1D   |     4|
|20    |RAM32M      |    17|
|21    |RAMB18E1    |     4|
|25    |RAMB36E1    |     6|
|30    |FDCE        |   629|
|31    |FDPE        |    23|
|32    |FDRE        |  2607|
|33    |FDSE        |   145|
|34    |IBUF        |     7|
|35    |IBUFG       |     1|
|36    |IOBUF       |     6|
|37    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 1270.793 ; gain = 147.281
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1270.793 ; gain = 240.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1270.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clk_ibufg_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1279.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 1279.984 ; gain = 249.594
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.runs/synth_1/fpga2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga2_utilization_synth.rpt -pb fpga2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 22:44:41 2020...
