Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Aysu, A., Wang, Y., Schaumont, P., Orshansky, M.","A new maskless debiasing method for lightweight physical unclonable functions",2017,"Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017",,, 7951812,"134","139",,,10.1109/HST.2017.7951812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025133270&doi=10.1109%2fHST.2017.7951812&partnerID=40&md5=bb40abf7814b966c5c005cb7235350ef",Conference Paper,Scopus,2-s2.0-85025133270
"Wang, Y., Caramanis, C., Orshansky, M.","Exploiting randomness in sketching for efficient hardware implementation of machine learning applications",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967038,"","",,,10.1145/2966986.2967038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001000749&doi=10.1145%2f2966986.2967038&partnerID=40&md5=63d2fd7446e00b97776ec16e17475e63",Conference Paper,Scopus,2-s2.0-85001000749
"Li, M., Wang, Y., Orshansky, M.","A Monte Carlo simulation flow for SEU analysis of sequential circuits",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a44,"","",,1,10.1145/2897937.2897967,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977126540&doi=10.1145%2f2897937.2897967&partnerID=40&md5=59820202c67110c2b1db704ec3d3e9e7",Conference Paper,Scopus,2-s2.0-84977126540
"Park, J., Orshansky, M.","Multiple attempt write strategy for low energy STT-RAM",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"163","168",,,10.1145/2902961.2903015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974715683&doi=10.1145%2f2902961.2903015&partnerID=40&md5=3884e32509d767cbb8b38e199f8500be",Conference Paper,Scopus,2-s2.0-84974715683
"Wang, Y., Caramanis, C., Orshansky, M.","PolyGP: Improving GP-based analog optimization through accurate high-order monomials and semidefinite relaxation",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459531,"1423","1428",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973597891&partnerID=40&md5=0c232c8506d06a73dfce1165acf4bc9a",Conference Paper,Scopus,2-s2.0-84973597891
"Park, J., Zheng, T., Erez, M., Orshansky, M.","Variation-tolerant write completion circuit for variable-energy write STT-RAM architecture",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","4", 7163324,"1351","1360",,1,10.1109/TVLSI.2015.2449739,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937684831&doi=10.1109%2fTVLSI.2015.2449739&partnerID=40&md5=91d14a672eed5cbd669082d064685363",Article,Scopus,2-s2.0-84937684831
"Miao, J., Gerstlauer, A., Orshansky, M.","Multi-level approximate logic synthesis under general error constraints",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001398,"504","510",,5,10.1109/ICCAD.2014.7001398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936877848&doi=10.1109%2fICCAD.2014.7001398&partnerID=40&md5=686d9f81dc9de71d81bcca94f4899284",Conference Paper,Scopus,2-s2.0-84936877848
"Wang, Y., Li, M., Yi, X., Song, Z., Orshansky, M., Caramanis, C.","Novel power grid reduction method based on L1 regularization",2015,"Proceedings - Design Automation Conference","2015-July",, 7167277,"","",,,10.1145/2744769.2744877,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088469&doi=10.1145%2f2744769.2744877&partnerID=40&md5=10fc446a7abffede155a454efd5dd195",Conference Paper,Scopus,2-s2.0-84944088469
"Singh, A.K., He, K., Caramanis, C., Orshansky, M.","Modeling and optimization techniques for yield-aware SRAM post-silicon tuning",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","8", 6856309,"1159","1167",,1,10.1109/TCAD.2014.2317571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904654560&doi=10.1109%2fTCAD.2014.2317571&partnerID=40&md5=72682a011f789f6c4d3b7f0aeb6f39da",Article,Scopus,2-s2.0-84904654560
"Wang, Y., Orshansky, M., Caramanis, C.","Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization",2014,"Proceedings - Design Automation Conference",,, 2593131,"","",,7,10.1145/2593069.2593131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903126295&doi=10.1145%2f2593069.2593131&partnerID=40&md5=96a3c05674059dcf46dcf62077fb4893",Conference Paper,Scopus,2-s2.0-84903126295
"Zheng, T., Park, J., Orshansky, M., Erez, M.","Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629299,"229","234",,22,10.1109/ISLPED.2013.6629299,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889598518&doi=10.1109%2fISLPED.2013.6629299&partnerID=40&md5=e576458c0603695c3bccecfa2e2c7ec0",Conference Paper,Scopus,2-s2.0-84889598518
"Miao, J., Gerstlauer, A., Orshansky, M.","Approximate logic synthesis under general error magnitude and frequency constraints",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691202,"779","786",,23,10.1109/ICCAD.2013.6691202,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893368533&doi=10.1109%2fICCAD.2013.6691202&partnerID=40&md5=bfd838b403e6bf34db40319450a64a82",Conference Paper,Scopus,2-s2.0-84893368533
"Kalyanaraman, M., Orshansky, M.","Novel strong PUF based on nonlinearity of MOSFET subthreshold operation",2013,"Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013",,, 6581558,"13","18",,13,10.1109/HST.2013.6581558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883720853&doi=10.1109%2fHST.2013.6581558&partnerID=40&md5=6ee79e350d789b6cfe6ec2025bafa88a",Conference Paper,Scopus,2-s2.0-84883720853
"Han, J., Orshansky, M.","Approximate computing: An emerging paradigm for energy-efficient design",2013,"Proceedings - 2013 18th IEEE European Test Symposium, ETS 2013",,, 6569370,"","",,151,10.1109/ETS.2013.6569370,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883335440&doi=10.1109%2fETS.2013.6569370&partnerID=40&md5=2e50edc0b5b3bd94ba83c788240c48d3",Conference Paper,Scopus,2-s2.0-84883335440
"Yousofshahi, M., Orshansky, M., Lee, K., Hassoun, S.","Gene modification identification under flux capacity uncertainty",2013,"Proceedings - Design Automation Conference",,, 45,"","",,,10.1145/2463209.2488789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879873504&doi=10.1145%2f2463209.2488789&partnerID=40&md5=5665a1413d813f24a7469d303a1d26b8",Conference Paper,Scopus,2-s2.0-84879873504
"He, K., Gerstlauer, A., Orshansky, M.","Low-energy digital filter design based on controlled timing error acceptance",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523603,"151","157",,,10.1109/ISQED.2013.6523603,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879597783&doi=10.1109%2fISQED.2013.6523603&partnerID=40&md5=97635f2f7f531f917d1d097335e355d7",Conference Paper,Scopus,2-s2.0-84879597783
"He, K., Gerstlauer, A., Orshansky, M.","Circuit-level timing-error acceptance for design of energy-efficient DCT/IDCT-based systems",2013,"IEEE Transactions on Circuits and Systems for Video Technology","23","6", 6422364,"961","974",,9,10.1109/TCSVT.2013.2243658,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878803444&doi=10.1109%2fTCSVT.2013.2243658&partnerID=40&md5=ce72d3c7793b408f9d9fec2f4da98936",Article,Scopus,2-s2.0-84878803444
"Yousofshahi, M., Orshansky, M., Lee, K., Hassoun, S.","Probabilistic strain optimization under constraint uncertainty",2013,"BMC Systems Biology","7",, 29,"","",,3,10.1186/1752-0509-7-29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875383513&doi=10.1186%2f1752-0509-7-29&partnerID=40&md5=dc931956858a46c396da6414ff0c52ed",Article,Scopus,2-s2.0-84875383513
"Banerjee, S., Agarwal, K.B., Orshansky, M.","Methods for joint optimization of mask and design targets for improving lithographic process window",2013,"Journal of Micro/Nanolithography, MEMS, and MOEMS","12","2", 023014,"","",,5,10.1117/1.JMM.12.2.023014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879529675&doi=10.1117%2f1.JMM.12.2.023014&partnerID=40&md5=64c9df428990e6ddfce2d3615116be8c",Article,Scopus,2-s2.0-84879529675
"Banerjee, S., Agarwal, K.B., Nassif, S., Orshansky, M.","Shape slack: A design-manufacturing co-optimization methodology using tolerance information",2013,"Journal of Micro/Nanolithography, MEMS, and MOEMS","12","1", 013014,"","",,,10.1117/1.JMM.12.1.013014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879959427&doi=10.1117%2f1.JMM.12.1.013014&partnerID=40&md5=06d2236ce2af051391900bdb3a5486d9",Article,Scopus,2-s2.0-84879959427
"Miao, J., He, K., Gerstlauer, A., Orshansky, M.","Modeling and synthesis of quality-energy optimal approximate adders",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386754,"728","735",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872352510&partnerID=40&md5=4af882eb4e7ff9bf53bd0444920efb79",Conference Paper,Scopus,2-s2.0-84872352510
"Park, J., Orshansky, M.","Abnormal ESD failure mode with low-voltage turn-on phenomenon of LDMOS output driver",2012,"IEEE International Reliability Physics Symposium Proceedings",,, 6241891,"EL.1.1","EL.1.4",,2,10.1109/IRPS.2012.6241891,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866613595&doi=10.1109%2fIRPS.2012.6241891&partnerID=40&md5=2e630709fd1a17a4de01b69f472591bf",Conference Paper,Scopus,2-s2.0-84866613595
"Singh, A.K., Ragab, K., Lok, M., Caramanis, C., Orshansky, M.","Predictable equation-based analog optimization based on explicit capture of modeling error statistics",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","10", 6303944,"1485","1498",,6,10.1109/TCAD.2012.2199115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866626816&doi=10.1109%2fTCAD.2012.2199115&partnerID=40&md5=9a44c40a774a3d93f4a5c2f91c952b45",Article,Scopus,2-s2.0-84866626816
"Ramalingam, A., Singh, A.K., Nassif, S.R., Nam, G.-J., Orshansky, M., Pan, D.Z.","An accurate sparse-matrix based framework for statistical static timing analysis",2012,"Integration, the VLSI Journal","45","4",,"365","375",,3,10.1016/j.vlsi.2011.03.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865114071&doi=10.1016%2fj.vlsi.2011.03.002&partnerID=40&md5=de9a14c492b3c8f652f26e81932b576e",Conference Paper,Scopus,2-s2.0-84865114071
"He, K., Gerstlauer, A., Orshansky, M.","Low-energy signal processing using circuit-level timing-error acceptance",2012,"ICICDT 2012 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6232873,"","",,4,10.1109/ICICDT.2012.6232873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864696023&doi=10.1109%2fICICDT.2012.6232873&partnerID=40&md5=1f0a96896359c125925bf53a9de51a5e",Conference Paper,Scopus,2-s2.0-84864696023
"Ragab, K., Gharpurey, R., Orshansky, M.","Embracing local variability to enable a robust high-gain positive-feedback amplifier: Design methodology and implementation",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187487,"143","150",,2,10.1109/ISQED.2012.6187487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863708536&doi=10.1109%2fISQED.2012.6187487&partnerID=40&md5=e6e8d9ae30fc649fdcaade0fa8a85bd2",Conference Paper,Scopus,2-s2.0-84863708536
"Banerjee, S., Agarwal, K.B., Orshansky, M.","Simultaneous OPC and decomposition for double exposure lithography",2011,"Proceedings of SPIE - The International Society for Optical Engineering","7973",, 79730E,"","",,,10.1117/12.879540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959283201&doi=10.1117%2f12.879540&partnerID=40&md5=714fd36af272acf446c2b8b5314f524d",Conference Paper,Scopus,2-s2.0-79959283201
"Banerjee, S., Agarwal, K.B., Nassif, S.R., Culp, J.A., Liebmann, L.W., Orshansky, M.","Coupling timing objectives with optical proximity correction for improved timing yield",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770710,"97","102",,2,10.1109/ISQED.2011.5770710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959214483&doi=10.1109%2fISQED.2011.5770710&partnerID=40&md5=635f2be5eb7c4cfe03a4a98964fa4da2",Conference Paper,Scopus,2-s2.0-79959214483
"He, K., Gerstlauer, A., Orshansky, M.","Controlled timing-error acceptance for low energy IDCT design",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763129,"758","763",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957542209&partnerID=40&md5=22fb550f4cecd3d0bb3b51adcf354d6d",Conference Paper,Scopus,2-s2.0-79957542209
"Banerjee, S., Agarwal, K., Orshansky, M.","Ground rule slack aware tolerance-driven optical proximity correction for local metal interconnects",2010,"Proceedings of the Custom Integrated Circuits Conference",,, 5617379,"","",,3,10.1109/CICC.2010.5617379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649863325&doi=10.1109%2fCICC.2010.5617379&partnerID=40&md5=3c10f6be07c2290795b4bff3c301d443",Conference Paper,Scopus,2-s2.0-78649863325
"Banerjee, S., Agarwal, K.B., Orshansky, M.","SMATO: Simultaneous mask and target optimization for improving lithographic process window",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654341,"100","106",,9,10.1109/ICCAD.2010.5654341,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650897179&doi=10.1109%2fICCAD.2010.5654341&partnerID=40&md5=d226ed255d6ac01618df9cf3f6d39221",Conference Paper,Scopus,2-s2.0-78650897179
"Lok, M., He, K., Mani, M., Caramanis, C., Orshansky, M.","Design of power-optimal buffers tunable to process variability",2010,"Proceedings of the 2010 IEEE Dallas Circuits and Systems Workshop: Design Automation, Methodologies and Manufacturability, DCAS 2010",,, 5955033,"","",,,10.1109/DCAS.2010.5955033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051963637&doi=10.1109%2fDCAS.2010.5955033&partnerID=40&md5=9e87d7b364fafbd1f487df41cc170e4c",Conference Paper,Scopus,2-s2.0-80051963637
"Singh, A.K., Lok, M., Ragab, K., Caramanis, C., Orshansky, M.","An algorithm for exploiting modeling error statistics to enable robust analog optimization",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654325,"62","69",,2,10.1109/ICCAD.2010.5654325,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650857703&doi=10.1109%2fICCAD.2010.5654325&partnerID=40&md5=fe872f3014a1e5fe8a49fbdabb27e527",Conference Paper,Scopus,2-s2.0-78650857703
"Basoglu, M., Orshansky, M., Erez, M.","NBTI-aware DVFS: A new approach to saving energy and increasing processor lifetime",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"253","258",,41,10.1145/1840845.1840898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957939137&doi=10.1145%2f1840845.1840898&partnerID=40&md5=d58733af988a7d9a4860d39aaaad0b58",Conference Paper,Scopus,2-s2.0-77957939137
"Banerjee, S., Agarwal, K.B., Sze, C.-N., Nassif, S., Orshansky, M.","A methodology for propagating design tolerances to shape tolerances for use in manufacturing",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457002,"1273","1278",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953093633&partnerID=40&md5=fcc8e4002d6002ef32eeb9cf8f8f27ad",Conference Paper,Scopus,2-s2.0-77953093633
"Singh, A.K., He, K., Caramanis, C., Orshansky, M.","Mitigation of intra-array SRAM variability using adaptive voltage architecture",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361227,"637","644",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349111804&partnerID=40&md5=6754b962610125543245a7de1329f486",Conference Paper,Scopus,2-s2.0-76349111804
"Orshansky, M., Wang, W.-S.","Statistical analysis of circuit timing using majorization",2009,"Communications of the ACM","52","8",,"95","100",,2,10.1145/1536616.1536641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69149088515&doi=10.1145%2f1536616.1536641&partnerID=40&md5=c31e192de149e68db7c64be0a565efef",Article,Scopus,2-s2.0-69149088515
"Banerjee, S., Agarwal, K.B., Culp, J.A., Elakkumanan, P., Liebmann, L.W., Orshansky, M.","Compensating non-optical effects using electrically-driven optical proximity correction",2009,"Proceedings of SPIE - The International Society for Optical Engineering","7275",, 72750E,"","",,3,10.1117/12.814872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749096505&doi=10.1117%2f12.814872&partnerID=40&md5=3d09f75034297b014aeed8f4af6acb17",Conference Paper,Scopus,2-s2.0-66749096505
"Banerjee, S., Elakkumanan, P., Liebmann, L.W., Orshansky, M.","Electrically driven optical proximity correction based on linear programming",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681617,"473","479",,14,10.1109/ICCAD.2008.4681617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849083022&doi=10.1109%2fICCAD.2008.4681617&partnerID=40&md5=c1d8de7b1a0ef0c120ad595ed3a74679",Conference Paper,Scopus,2-s2.0-57849083022
"Orshansky, M., Nassif, S.R., Boning, D.","Design for manufacturability and statistical design: A constructive approach",2008,"Design for Manufacturability and Statistical Design: A Constructive Approach",,,,"1","316",,110,10.1007/978-0-387-69011-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891379307&doi=10.1007%2f978-0-387-69011-7&partnerID=40&md5=262c0c5873dc3825297ca4a1fecd3eed",Book,Scopus,2-s2.0-84891379307
"Singh, A., Zeineddine, H.A., Aziz, A., Vishwanath, S., Orshansky, M.","A heterogeneous CMOS-CNT architecture utilizing novel coding of boolean functions",2008,"2007 IEEE International Symposium on Nanoscale Architectures, NANOARCH",,, 4400852,"15","20",,4,10.1109/NANOARCH.2007.4400852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50849105408&doi=10.1109%2fNANOARCH.2007.4400852&partnerID=40&md5=186fedee3e6266fc5ace21d5b685ffb7",Conference Paper,Scopus,2-s2.0-50849105408
"Zhang, B., Orshansky, M.","Modeling of NBTI-induced PMOS degradation under arbitrary dynamic temperature variation",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479836,"774","779",,25,10.1109/ISQED.2008.4479836,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749105251&doi=10.1109%2fISQED.2008.4479836&partnerID=40&md5=ca3042418ad16eb216ce64f940930758",Conference Paper,Scopus,2-s2.0-49749105251
"Shanbhag, N.R., Mitra, S., de Veciana, G., Orshansky, M., Marculescu, R., Roychowdhury, J., Jones, D., Rabaey, J.M.","The search for alternative computational paradigms",2008,"IEEE Design and Test of Computers","25","4",,"334","343",,19,10.1109/MDT.2008.113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549083029&doi=10.1109%2fMDT.2008.113&partnerID=40&md5=3ff5939a19ce6d0081fdad8e93f2854a",Article,Scopus,2-s2.0-49549083029
"Banerjee, S., Elakkumanan, P., Chidambarrao, D., Culp, J., Orshansky, M.","Analysis of systematic variation and impact on circuit performance",2008,"Proceedings of SPIE - The International Society for Optical Engineering","6925",, 69250K,"","",,5,10.1117/12.772075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43249128377&doi=10.1117%2f12.772075&partnerID=40&md5=803b6b975a1b81c277442f3f80be2fde",Conference Paper,Scopus,2-s2.0-43249128377
"Banerjee, S., Elakkumanan, P., Liebmann, L.W., Culp, J.A., Orshansky, M.","Electrically driven optical proximity correction",2008,"Proceedings of SPIE - The International Society for Optical Engineering","6925",, 69251W,"","",,15,10.1117/12.790786,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43249131736&doi=10.1117%2f12.790786&partnerID=40&md5=bfb05230cb07d316785689987ddd8235",Conference Paper,Scopus,2-s2.0-43249131736
"Mani, M., Orshansky, M.","Winning the power struggle in an uncertain era",2007,"Closing the Power Gap Between ASIC and Custom: Tools and Techniques for Low Power Design",,,,"299","322",,,10.1007/978-0-387-68953-1_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892339375&doi=10.1007%2f978-0-387-68953-1_12&partnerID=40&md5=f3890934507e95b61711653b9073cb99",Book Chapter,Scopus,2-s2.0-84892339375
"Mani, M., Devgan, A., Orshansky, M., Zhan, Y.","A statistical algorithm for power- And timing-limited parametric yield optimization of large integrated circuits",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","10",,"1790","1802",,14,10.1109/TCAD.2007.895797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748850613&doi=10.1109%2fTCAD.2007.895797&partnerID=40&md5=513278730159e2471c63753632839f49",Article,Scopus,2-s2.0-34748850613
"Tayade, R.G., Kalyanam, V.K., Nassif, S., Orshansky, M., Abraham, J.","Estimating path delay distribution considering coupling noise",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228804,"61","66",,1,10.1145/1228784.1228804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748887647&doi=10.1145%2f1228784.1228804&partnerID=40&md5=1a3a162664cb39abd5baaf5e461f7c8e",Conference Paper,Scopus,2-s2.0-34748887647
"Ramalingam, A., Singh, A.K., Nassif, S.R., Orshansky, M., Pan, D.Z.","Accurate waveform modeling using singular value decomposition with applications to timing analysis",2007,"Proceedings - Design Automation Conference",,, 4261161,"148","153",,9,10.1109/DAC.2007.375142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547382539&doi=10.1109%2fDAC.2007.375142&partnerID=40&md5=53202636b5189d8c08c8b98b99e9524e",Conference Paper,Scopus,2-s2.0-34547382539
"Constantinides, K., Plaza, S., Blome, J., Bertacco, V., Mahlke, S., Austin, T., Zhang, B., Orshansky, M.","Architecting a Reliable CMP Switch Architecture",2007,"ACM Transactions on Architecture and Code Optimization","4","1",,"2","",,6,10.1145/1216544.1216545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649634851&doi=10.1145%2f1216544.1216545&partnerID=40&md5=a9365a776f4ad852a9868824c20164e6",Article,Scopus,2-s2.0-67649634851
"Orshansky, M.","Statistical minimization of total power under timing yield constraints",2006,"2006 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT'06",,, 1669405,"","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42749108144&partnerID=40&md5=d349e4d8c6506dac11e89cf52d5b3a8f",Conference Paper,Scopus,2-s2.0-42749108144
"Wang, W.-S., Orshansky, M.","Path-based statistical timing analysis handling arbitrary delay correlations: Theory and implementation",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2976","2988",,5,10.1109/TCAD.2006.882585,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845661560&doi=10.1109%2fTCAD.2006.882585&partnerID=40&md5=c76406be5d96b1bd287a7e5c4e050b02",Article,Scopus,2-s2.0-33845661560
"Wang, W.-S., Orshansky, M.","Robust estimation of parametric yield under limited descriptions of uncertainty",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110141,"884","890",,11,10.1109/ICCAD.2006.320093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149099833&doi=10.1109%2fICCAD.2006.320093&partnerID=40&md5=80545301b1f3d15351bb0c786f1d8e04",Conference Paper,Scopus,2-s2.0-46149099833
"Zhang, B., Arapostathis, A., Nassif, S., Orshansky, M.","Analytical modeling of SRAM dynamic stability",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110192,"315","322",,52,10.1109/ICCAD.2006.320052,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149119897&doi=10.1109%2fICCAD.2006.320052&partnerID=40&md5=aa55f51b4bf6596df655b896256ac431",Conference Paper,Scopus,2-s2.0-46149119897
"Mani, M., Singh, A.K., Orshansky, M.","Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110148,"19","26",,43,10.1109/ICCAD.2006.320100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149117523&doi=10.1109%2fICCAD.2006.320100&partnerID=40&md5=814cf223f8e93dfbd2c12ea573a340e7",Conference Paper,Scopus,2-s2.0-46149117523
"Singh, A.K., Mani, M., Puri, R., Orshansky, M.","Gain-based technology mapping for minimum runtime leakage under input vector uncertainty",2006,"Proceedings - Design Automation Conference",,,,"522","527",,1,10.1145/1146909.1147046,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547169622&doi=10.1145%2f1146909.1147046&partnerID=40&md5=23ad12351e6a2fa3ce99cc2ea446d68e",Conference Paper,Scopus,2-s2.0-34547169622
"Zhang, B., Wang, W.-S., Orshansky, M.","FASER: Fast analysis of soft error susceptibility for cell-based designs",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613227,"755","760",,122,10.1109/ISQED.2006.64,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886730497&doi=10.1109%2fISQED.2006.64&partnerID=40&md5=ec2925f84bddddca20ab39d0e5cf8a78",Conference Paper,Scopus,2-s2.0-84886730497
"Wang, W.-S., Kreinovich, V., Orshansky, M.","Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty",2006,"Proceedings - Design Automation Conference",,,,"161","166",,16,10.1145/1146909.1146954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547179013&doi=10.1145%2f1146909.1146954&partnerID=40&md5=8110c9647fb989918bf3c0b727f15dcb",Conference Paper,Scopus,2-s2.0-34547179013
"Ramalingam, A., Nam, G.-J., Singh, A.K., Orshansky, M., Nassif, S.R., Pan, D.Z.","An accurate sparse matrix based framework for statistical static timing analysis",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110179,"231","236",,30,10.1109/ICCAD.2006.320141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547264998&doi=10.1109%2fICCAD.2006.320141&partnerID=40&md5=920ea86ed12ae17b2b37225fa949b1b1",Conference Paper,Scopus,2-s2.0-34547264998
"Orshansky, M., Wang, W.-S., Ceberio, M., Xiang, G.","Interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips",2006,"Proceedings of the ACM Symposium on Applied Computing","2",,,"1645","1649",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751027723&partnerID=40&md5=473ff47bc57c406090c01d2665bf191d",Conference Paper,Scopus,2-s2.0-33751027723
"Kim, J., Orshansky, M.","Towards formal probabilistic power-performance design space exploration",2006,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","2006",,,"229","234",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750918134&partnerID=40&md5=7e8585b55b636a76001d598e885bf618",Conference Paper,Scopus,2-s2.0-33750918134
"Mani, M., Sharma, M., Orshansky, M.","Application of fast SOCP based statistical sizing in the microprocessor design flow",2006,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","2006",,,"372","375",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750910902&partnerID=40&md5=5bc9bda80ab8f8b7b2d0403dee9c9fab",Conference Paper,Scopus,2-s2.0-33750910902
"Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., Orshansky, M.","Bulletproof: A defecttolerant CMP switch architecture",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598108,"3","14",,97,10.1109/HPCA.2006.1598108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748849061&doi=10.1109%2fHPCA.2006.1598108&partnerID=40&md5=72076cae5a61f65b3c60a20f1056a95c",Conference Paper,Scopus,2-s2.0-33748849061
"Mani, M., Devgan, A., Orshansky, M.","An efficient algorithm for statistical minimization of total power under timing yield constraints",2005,"Proceedings - Design Automation Conference",,, 19.1,"309","314",,89,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944441297&partnerID=40&md5=b46ccdb245e685b991c523db335ad6e0",Conference Paper,Scopus,2-s2.0-27944441297
"Singh, A.K., Mani, M., Orshansky, M.","Statistical technology mapping for parametric yield",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560121,"510","517",,4,10.1109/ICCAD.2005.1560121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751404863&doi=10.1109%2fICCAD.2005.1560121&partnerID=40&md5=99db5fbe66ba343b7a466dcda29feced",Conference Paper,Scopus,2-s2.0-33751404863
"Mani, M., Orshansky, M., Devgan, A.","An efficient algorithm for statistical minimization of total power under timing yield constraints",2005,"Electronic Engineering Times",,"1385",,"36","42",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24644510658&partnerID=40&md5=eebeec62c54e273dfa721fdadde06149",Review,Scopus,2-s2.0-24644510658
"Mani, M., Orshansky, M.","A new statistical optimization algorithm for gate sizing",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"272","277",,44,10.1109/ICCD.2004.1347933,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644377645&doi=10.1109%2fICCD.2004.1347933&partnerID=40&md5=07ffb3b5399b5f61b5e4bf94ef2a54bf",Conference Paper,Scopus,2-s2.0-17644377645
"Liu, M., Wang, W.-S., Orshansky, M.","Leakage power reduction by dual-Vth designs under probabilistic analysis of Vth variation",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 1.1,"2","7",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244362711&partnerID=40&md5=978278fac570f312b8cc5f5cdcc077b0",Conference Paper,Scopus,2-s2.0-16244362711
"Orshansky, M., Bandyopadhyay, A.","Fast statistical timing analysis handling arbitrary delay correlations",2004,"Proceedings - Design Automation Conference",,,,"337","342",,77,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444323973&partnerID=40&md5=ed9d0d8780df6393c04dbd78988489af",Conference Paper,Scopus,2-s2.0-4444323973
"Orshansky, M., Milor, L., Hu, C.","Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction",2004,"IEEE Transactions on Semiconductor Manufacturing","17","1",,"2","11",,62,10.1109/TSM.2003.822735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342287051&doi=10.1109%2fTSM.2003.822735&partnerID=40&md5=2cdbc3a4318067cd29fbc23f03349497",Article,Scopus,2-s2.0-1342287051
"Liu, M., Wang, W.-S., Orshansky, M.","Leakage Power Reduction by Dual-Vth Designs under Probabilistic Analysis of Vth Variation",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349298,"2","7",,6,10.1109/LPE.2004.240694,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932168626&doi=10.1109%2fLPE.2004.240694&partnerID=40&md5=cc65301836182989652ec16709571de0",Conference Paper,Scopus,2-s2.0-84932168626
"Nguyen, D., Davare, A., Orshansky, M., Chinnery, D., Thompson, B., Keutzer, K.","Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"158","163",,115,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359159&partnerID=40&md5=dc9c1d5b47f733b98ab1e382a1e9bd28",Conference Paper,Scopus,2-s2.0-1542359159
"Cao, Y., Orshansky, M., Sato, T., Sylvester, D., Hu, C.","Spice up your MOSFET modelling",2003,"IEEE Circuits and Devices Magazine","19","4",,"17","23",,5,10.1109/MCD.2003.1217613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042921255&doi=10.1109%2fMCD.2003.1217613&partnerID=40&md5=9bd11195fd06866325ba5eecb416fd53",Article,Scopus,2-s2.0-0042921255
"Keutzer, K., Orshansky, M.","From Blind Certainty to Informed Uncertainty",2002,"ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems",,,,"37","41",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141649459&partnerID=40&md5=9119839185163365e513df47b6206a72",Conference Paper,Scopus,2-s2.0-0141649459
"Orshansky, M., Keutzer, K.","A general probabilistic framework for worst case timing analysis",2002,"Proceedings - Design Automation Conference",,,,"556","561",,154,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036049629&partnerID=40&md5=66824e0ff377a0d7cae02c7a33d06222",Conference Paper,Scopus,2-s2.0-0036049629
"Orshansky, M., Milor, L., Chen, P., Keutzer, K., Hu, C.","Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","5",,"544","553",,99,10.1109/43.998626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036575868&doi=10.1109%2f43.998626&partnerID=40&md5=1dd3a582f79e72b7c6e54f3c7fceb965",Article,Scopus,2-s2.0-0036575868
"Orshansky, M., An, J., Jiang, C., Liu, B., Riccobene, C., Hu, C.","Efficient generation of pre-silicon MOS model parameters for early circuit design",2001,"IEEE Journal of Solid-State Circuits","36","1",,"156","159",,11,10.1109/4.896243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035114926&doi=10.1109%2f4.896243&partnerID=40&md5=926760dae946f33ee2e5a437ac71276f",Article,Scopus,2-s2.0-0035114926
"Cao, Yu., Sato, Takashi, Orshansky, Michael, Sylvester, Dennis, Hu, Chenming","New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"201","204",,397,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033712799&partnerID=40&md5=f3789c536170764ee784a18e7c23358f",Conference Paper,Scopus,2-s2.0-0033712799
"Orshansky, M., Milor, L., Chen, P., Keutzer, K., Hu, C.","Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896452,"62","67",,54,10.1109/ICCAD.2000.896452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474970&doi=10.1109%2fICCAD.2000.896452&partnerID=40&md5=c0fef7173ab892d3b55fdcc4a54851e4",Conference Paper,Scopus,2-s2.0-0034474970
"Orshansky, Michael, Milor, Linda, Brodsky, Michael, Nguyen, Ly, Hill, Gene, Peng, Yeng, Hu, Chenming","Characterization of spatial CD variability, spatial mask-level correction, and improvement of circuit performance",2000,"Proceedings of SPIE - The International Society for Optical Engineering","4000",,,"I/","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033713402&partnerID=40&md5=0507721f13697d250ba312bb29ff2d68",Conference Paper,Scopus,2-s2.0-0033713402
"Orshansky, M., Chen, J.C., Hu, C.","Direct sampling methodology for statistical analysis of scaled CMOS technologies",1999,"IEEE Transactions on Semiconductor Manufacturing","12","4",,"403","408",,19,10.1109/66.806117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033340434&doi=10.1109%2f66.806117&partnerID=40&md5=ecac0dbdf80a173e34f780d65baeab9d",Article,Scopus,2-s2.0-0033340434
"Orshansky, Michael, Spanos, Costas, Hu, Chenming","Circuit performance variability decomposition",1999,"International Workshop on Statistical Metrology, Proceedings, IWSM",,"99 TH8391",,"10","13",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033310859&partnerID=40&md5=bf0cba539b13f14638bf96f5147d38bc",Conference Paper,Scopus,2-s2.0-0033310859
"Orshansky, Michael, Milor, Linda, Nguyen, Ly, Hill, Gene, Peng, Yeng, Hu, Chenming","Intra-field gate CD variability and its impact on circuit performance",1999,"Technical Digest - International Electron Devices Meeting",,,,"479","482",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033315074&partnerID=40&md5=2c3eb1b135d2968768a6087ef7112291",Conference Paper,Scopus,2-s2.0-0033315074
"Orshansky, Michael, Chen, James C., Hu, Chenming, Wan, Daniel, Bendix, Peter","Approaches to statistical circuit analysis for deep sub-micron technologies",1998,"International Workshop on Statistical Metrology, Proceedings, IWSM",,,,"6","9",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032263284&partnerID=40&md5=a2fc72710f00ac199809619ce044fd28",Article,Scopus,2-s2.0-0032263284
"Orshansky, Michael, Sinitsky, Dennis, Scrobohaci, Paul, Bokor, Jeffrey, Hu, Chenming","Impact of velocity overshoot, polysilicon depletion, and inversion layer quantization on NMOSFET scaling",1998,"Annual Device Research Conference Digest",,,,"18","19",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032320123&partnerID=40&md5=27ff23faf723679ed1af5ab341f563a7",Conference Paper,Scopus,2-s2.0-0032320123
"Orshansky, Michael, Chen, James C., Hu, Chenming","Statistical performance simulation methodology for VLSI circuits",1998,"Proceedings - Design Automation Conference",,,,"402","407",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031623458&partnerID=40&md5=47239e6122656a29f72bc0b8af08bfea",Conference Paper,Scopus,2-s2.0-0031623458
"Chen, James, Orshansky, Michael, Hu, Chenming, Wan, C.-P.","Statistical circuit characterization for deep-submicron CMOS designs",1998,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"90","91",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031707669&partnerID=40&md5=5f5a5ca8267a48f7faea6737c275077a",Conference Paper,Scopus,2-s2.0-0031707669
"Sinitsky, D., Assaderaghi, F., Orshansky, M., Bokor, J., Hu, C.","Velocity overshoot of electrons and holes in Si inversion layers",1997,"Solid-State Electronics","41","8",,"1119","1125",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031206710&partnerID=40&md5=4373ceacf13b3e8963b90b248f073a8b",Article,Scopus,2-s2.0-0031206710
"Sinitsky, Dennis, Assaderaghi, Fariborz, Orshansky, Michael, Bokor, Jeffrey, Hu, Chenming","Extension of BSIM3 model incorporating velocity overshoot",1997,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings",,,,"307","310",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030702453&partnerID=40&md5=8378b92843fdd25331858c5ed2b7bd8b",Conference Paper,Scopus,2-s2.0-0030702453
