
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Fri Nov 17 09:39:32 2023
Host:		racs11 (x86_64 w/Linux 4.18.0-348.7.1.el8_5.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E3-1240 V2 @ 3.40GHz 8192KB)
OS:		CentOS Linux release 8.5.2111

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog encounter/top.v.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell top
<CMD> set init_mmmc_file encounter/top.v.mmode.tcl
<CMD> set init_lef_file {/local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.tech.lef /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.macro.mod.lef}
<CMD> set fp_core_cntl aspect
<CMD> set fp_aspect_ratio 1.0000
<CMD> set extract_shrink_factor 1.0
<CMD> set init_assign_buffer 0
<CMD> set init_cpf_file {}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=11/17 09:40:17, mem=814.3M)
#% End Load MMMC data ... (date=11/17 09:40:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.6M, current mem=814.6M)
_default_rc_corner_

Loading LEF file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.tech.lef ...

Loading LEF file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.macro.mod.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 17 09:40:17 2023
viaInitial ends at Fri Nov 17 09:40:17 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from encounter/top.v.mmode.tcl
Reading default_library_set timing library '/local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary_typical.lib' ...
Read 135 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=21.0M, fe_cpu=0.26min, fe_real=0.75min, fe_mem=915.8M) ***
#% Begin Load netlist data ... (date=11/17 09:40:17, mem=831.7M)
*** Begin netlist parsing (mem=915.8M) ***
Created 135 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'encounter/top.v.v'

*** Memory Usage v#2 (Current mem = 918.809M, initial mem = 278.039M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=918.8M) ***
#% End Load netlist data ... (date=11/17 09:40:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=841.9M, current mem=841.9M)
Set top cell to top.
Hooked 135 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 136 modules.
** info: there are 13611 stdCell insts.

*** Memory Usage v#2 (Current mem = 963.723M, initial mem = 278.039M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: _default_view_
    RC-Corner Name        : _default_rc_corner_
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'encounter/top.v._default_constraint_mode_.sdc' ...
Current (total cpu=0:00:16.3, real=0:00:46.0, peak res=1072.3M, current mem=1072.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File encounter/top.v._default_constraint_mode_.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File encounter/top.v._default_constraint_mode_.sdc, Line 10).

top
INFO (CTE): Reading of timing constraints file encounter/top.v._default_constraint_mode_.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.8M, current mem=1079.8M)
Current (total cpu=0:00:16.3, real=0:00:46.0, peak res=1079.8M, current mem=1079.8M)
Total number of combinational cells: 100
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=11/17 09:40:18, mem=1109.8M)
#% End Load MMMC data ... (date=11/17 09:40:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.8M, current mem=1109.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -d 146 146 5 5 5 5
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -d 145.92 146.02 4.94 5.04 4.94 5.04
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -nets {VDD VSS} -follow io -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 1 -spacing 1 -offset 0.5 -threshold auto
#% Begin addRing (date=11/17 09:40:49, mem=1130.5M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner will calculate offsets from I/O rows.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1227.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/17 09:40:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1132.9M, current mem=1132.9M)
<CMD> sroute -nets {VDD VSS} -connect {blockPin padPin padRing corePin floatingStripe} -allowJogging true -allowLayerChange true -blockPin useLef -targetViaLayerRange {M1 M8}
#% Begin sroute (date=11/17 09:40:49, mem=1133.5M)
*** Begin SPECIAL ROUTE on Fri Nov 17 09:40:49 2023 ***
SPECIAL ROUTE ran on directory: /local/home/agra/parvin/Paul/EPFL_Bench/sqrt/Par
SPECIAL ROUTE ran on machine: racs11 (Linux 4.18.0-348.7.1.el8_5.x86_64 Xeon 3.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2370.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 135 macros, 34 used
Read in 33 components
  33 core components: 33 unplaced, 0 placed, 0 fixed
Read in 192 logical pins
Read in 192 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 196
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 98
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2395.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 294 wires.
ViaGen created 196 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       294      |       NA       |
|  via1  |       196      |        0       |
+--------+----------------+----------------+
#% End sroute (date=11/17 09:40:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=1160.3M, current mem=1153.3M)
<CMD> addWellTap -cell TAPCELL_X1 -cellInterval 5
Estimated cell power/ground rail width = 0.197 um
**WARN: (IMPSP-5134):	Setting cellInterval to 4.940 (microns) as a multiple of cell TAPCELL_X1's techSite 'FreePDK45_38x28_10R_NP_162NW_34O' width of 0.190 microns
Type 'man IMPSP-5134' for more detail.
For 2813 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 2813 well-taps <TAPCELL_X1> cells (prefix WELLTAP).
<CMD> setPlaceMode -fp false
<CMD> setPlaceMode -placeIoPins true
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 2813 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1285.9M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1290.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1295.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 4232 (30.8%) nets
3		: 7884 (57.3%) nets
4     -	14	: 1518 (11.0%) nets
15    -	39	: 15 (0.1%) nets
40    -	79	: 89 (0.6%) nets
80    -	159	: 22 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=16424 (2813 fixed + 13611 movable) #buf cell=0 #inv cell=647 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=13760 #term=46076 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=192
stdCell: 16424 single + 0 double + 0 multi
Total standard cell length = 9.7590 (mm), area = 0.0137 (mm^2)
Average module density = 0.730.
Density for the design = 0.730.
       = stdcell_area 48550 sites (12914 um^2) / alloc_area 66547 sites (17702 um^2).
Pin Density = 0.6634.
            = total # of pins 46076 / total area 69452.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.125e-09 (6.05e-10 5.20e-10)
              Est.  stn bbox = 1.158e-09 (6.19e-10 5.39e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
Iteration  2: Total net bbox = 1.125e-09 (6.05e-10 5.20e-10)
              Est.  stn bbox = 1.158e-09 (6.19e-10 5.39e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
Iteration  3: Total net bbox = 4.049e+02 (2.38e+02 1.67e+02)
              Est.  stn bbox = 5.349e+02 (3.16e+02 2.19e+02)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1282.8M
Active setup views:
    _default_view_
Iteration  4: Total net bbox = 4.642e+04 (2.28e+04 2.36e+04)
              Est.  stn bbox = 6.876e+04 (3.40e+04 3.48e+04)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1282.8M
Iteration  5: Total net bbox = 4.585e+04 (2.00e+04 2.58e+04)
              Est.  stn bbox = 7.027e+04 (3.19e+04 3.84e+04)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1282.8M
Iteration  6: Total net bbox = 4.804e+04 (2.25e+04 2.55e+04)
              Est.  stn bbox = 7.302e+04 (3.49e+04 3.81e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1283.8M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 5.247e+04 (2.42e+04 2.83e+04)
              Est.  stn bbox = 7.836e+04 (3.71e+04 4.13e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1283.8M
Iteration  8: Total net bbox = 5.247e+04 (2.42e+04 2.83e+04)
              Est.  stn bbox = 7.836e+04 (3.71e+04 4.13e+04)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1301.3M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 5.189e+04 (2.41e+04 2.78e+04)
              Est.  stn bbox = 7.786e+04 (3.70e+04 4.09e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1328.8M
Iteration 10: Total net bbox = 5.189e+04 (2.41e+04 2.78e+04)
              Est.  stn bbox = 7.786e+04 (3.70e+04 4.09e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1328.8M
Iteration 11: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
              Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1328.8M
Iteration 12: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
              Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1328.8M
Iteration 13: Total net bbox = 6.324e+04 (3.00e+04 3.32e+04)
              Est.  stn bbox = 8.867e+04 (4.27e+04 4.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1328.8M
*** cost = 6.324e+04 (3.00e+04 3.32e+04) (cpu for global=0:00:21.2) real=0:00:22.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:13.4 real: 0:00:13.4
Core Placement runtime cpu: 0:00:14.1 real: 0:00:15.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:42.6 mem=1344.8M) ***
Total net bbox length = 6.324e+04 (2.998e+04 3.326e+04) (ext = 1.609e+03)
Move report: Detail placement moves 13611 insts, mean move: 0.71 um, max move: 6.95 um
	Max move on inst (g414789): (35.27, 74.81) --> (41.99, 75.04)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1344.8MB
Summary Report:
Instances move: 13611 (out of 13611 movable)
Instances flipped: 0
Mean displacement: 0.71 um
Max displacement: 6.95 um (Instance: g414789) (35.2725, 74.8125) -> (41.99, 75.04)
	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI221_X4
Total net bbox length = 6.203e+04 (2.843e+04 3.360e+04) (ext = 1.588e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1344.8MB
*** Finished refinePlace (0:00:44.9 mem=1344.8M) ***
*** End of Placement (cpu=0:00:24.5, real=0:00:26.0, mem=1344.8M) ***
default core: bins with density > 0.750 = 35.00 % ( 35 / 100 )
Density distribution unevenness ratio = 3.822%
*** Free Virtual Timing Model ...(mem=1344.8M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13760 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.361480e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         4( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1335.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1335.25 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1335.25 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1335.25 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1335.25 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1335.25 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1335.25 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[NR-eGR] metal2  (2V) length: 2.349473e+04um, number of vias: 51258
[NR-eGR] metal3  (3H) length: 3.410003e+04um, number of vias: 11436
[NR-eGR] metal4  (4V) length: 1.666868e+04um, number of vias: 826
[NR-eGR] metal5  (5H) length: 1.865500e+03um, number of vias: 711
[NR-eGR] metal6  (6V) length: 3.876670e+03um, number of vias: 42
[NR-eGR] metal7  (7H) length: 7.680500e+01um, number of vias: 25
[NR-eGR] metal8  (8V) length: 2.259600e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.030838e+04um, number of vias: 110182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 1335.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> ::goMC::is_advanced_metrics_collection_enabled
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -quiet -place_global_exp_timing_effort_high_v2
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 1298.2M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setPlaceMode -place_design_floorplan_mode  false
setPlaceMode -place_global_place_io_pins   true
setAnalysisMode -analysisType              single
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 2813 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 4232 (30.8%) nets
3		: 7884 (57.3%) nets
4     -	14	: 1518 (11.0%) nets
15    -	39	: 15 (0.1%) nets
40    -	79	: 89 (0.6%) nets
80    -	159	: 22 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=16424 (2813 fixed + 13611 movable) #buf cell=0 #inv cell=647 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=13760 #term=46076 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=192
stdCell: 16424 single + 0 double + 0 multi
Total standard cell length = 9.7590 (mm), area = 0.0137 (mm^2)
Average module density = 0.731.
Density for the design = 0.731.
       = stdcell_area 48550 sites (12914 um^2) / alloc_area 66421 sites (17668 um^2).
Pin Density = 0.6634.
            = total # of pins 46076 / total area 69452.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.042e+04 (2.51e+04 2.53e+04)
              Est.  stn bbox = 6.125e+04 (3.06e+04 3.07e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1308.8M
Iteration  2: Total net bbox = 5.042e+04 (2.51e+04 2.53e+04)
              Est.  stn bbox = 6.125e+04 (3.06e+04 3.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  3: Total net bbox = 3.391e+04 (1.67e+04 1.72e+04)
              Est.  stn bbox = 4.789e+04 (2.38e+04 2.41e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1330.0M
Iteration  4: Total net bbox = 5.018e+04 (2.20e+04 2.82e+04)
              Est.  stn bbox = 7.565e+04 (3.46e+04 4.11e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1349.9M
Iteration  5: Total net bbox = 4.929e+04 (2.23e+04 2.69e+04)
              Est.  stn bbox = 7.495e+04 (3.51e+04 3.99e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1349.9M
Iteration  6: Total net bbox = 5.049e+04 (2.36e+04 2.69e+04)
              Est.  stn bbox = 7.652e+04 (3.66e+04 3.99e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1333.9M
Iteration  7: Total net bbox = 5.293e+04 (2.44e+04 2.86e+04)
              Est.  stn bbox = 7.892e+04 (3.73e+04 4.16e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1333.9M
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 13760
End delay calculation. (MEM=1397.76 CPU=0:00:01.8 REAL=0:00:02.0)
Iteration  8: Total net bbox = 5.293e+04 (2.44e+04 2.86e+04)
              Est.  stn bbox = 7.892e+04 (3.73e+04 4.16e+04)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1389.8M
Iteration  9: Total net bbox = 5.210e+04 (2.41e+04 2.80e+04)
              Est.  stn bbox = 7.809e+04 (3.70e+04 4.11e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1389.8M
Iteration 10: Total net bbox = 5.210e+04 (2.41e+04 2.80e+04)
              Est.  stn bbox = 7.809e+04 (3.70e+04 4.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
Iteration 11: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
              Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1389.8M
Iteration 12: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
              Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
Iteration 13: Total net bbox = 6.309e+04 (2.97e+04 3.34e+04)
              Est.  stn bbox = 8.837e+04 (4.23e+04 4.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.8M
Finished Global Placement (cpu=0:00:16.3, real=0:00:16.0, mem=1389.8M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:03 mem=1421.8M) ***
Total net bbox length = 6.311e+04 (2.968e+04 3.342e+04) (ext = 1.612e+03)
Move report: Detail placement moves 13611 insts, mean move: 0.73 um, max move: 8.71 um
	Max move on inst (g413884): (46.60, 78.53) --> (53.20, 80.64)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1421.8MB
Summary Report:
Instances move: 13611 (out of 13611 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 8.71 um (Instance: g413884) (46.6045, 78.526) -> (53.2, 80.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 6.166e+04 (2.825e+04 3.340e+04) (ext = 1.601e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1421.8MB
*** Finished refinePlace (0:01:05 mem=1421.8M) ***
*** Finished Initial Placement (cpu=0:00:18.8, real=0:00:19.0, mem=1421.8M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  _default_view_
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13760 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.402780e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         5( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1412.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1412.24 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1412.24 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1412.24 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1412.24 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.24 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1412.24 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[NR-eGR] metal2  (2V) length: 2.341248e+04um, number of vias: 51082
[NR-eGR] metal3  (3H) length: 3.434014e+04um, number of vias: 11476
[NR-eGR] metal4  (4V) length: 1.666805e+04um, number of vias: 891
[NR-eGR] metal5  (5H) length: 1.624230e+03um, number of vias: 779
[NR-eGR] metal6  (6V) length: 3.899140e+03um, number of vias: 39
[NR-eGR] metal7  (7H) length: 4.815500e+01um, number of vias: 26
[NR-eGR] metal8  (8V) length: 2.079000e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.020009e+04um, number of vias: 110177
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 1412.2M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:20, real = 0: 0:20, mem = 1367.2M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1205.0M, totSessionCpu=0:01:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1211.6M, totSessionCpu=0:01:06 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1373.26 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13760  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13760 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13760 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.555520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         5( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         5( 0.05%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1382.68 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1382.68 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1382.68 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1382.68 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1382.68 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1382.68 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45884
[NR-eGR] metal2  (2V) length: 2.365951e+04um, number of vias: 51122
[NR-eGR] metal3  (3H) length: 3.504653e+04um, number of vias: 11331
[NR-eGR] metal4  (4V) length: 1.669584e+04um, number of vias: 979
[NR-eGR] metal5  (5H) length: 1.970945e+03um, number of vias: 817
[NR-eGR] metal6  (6V) length: 4.137770e+03um, number of vias: 52
[NR-eGR] metal7  (7H) length: 8.850000e+01um, number of vias: 36
[NR-eGR] metal8  (8V) length: 2.636200e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.186272e+04um, number of vias: 110221
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1382.68 MB )
Extraction called for design 'top' of instances=16424 and nets=13762 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1382.680M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1380.68)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 13760
End delay calculation. (MEM=1407.89 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1407.89 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:10 mem=1407.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.014   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.855%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1249.5M, totSessionCpu=0:01:10 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1376.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1376.2M) ***
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.1/0:02:06.7 (0.6), mem = 1377.6M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:11.2/0:02:07.8 (0.6), mem = 1554.8M
Begin: GigaOpt high fanout net optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.3/0:02:08.0 (0.6), mem = 1473.8M
*** DrvOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.0/0:02:09.7 (0.6), mem = 1473.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.0/0:02:09.7 (0.6), mem = 1473.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    52|    -0.02|    37|    37|    -0.03|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  72.86|          |         |
Dumping Information for Job 2 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|      41|       0|      44|  73.08| 0:00:08.0|  1567.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.08| 0:00:00.0|  1567.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=1567.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:09.1/0:00:09.2 (1.0), totSession cpu/real = 0:01:22.2/0:02:18.9 (0.6), mem = 1548.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1350.5M, totSessionCpu=0:01:22 **

Active setup views:
 _default_view_
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:22.3/0:02:19.0 (0.6), mem = 1504.0M
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------+---------+-------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|  End Point  |
+--------+--------+----------+------------+--------+--------------+---------+-------------+
|   0.000|   0.000|    73.08%|   0:00:00.0| 1523.0M|_default_view_|       NA| NA          |
+--------+--------+----------+------------+--------+--------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.3 (1.0), totSession cpu/real = 0:01:26.6/0:02:23.3 (0.6), mem = 1504.0M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:26.9/0:02:23.6 (0.6), mem = 1523.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    73.08%|        -|   0.000|   0.000|   0:00:00.0| 1523.1M|
|    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
|    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
|    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1543.6M|
|    73.08%|        1|   0.000|   0.000|   0:00:01.0| 1562.7M|
|    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1562.7M|
|    73.08%|        0|   0.000|   0.000|   0:00:00.0| 1562.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.08
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:28.0/0:02:24.7 (0.6), mem = 1562.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1505.63M, totSessionCpu=0:01:28).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  _default_view_
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13801  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13801 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13801 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.424760e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         6( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1517.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  6: Total net bbox = 5.234e+04 (2.41e+04 2.82e+04)
              Est.  stn bbox = 7.915e+04 (3.71e+04 4.21e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1544.1M
Iteration  7: Total net bbox = 5.136e+04 (2.39e+04 2.75e+04)
              Est.  stn bbox = 7.825e+04 (3.68e+04 4.14e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1536.7M
Iteration  8: Total net bbox = 5.031e+04 (2.34e+04 2.69e+04)
              Est.  stn bbox = 7.725e+04 (3.64e+04 4.08e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1530.7M
Iteration  9: Total net bbox = 5.932e+04 (2.78e+04 3.15e+04)
              Est.  stn bbox = 8.576e+04 (4.06e+04 4.52e+04)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 1531.7M
Iteration 10: Total net bbox = 6.390e+04 (2.99e+04 3.40e+04)
              Est.  stn bbox = 9.035e+04 (4.27e+04 4.77e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1532.7M
Move report: Timing Driven Placement moves 13652 insts, mean move: 3.26 um, max move: 37.08 um
	Max move on inst (FE_OFC3_n_12771): (32.87, 136.64) --> (41.24, 107.93)

Finished Incremental Placement (cpu=0:00:08.4, real=0:00:08.0, mem=1532.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:37 mem=1533.5M) ***
Total net bbox length = 6.592e+04 (3.054e+04 3.538e+04) (ext = 1.632e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16465 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 13652 insts, mean move: 0.58 um, max move: 4.51 um
	Max move on inst (g406869): (125.57, 97.28) --> (121.22, 97.44)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1539.1MB
Summary Report:
Instances move: 13652 (out of 13652 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 4.51 um (Instance: g406869) (125.571, 97.28) -> (121.22, 97.44)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
Total net bbox length = 6.461e+04 (2.869e+04 3.592e+04) (ext = 1.616e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1539.1MB
*** Finished refinePlace (0:01:38 mem=1539.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13801  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13801 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13801 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.466480e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1539.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1539.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1539.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1539.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1539.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1539.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1539.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 45966
[NR-eGR] metal2  (2V) length: 2.410625e+04um, number of vias: 51455
[NR-eGR] metal3  (3H) length: 3.351866e+04um, number of vias: 11758
[NR-eGR] metal4  (4V) length: 1.693958e+04um, number of vias: 964
[NR-eGR] metal5  (5H) length: 1.972390e+03um, number of vias: 804
[NR-eGR] metal6  (6V) length: 4.212110e+03um, number of vias: 40
[NR-eGR] metal7  (7H) length: 9.495500e+01um, number of vias: 20
[NR-eGR] metal8  (8V) length: 1.796200e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.102357e+04um, number of vias: 111007
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.24 seconds, mem = 1529.6M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:09.9, real=0:00:10.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1529.6M)
Extraction called for design 'top' of instances=16465 and nets=13803 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1529.598M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1335.4M, totSessionCpu=0:01:38 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1497.7)
Total number of fetched objects 13801
End delay calculation. (MEM=1524.91 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1524.91 CPU=0:00:02.4 REAL=0:00:03.0)
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:41.5/0:02:38.2 (0.6), mem = 1540.9M
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 73.08
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1576.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:45.7/0:02:42.4 (0.7), mem = 1556.9M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.8/0:02:42.5 (0.7), mem = 1503.9M
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 73.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |    -|0.000|
|HEPG      |    -|0.000|
|All Paths |    -|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1525.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:50.0/0:02:46.7 (0.7), mem = 1505.9M
End: GigaOpt Optimization in TNS mode
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.2/0:02:46.8 (0.7), mem = 1523.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.08
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    73.08%|        -|   0.000|   0.000|   0:00:00.0| 1523.0M|
|    73.03%|       13|   0.000|   0.000|   0:00:09.0| 1701.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.03
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:09.0) **
*** AreaOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:01:59.7/0:02:56.3 (0.7), mem = 1701.7M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1519.60M, totSessionCpu=0:02:00).
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:59.8/0:02:56.5 (0.7), mem = 1538.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    73.03%|        -|   0.000|   0.000|   0:00:00.0| 1538.7M|
|    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
|    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
|    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
|    73.03%|        0|   0.000|   0.000|   0:00:00.0| 1557.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.03
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:01 mem=1557.8M) ***
Total net bbox length = 6.435e+04 (2.849e+04 3.585e+04) (ext = 1.617e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16457 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 27 insts, mean move: 0.96 um, max move: 2.16 um
	Max move on inst (g417611): (29.07, 119.84) --> (29.83, 121.24)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.8MB
Summary Report:
Instances move: 27 (out of 13644 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 2.16 um (Instance: g417611) (29.07, 119.84) -> (29.83, 121.24)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 6.437e+04 (2.850e+04 3.587e+04) (ext = 1.617e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.8MB
*** Finished refinePlace (0:02:01 mem=1560.8M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1560.8M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1560.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:00.9/0:02:57.6 (0.7), mem = 1560.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1519.73M, totSessionCpu=0:02:01).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.1/0:02:57.8 (0.7), mem = 1519.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       9|       0|       2|  73.08| 0:00:02.0|  1637.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  73.08| 0:00:00.0|  1637.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1637.3M) ***

*** Starting refinePlace (0:02:04 mem=1637.3M) ***
Total net bbox length = 6.481e+04 (2.881e+04 3.600e+04) (ext = 1.617e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 16466 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 23 insts, mean move: 0.56 um, max move: 1.40 um
	Max move on inst (g405742): (50.16, 119.84) --> (50.16, 121.24)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1637.3MB
Summary Report:
Instances move: 23 (out of 13653 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 1.40 um (Instance: g405742) (50.16, 119.84) -> (50.16, 121.24)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 6.482e+04 (2.882e+04 3.600e+04) (ext = 1.617e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1637.3MB
*** Finished refinePlace (0:02:05 mem=1637.3M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (1637.3M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1637.3M) ***
*** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:02:04.9/0:03:01.5 (0.7), mem = 1618.2M
End: GigaOpt postEco DRV Optimization

Active setup views:
 _default_view_
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=16466 and nets=13804 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1608.660M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 208 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 208
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13802  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13802 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13802 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.464940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1608.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1598.66)
Total number of fetched objects 13802
End delay calculation. (MEM=1578.18 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1578.18 CPU=0:00:02.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:08 mem=1578.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1357.1M, totSessionCpu=0:02:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 _default_view_ 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.076%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1353.7M, totSessionCpu=0:02:09 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:23, real = 0:01:23, mem = 1418.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
*** Message Summary: 28 warning(s), 1 error(s)

<CMD> saveDesign top_placed.inn
#% Begin save design ... (date=11/17 09:42:39, mem=1273.6M)
% Begin Save ccopt configuration ... (date=11/17 09:42:39, mem=1276.5M)
% End Save ccopt configuration ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1278.0M, current mem=1278.0M)
% Begin Save netlist data ... (date=11/17 09:42:39, mem=1278.0M)
Writing Binary DB to top_placed.inn.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1278.9M, current mem=1278.9M)
Saving symbol-table file ...
Saving congestion map file top_placed.inn.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/17 09:42:39, mem=1279.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.1M, current mem=1279.1M)
Saving preference file top_placed.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/17 09:42:39, mem=1280.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.6M, current mem=1280.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/17 09:42:39, mem=1280.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1280.9M, current mem=1280.9M)
% Begin Save routing data ... (date=11/17 09:42:39, mem=1280.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1419.0M) ***
% End Save routing data ... (date=11/17 09:42:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1281.1M, current mem=1281.1M)
Saving property file top_placed.inn.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1422.0M) ***
Saving rc congestion map top_placed.inn.dat/top.congmap.gz ...
% Begin Save power constraints data ... (date=11/17 09:42:39, mem=1282.2M)
% End Save power constraints data ... (date=11/17 09:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1282.2M, current mem=1282.2M)
_default_rc_corner_
Generated self-contained design top_placed.inn.dat
#% End save design ... (date=11/17 09:42:44, total cpu=0:00:05.1, real=0:00:05.0, peak res=1283.7M, current mem=1283.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -reset
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high -drouteUseMinSpacingForBlockage false
<CMD> routeDesign
#% Begin routeDesign (date=11/17 09:42:44, mem=1283.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.73 (MB), peak = 1516.99 (MB)
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage                false
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#_default_rc_corner_ has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1455.2M, init mem=1472.0M)
*info: Placed = 16466          (Fixed = 2813)
*info: Unplaced = 0           
Placement Density:73.08%(12953/17726)
Placement Density (including fixed std cells):74.17%(13702/18474)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1472.0M)
Turning off fast DC mode./n
changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1462.5M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=11/17 09:42:44, mem=1263.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Nov 17 09:42:44 2023
#
#Generating timing data, please wait...
#13802 total nets, 13802 already routed, 13802 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 13802
End delay calculation. (MEM=1492.04 CPU=0:00:02.1 REAL=0:00:02.0)
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1270.21 (MB), peak = 1516.99 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=13804)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_3014419.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 192 ports, 13653 instances from timing file .timing_file_3014419.tif.gz.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Fri Nov 17 09:42:49 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 13802 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.73 (MB), peak = 1516.99 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.21 (MB), peak = 1516.99 (MB)
#
#Finished routing data preparation on Fri Nov 17 09:42:49 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.25 (MB)
#Total memory = 1290.21 (MB)
#Peak memory = 1516.99 (MB)
#
#
#Start global routing on Fri Nov 17 09:42:49 2023
#
#
#Start global routing initialization on Fri Nov 17 09:42:49 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 17 09:42:49 2023
#
#Start routing resource analysis on Fri Nov 17 09:42:49 2023
#
#Routing resource analysis is done on Fri Nov 17 09:42:49 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1009          34        4830    81.59%
#  metal2         V         722          46        4830     4.27%
#  metal3         H        1043           0        4830     0.00%
#  metal4         V         521           0        4830     0.00%
#  metal5         H         521           0        4830     0.00%
#  metal6         V         521           0        4830     0.00%
#  metal7         H         173           0        4830     0.00%
#  metal8         V         173           0        4830     0.00%
#  metal9         H          70           0        4830     0.00%
#  metal10        V          69           0        4830     0.00%
#  --------------------------------------------------------------
#  Total                   4822       0.92%       48300     8.59%
#
#
#
#
#Global routing data preparation is done on Fri Nov 17 09:42:49 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1291.65 (MB), peak = 1516.99 (MB)
#
#
#Global routing initialization is done on Fri Nov 17 09:42:49 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1291.65 (MB), peak = 1516.99 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1304.45 (MB), peak = 1516.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.12 (MB), peak = 1516.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 13802.
#Total number of nets in the design = 13804.
#
#13802 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            3           13799  
#------------------------------------------
#        Total            3           13799  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            3           13799  
#------------------------------------------
#        Total            3           13799  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       36(0.78%)      8(0.17%)      4(0.09%)   (1.04%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     36(0.08%)      8(0.02%)      4(0.01%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.11% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            523.00 |            523.00 |     5.59    11.20   140.00   140.00 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   523.00 | (metal1)   523.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 71785 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 170 um.
#Total wire length on LAYER metal2 = 17203 um.
#Total wire length on LAYER metal3 = 29740 um.
#Total wire length on LAYER metal4 = 18876 um.
#Total wire length on LAYER metal5 = 3524 um.
#Total wire length on LAYER metal6 = 2272 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71198
#Up-Via Summary (total 71198):
#           
#-----------------------
# metal1          42454
# metal2          21121
# metal3           6697
# metal4            695
# metal5            231
#-----------------------
#                 71198 
#
#Max overcon = 3 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 17.02 (MB)
#Total memory = 1307.23 (MB)
#Peak memory = 1516.99 (MB)
#
#Finished global routing on Fri Nov 17 09:42:56 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.09 (MB), peak = 1516.99 (MB)
#Start Track Assignment.
#Done with 13429 horizontal wires in 3 hboxes and 13040 vertical wires in 3 hboxes.
#Done with 3252 horizontal wires in 3 hboxes and 2559 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       169.82 	  0.00%  	  0.00% 	  0.00%
# metal2     16818.65 	  0.09%  	  0.00% 	  0.00%
# metal3     28696.19 	  0.14%  	  0.00% 	  0.00%
# metal4     18643.11 	  0.05%  	  0.00% 	  0.00%
# metal5      3549.82 	  0.00%  	  0.00% 	  0.00%
# metal6      2285.15 	  0.01%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       70162.73  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 77705 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 5236 um.
#Total wire length on LAYER metal2 = 16522 um.
#Total wire length on LAYER metal3 = 31319 um.
#Total wire length on LAYER metal4 = 18768 um.
#Total wire length on LAYER metal5 = 3568 um.
#Total wire length on LAYER metal6 = 2293 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71198
#Up-Via Summary (total 71198):
#           
#-----------------------
# metal1          42454
# metal2          21121
# metal3           6697
# metal4            695
# metal5            231
#-----------------------
#                 71198 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.26 (MB), peak = 1516.99 (MB)
#
#number of short segments in preferred routing layers
#	metal4    metal5    Total 
#	22        23        45        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 25.55 (MB)
#Total memory = 1306.51 (MB)
#Peak memory = 1516.99 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        2        2
#	metal2        1        1
#	Totals        3        3
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1312.36 (MB), peak = 1516.99 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.98 (MB), peak = 1516.99 (MB)
#Complete Detail Routing.
#Total wire length = 79566 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 3289 um.
#Total wire length on LAYER metal2 = 33360 um.
#Total wire length on LAYER metal3 = 24202 um.
#Total wire length on LAYER metal4 = 13802 um.
#Total wire length on LAYER metal5 = 2807 um.
#Total wire length on LAYER metal6 = 2106 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71766
#Up-Via Summary (total 71766):
#           
#-----------------------
# metal1          44906
# metal2          21406
# metal3           4648
# metal4            577
# metal5            229
#-----------------------
#                 71766 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = 3.35 (MB)
#Total memory = 1309.86 (MB)
#Peak memory = 1516.99 (MB)
#
#Start Post Route via swapping...
#99.98% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1309.39 (MB), peak = 1516.99 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 79566 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 3289 um.
#Total wire length on LAYER metal2 = 33360 um.
#Total wire length on LAYER metal3 = 24202 um.
#Total wire length on LAYER metal4 = 13802 um.
#Total wire length on LAYER metal5 = 2807 um.
#Total wire length on LAYER metal6 = 2106 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71766
#Up-Via Summary (total 71766):
#           
#-----------------------
# metal1          44906
# metal2          21406
# metal3           4648
# metal4            577
# metal5            229
#-----------------------
#                 71766 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1311.04 (MB), peak = 1516.99 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 17 09:43:35 2023
#
#
#Start Post Route Wire Spread.
#Done with 1734 horizontal wires in 5 hboxes and 853 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 80331 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 3293 um.
#Total wire length on LAYER metal2 = 33439 um.
#Total wire length on LAYER metal3 = 24597 um.
#Total wire length on LAYER metal4 = 14031 um.
#Total wire length on LAYER metal5 = 2838 um.
#Total wire length on LAYER metal6 = 2133 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71766
#Up-Via Summary (total 71766):
#           
#-----------------------
# metal1          44906
# metal2          21406
# metal3           4648
# metal4            577
# metal5            229
#-----------------------
#                 71766 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1312.12 (MB), peak = 1516.99 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1312.12 (MB), peak = 1516.99 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 80331 um.
#Total half perimeter of net bounding box = 75707 um.
#Total wire length on LAYER metal1 = 3293 um.
#Total wire length on LAYER metal2 = 33439 um.
#Total wire length on LAYER metal3 = 24597 um.
#Total wire length on LAYER metal4 = 14031 um.
#Total wire length on LAYER metal5 = 2838 um.
#Total wire length on LAYER metal6 = 2133 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 71766
#Up-Via Summary (total 71766):
#           
#-----------------------
# metal1          44906
# metal2          21406
# metal3           4648
# metal4            577
# metal5            229
#-----------------------
#                 71766 
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 3.49 (MB)
#Total memory = 1310.00 (MB)
#Peak memory = 1516.99 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = 42.41 (MB)
#Total memory = 1306.21 (MB)
#Peak memory = 1516.99 (MB)
#Number of warnings = 4
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 17 09:43:39 2023
#
% End globalDetailRoute (date=11/17 09:43:39, total cpu=0:00:54.8, real=0:00:55.0, peak res=1338.7M, current mem=1302.4M)
#Default setup view is reset to _default_view_.
#Default setup view is reset to _default_view_.
#routeDesign: cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1281.23 (MB), peak = 1516.99 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=11/17 09:43:39, total cpu=0:00:55.1, real=0:00:55.0, peak res=1338.7M, current mem=1281.2M)
<CMD> saveDesign top_routed.inn
#% Begin save design ... (date=11/17 09:43:39, mem=1281.2M)
% Begin Save ccopt configuration ... (date=11/17 09:43:39, mem=1281.2M)
% End Save ccopt configuration ... (date=11/17 09:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.5M, current mem=1281.5M)
% Begin Save netlist data ... (date=11/17 09:43:39, mem=1281.5M)
Writing Binary DB to top_routed.inn.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/17 09:43:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1281.5M, current mem=1281.5M)
Saving symbol-table file ...
Saving congestion map file top_routed.inn.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/17 09:43:40, mem=1282.1M)
Saving AAE Data ...
AAE DB initialization (MEM=1456.82 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.0M, current mem=1283.0M)
Saving preference file top_routed.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/17 09:43:40, mem=1283.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.7M, current mem=1283.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/17 09:43:40, mem=1283.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.7M, current mem=1283.7M)
% Begin Save routing data ... (date=11/17 09:43:40, mem=1283.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1457.3M) ***
% End Save routing data ... (date=11/17 09:43:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.8M, current mem=1283.8M)
Saving property file top_routed.inn.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.3M) ***
#Saving pin access data to file top_routed.inn.dat/top.apa ...
#
% Begin Save power constraints data ... (date=11/17 09:43:40, mem=1284.0M)
% End Save power constraints data ... (date=11/17 09:43:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.0M, current mem=1284.0M)
_default_rc_corner_
Generated self-contained design top_routed.inn.dat
#% End save design ... (date=11/17 09:43:45, total cpu=0:00:05.2, real=0:00:06.0, peak res=1285.6M, current mem=1285.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -prefix FILLER -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 48 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 211 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1159 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 3137 filler insts (cell FILLCELL_X2 / prefix FILLER).
*INFO:   Added 4576 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO: Total 9131 filler insts added - prefix FILLER (CPU: 0:00:01.1).
For 9131 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign top_final.inn
#% Begin save design ... (date=11/17 09:43:46, mem=1283.4M)
% Begin Save ccopt configuration ... (date=11/17 09:43:46, mem=1283.4M)
% End Save ccopt configuration ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
% Begin Save netlist data ... (date=11/17 09:43:46, mem=1283.6M)
Writing Binary DB to top_final.inn.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
Saving symbol-table file ...
Saving congestion map file top_final.inn.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/17 09:43:46, mem=1283.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
Saving preference file top_final.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/17 09:43:46, mem=1283.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/17 09:43:46, mem=1283.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/17 09:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
% Begin Save routing data ... (date=11/17 09:43:46, mem=1283.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1475.9M) ***
% End Save routing data ... (date=11/17 09:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
Saving property file top_final.inn.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1478.9M) ***
#Saving pin access data to file top_final.inn.dat/top.apa ...
#
% Begin Save power constraints data ... (date=11/17 09:43:47, mem=1283.6M)
% End Save power constraints data ... (date=11/17 09:43:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.6M, current mem=1283.6M)
_default_rc_corner_
Generated self-contained design top_final.inn.dat
#% End save design ... (date=11/17 09:43:51, total cpu=0:00:05.2, real=0:00:05.0, peak res=1284.8M, current mem=1284.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing top.def
Writing DEF file 'top.def', current time is Fri Nov 17 09:43:51 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'top.def' is written, current time is Fri Nov 17 09:43:51 2023 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> streamOut top.gds -merge { /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds} -units 10000 -mode ALL
Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has version number: 600
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 10000 ******
	****** unit scaling factor = 5 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 13
Statistics for GDS generated (version 600)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    205                             COMP
    206                          DIEAREA
    195                          metal10
    193                          metal10
    192                          metal10
    191                          metal10
    190                          metal10
    189                             via9
    188                             via9
    184                             via9
    174                           metal9
    172                           metal9
    171                           metal9
    170                           metal9
    169                           metal9
    168                             via8
    167                             via8
    163                             via8
    153                           metal8
    151                           metal8
    150                           metal8
    149                           metal8
    148                           metal8
    147                             via7
    146                             via7
    142                             via7
    136                           metal7
    135                           metal7
    134                           metal7
    133                           metal7
    132                           metal7
    131                           metal7
    130                           metal7
    129                           metal7
    128                           metal7
    127                           metal7
    126                             via6
    125                             via6
    124                             via6
    123                             via6
    122                             via6
    121                             via6
    196                          metal10
    58                              via3
    57                              via3
    50                            metal3
    107                           metal6
    46                            metal3
    45                            metal3
    44                            metal3
    63                              via3
    120                             via6
    43                            metal3
    199                          metal10
    62                              via3
    178                           metal9
    41                              via2
    22                            metal2
    173                           metal9
    40                              via2
    175                           metal9
    37                              via2
    36                              via2
    165                             via8
    31                            metal2
    88                            metal5
    29                            metal2
    86                            metal5
    105                             via5
    143                             via7
    9                             metal1
    66                            metal4
    42                              via2
    23                            metal2
    99                              via5
    152                           metal8
    19                              via1
    8                             metal1
    65                            metal4
    84                              via4
    164                             via8
    30                            metal2
    87                            metal5
    141                             via7
    7                             metal1
    145                             via7
    6                             metal1
    64                            metal4
    83                              via4
    177                           metal9
    39                              via2
    154                           metal8
    16                              via1
    5                             metal1
    81                              via4
    176                           metal9
    38                              via2
    15                              via1
    144                             via7
    10                            metal1
    67                            metal4
    185                             via9
    51                            metal3
    108                           metal6
    162                             via8
    28                            metal2
    1                             metal1
    157                           metal8
    20                              via1
    186                             via9
    52                            metal3
    109                           metal6
    2                             metal1
    21                              via1
    78                              via4
    166                             via8
    27                            metal2
    85                            metal5
    104                             via5
    4                             metal1
    155                           metal8
    17                              via1
    183                             via9
    49                            metal3
    156                           metal8
    18                              via1
    47                            metal3
    24                            metal2
    100                             via5
    187                             via9
    48                            metal3
    106                           metal6
    25                            metal2
    3                             metal1
    79                              via4
    26                            metal2
    102                             via5
    197                          metal10
    59                              via3
    198                          metal10
    60                              via3
    194                          metal10
    61                              via3
    68                            metal4
    69                            metal4
    70                            metal4
    71                            metal4
    72                            metal4
    73                            metal4
    80                              via4
    82                              via4
    89                            metal5
    90                            metal5
    91                            metal5
    92                            metal5
    93                            metal5
    94                            metal5
    101                             via5
    103                             via5
    110                           metal6
    111                           metal6
    112                           metal6
    113                           metal6
    114                           metal6
    115                           metal6
    203                          metal10
    202                          metal10
    201                          metal10
    200                          metal10
    182                           metal9
    181                           metal9
    180                           metal9
    179                           metal9
    161                           metal8
    160                           metal8
    159                           metal8
    158                           metal8
    140                           metal7
    139                           metal7
    138                           metal7
    137                           metal7
    117                           metal6
    56                            metal3
    55                            metal3
    54                            metal3
    53                            metal3
    32                            metal2
    98                            metal5
    96                            metal5
    76                            metal4
    33                            metal2
    75                            metal4
    97                            metal5
    74                            metal4
    77                            metal4
    118                           metal6
    11                            metal1
    119                           metal6
    12                            metal1
    95                            metal5
    14                            metal1
    34                            metal2
    116                           metal6
    35                            metal2
    13                            metal1


Stream Out Information Processed for GDS version 600:
Units: 10000 DBU

Object                             Count
----------------------------------------
Instances                          25597

Ports/Pins                           192
    metal layer metal2                92
    metal layer metal3                88
    metal layer metal4                 9
    metal layer metal5                 2
    metal layer metal6                 1

Nets                              102689
    metal layer metal1             10735
    metal layer metal2             60660
    metal layer metal3             25068
    metal layer metal4              5296
    metal layer metal5               595
    metal layer metal6               335

    Via Instances                  71766

Special Nets                         302
    metal layer metal1               298
    metal layer metal2                 4

    Via Instances                    204

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               13996
    metal layer metal1              2244
    metal layer metal2             10107
    metal layer metal3              1448
    metal layer metal4               181
    metal layer metal5                 7
    metal layer metal6                 9


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds to register cell name ......
Merging GDS file /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds ......
	****** Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has version number: 600.
	****** Merge file: /local/home/agra/parvin/PDK45nm/NangateOpenCellLibrary.gds has units: 10000 per micron.
	****** unit scaling factor = 1 ******
######Streamout is finished!
<CMD> zoomBox -62.66450 -42.20000 348.23200 156.98350
<CMD> zoomBox -146.69500 -80.19550 422.02050 195.49150
<CMD> zoomBox -245.23850 -132.78350 541.91200 248.79050
<CMD> zoomBox -384.23050 -205.35250 705.25100 322.77750
<CMD> zoomBox -675.93050 -356.28750 1098.10850 503.68450
<CMD> zoomBox -311.94300 -163.35450 614.11700 285.55650
<CMD> zoomBox -159.39550 -81.77200 409.32150 193.91550

*** Memory Usage v#2 (Current mem = 1495.918M, initial mem = 278.039M) ***
*** Message Summary: 77 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:03:28, real=0:05:24, mem=1495.9M) ---
