// Seed: 1117252541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64,
    parameter id_2 = 32'd97,
    parameter id_6 = 32'd7
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  output reg id_5;
  inout wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire _id_1;
  logic [id_2  <  id_1 : -1] id_8 = -1;
  always @(posedge 1) begin : LABEL_0
    id_5 <= {-1 !=? id_3};
  end
  logic [id_6 : 1 'b0] id_9;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_7,
      id_4,
      id_3,
      id_7
  );
  wire id_10 = -1;
endmodule
