$date
	Wed Sep 20 19:35:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2x1_4bit_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ en $end
$var reg 1 % sel $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 $ en $end
$var wire 1 ( inven $end
$var wire 1 ) invsel $end
$var wire 1 % sel $end
$var wire 4 * y [3:0] $end
$var wire 4 + wb [3:0] $end
$var wire 4 , wa [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
x)
x(
bx '
bx &
x%
x$
bx #
bx "
bx !
$end
#2
bx0x +
bx0x0 ,
b1101 #
b1101 '
b1010 "
b1010 &
#4
b0 !
b0 *
b0 ,
1)
b0 +
0(
0%
1$
#6
b1010 !
b1010 *
b1010 ,
1(
0$
#8
b1101 !
b1101 *
b0 ,
0)
b1101 +
1%
#12
