#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027e769ce120 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale -9 -12;
v0000027e76ad5660_0 .var "clk", 0 0;
v0000027e76ad5700_0 .var "read_addr1", 2 0;
v0000027e76ad57a0_0 .var "read_addr2", 2 0;
v0000027e76ad5840_0 .net "read_data1", 7 0, v0000027e769ce440_0;  1 drivers
v0000027e76ad58e0_0 .net "read_data2", 7 0, v0000027e769ce4e0_0;  1 drivers
v0000027e76a84040_0 .var "we", 0 0;
v0000027e76a83640_0 .var "write_addr", 2 0;
v0000027e76a83c80_0 .var "write_data", 7 0;
S_0000027e769ce2b0 .scope module, "dut" "register_file" 2 15, 3 1 0, S_0000027e769ce120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 3 "read_addr1";
    .port_info 5 /INPUT 3 "read_addr2";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
v0000027e769c7050_0 .net "clk", 0 0, v0000027e76ad5660_0;  1 drivers
v0000027e769cbf40_0 .var/i "i", 31 0;
v0000027e769c6d80_0 .net "read_addr1", 2 0, v0000027e76ad5700_0;  1 drivers
v0000027e76a764e0_0 .net "read_addr2", 2 0, v0000027e76ad57a0_0;  1 drivers
v0000027e769ce440_0 .var "read_data1", 7 0;
v0000027e769ce4e0_0 .var "read_data2", 7 0;
v0000027e76ad53e0 .array "regs", 0 7, 7 0;
v0000027e76ad5480_0 .net "we", 0 0, v0000027e76a84040_0;  1 drivers
v0000027e76ad5520_0 .net "write_addr", 2 0, v0000027e76a83640_0;  1 drivers
v0000027e76ad55c0_0 .net "write_data", 7 0, v0000027e76a83c80_0;  1 drivers
v0000027e76ad53e0_0 .array/port v0000027e76ad53e0, 0;
v0000027e76ad53e0_1 .array/port v0000027e76ad53e0, 1;
v0000027e76ad53e0_2 .array/port v0000027e76ad53e0, 2;
E_0000027e769c98e0/0 .event anyedge, v0000027e769c6d80_0, v0000027e76ad53e0_0, v0000027e76ad53e0_1, v0000027e76ad53e0_2;
v0000027e76ad53e0_3 .array/port v0000027e76ad53e0, 3;
v0000027e76ad53e0_4 .array/port v0000027e76ad53e0, 4;
v0000027e76ad53e0_5 .array/port v0000027e76ad53e0, 5;
v0000027e76ad53e0_6 .array/port v0000027e76ad53e0, 6;
E_0000027e769c98e0/1 .event anyedge, v0000027e76ad53e0_3, v0000027e76ad53e0_4, v0000027e76ad53e0_5, v0000027e76ad53e0_6;
v0000027e76ad53e0_7 .array/port v0000027e76ad53e0, 7;
E_0000027e769c98e0/2 .event anyedge, v0000027e76ad53e0_7, v0000027e76a764e0_0;
E_0000027e769c98e0 .event/or E_0000027e769c98e0/0, E_0000027e769c98e0/1, E_0000027e769c98e0/2;
E_0000027e769c95a0 .event posedge, v0000027e769c7050_0;
    .scope S_0000027e769ce2b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e769cbf40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027e769cbf40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000027e769cbf40_0;
    %store/vec4a v0000027e76ad53e0, 4, 0;
    %load/vec4 v0000027e769cbf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027e769cbf40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000027e769ce2b0;
T_1 ;
    %wait E_0000027e769c95a0;
    %load/vec4 v0000027e76ad5480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027e76ad55c0_0;
    %load/vec4 v0000027e76ad5520_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027e76ad53e0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027e769ce2b0;
T_2 ;
    %wait E_0000027e769c98e0;
    %load/vec4 v0000027e769c6d80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027e76ad53e0, 4;
    %store/vec4 v0000027e769ce440_0, 0, 8;
    %load/vec4 v0000027e76a764e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027e76ad53e0, 4;
    %store/vec4 v0000027e769ce4e0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027e769ce120;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000027e76ad5660_0;
    %inv;
    %store/vec4 v0000027e76ad5660_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027e769ce120;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e769ce120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e76ad5660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e76a84040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027e76a83640_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027e76a83c80_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027e76ad5700_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027e76ad57a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027e76a84040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027e76a83640_0, 0, 3;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027e76a83c80_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027e76a83640_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027e76a83c80_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027e76a84040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027e76ad5700_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027e76ad57a0_0, 0, 3;
    %delay 20000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\tb\register_file_tb.v";
    "..\src\register_file.v";
