# VSDmemSOC RTL to GDSII

## File Directory 
    .
    ├── gds                 # SRAM GDS Model.
    ├── gls_model           # SKY130 PDK Verilog files
    ├── include             # include files for SOC Modeling
    ├── lib                 # SKY130 Standard cells and SRAM lib files
    ├── module              # SOC Verilog files
    ├── output              # Output files Produced during runtime
    ├── Makefile            # Makefile for executing steps during design flow
    ├── yosys.yc            # yosys run script
    └── README.md                  

## Make commands


