\hypertarget{classverilog__generator_1_1ModuleInstance}{\section{verilog\-\_\-generator.\-Module\-Instance Class Reference}
\label{classverilog__generator_1_1ModuleInstance}\index{verilog\-\_\-generator.\-Module\-Instance@{verilog\-\_\-generator.\-Module\-Instance}}
}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1ModuleInstance_ab314879688c8ae0a377288d3d25cc084}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1ModuleInstance_a028854e251636532ed0b6ab297db2429}{set\-\_\-interface}
\item 
def \hyperlink{classverilog__generator_1_1ModuleInstance_a053b462cf392a7f6e18f112e5f53d995}{set\-\_\-connection}
\item 
def \hyperlink{classverilog__generator_1_1ModuleInstance_ae290870fa5dabc7b578727c72942b5d0}{\-\_\-\-\_\-str\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1ModuleInstance_a274511dfdc1d18b39cfdd41f7e823e3c}{display\-\_\-instance}
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1ModuleInstance_ab314879688c8ae0a377288d3d25cc084}{\index{verilog\-\_\-generator\-::\-Module\-Instance@{verilog\-\_\-generator\-::\-Module\-Instance}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::ModuleInstance@{verilog\-\_\-generator\-::\-Module\-Instance}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Module\-Instance.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ModuleInstance_ab314879688c8ae0a377288d3d25cc084}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1ModuleInstance_ae290870fa5dabc7b578727c72942b5d0}{\index{verilog\-\_\-generator\-::\-Module\-Instance@{verilog\-\_\-generator\-::\-Module\-Instance}!\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}!verilog_generator::ModuleInstance@{verilog\-\_\-generator\-::\-Module\-Instance}}
\subsubsection[{\-\_\-\-\_\-str\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Module\-Instance.\-\_\-\-\_\-str\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ModuleInstance_ae290870fa5dabc7b578727c72942b5d0}
\begin{DoxyVerb}convert the instance to verilog format, with parathesis aligned
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1ModuleInstance_a274511dfdc1d18b39cfdd41f7e823e3c}{\index{verilog\-\_\-generator\-::\-Module\-Instance@{verilog\-\_\-generator\-::\-Module\-Instance}!display\-\_\-instance@{display\-\_\-instance}}
\index{display\-\_\-instance@{display\-\_\-instance}!verilog_generator::ModuleInstance@{verilog\-\_\-generator\-::\-Module\-Instance}}
\subsubsection[{display\-\_\-instance}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Module\-Instance.\-display\-\_\-instance (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{None}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ModuleInstance_a274511dfdc1d18b39cfdd41f7e823e3c}
\hypertarget{classverilog__generator_1_1ModuleInstance_a053b462cf392a7f6e18f112e5f53d995}{\index{verilog\-\_\-generator\-::\-Module\-Instance@{verilog\-\_\-generator\-::\-Module\-Instance}!set\-\_\-connection@{set\-\_\-connection}}
\index{set\-\_\-connection@{set\-\_\-connection}!verilog_generator::ModuleInstance@{verilog\-\_\-generator\-::\-Module\-Instance}}
\subsubsection[{set\-\_\-connection}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Module\-Instance.\-set\-\_\-connection (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{m}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ModuleInstance_a053b462cf392a7f6e18f112e5f53d995}
\hypertarget{classverilog__generator_1_1ModuleInstance_a028854e251636532ed0b6ab297db2429}{\index{verilog\-\_\-generator\-::\-Module\-Instance@{verilog\-\_\-generator\-::\-Module\-Instance}!set\-\_\-interface@{set\-\_\-interface}}
\index{set\-\_\-interface@{set\-\_\-interface}!verilog_generator::ModuleInstance@{verilog\-\_\-generator\-::\-Module\-Instance}}
\subsubsection[{set\-\_\-interface}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Module\-Instance.\-set\-\_\-interface (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ModuleInstance_a028854e251636532ed0b6ab297db2429}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
