Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 26 18:04:31 2020
| Host         : abdullah-ThinkPad-E570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TopLevel_comp_timing_summary_routed.rpt -pb TopLevel_comp_timing_summary_routed.pb -rpx TopLevel_comp_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel_comp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.541        0.000                      0                  677        0.215        0.000                      0                  677        3.750        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clock        {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.541        0.000                      0                  658        0.215        0.000                      0                  658        3.750        0.000                       0                   115  
sys_clk_pin         7.722        0.000                      0                   19        0.252        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 3.021ns (37.672%)  route 4.998ns (62.328%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.246     8.682    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRB1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.834 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB/O
                         net (fo=11, routed)          0.745     9.579    datapth/ALU_0/U0/A[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.348     9.927 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.927    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.325 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.439    datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.553    datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.667    datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.781    datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  datapth/ALU_0/U0/ALUOut[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.895    datapth/ALU_0/U0/ALUOut[23]_INST_0_i_4_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 r  datapth/ALU_0/U0/ALUOut[27]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.525    11.754    datapth/ALU_0/U0/ALUOut[27]_INST_0_i_4_n_6
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.303    12.057 r  datapth/ALU_0/U0/ALUOut[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.473    12.530    datapth/ALU_0/U0/ALUOut[25]_INST_0_i_3_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  datapth/ALU_0/U0/ALUOut[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.654    datapth/ALU_0/U0/ALUOut[25]_INST_0_i_1_n_0
    SLICE_X59Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    12.866 r  datapth/ALU_0/U0/ALUOut[25]_INST_0/O
                         net (fo=3, routed)           0.769    13.635    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/DIA1
    SLICE_X60Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    15.149    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.495    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X60Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    15.176    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.043ns (37.849%)  route 4.997ns (62.151%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  datapth/ALU_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.846    datapth/ALU_0/U0/minusOp_carry__4_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  datapth/ALU_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.960    datapth/ALU_0/U0/minusOp_carry__5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.199 r  datapth/ALU_0/U0/minusOp_carry__6/O[2]
                         net (fo=1, routed)           0.589    11.788    datapth/ALU_0/U0/minusOp_carry__6_n_5
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.302    12.090 r  datapth/ALU_0/U0/ALUOut[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.442    12.532    datapth/ALU_0/U0/ALUOut[30]_INST_0_i_3_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.656 r  datapth/ALU_0/U0/ALUOut[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.656    datapth/ALU_0/U0/ALUOut[30]_INST_0_i_1_n_0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    12.868 r  datapth/ALU_0/U0/ALUOut[30]_INST_0/O
                         net (fo=3, routed)           0.788    13.656    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/DIA0
    SLICE_X56Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.454    15.085    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.495    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X56Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    15.209    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.890ns (36.424%)  route 5.044ns (63.576%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.045 r  datapth/ALU_0/U0/minusOp_carry__4/O[3]
                         net (fo=1, routed)           0.695    11.741    datapth/ALU_0/U0/minusOp_carry__4_n_4
    SLICE_X63Y48         LUT6 (Prop_lut6_I3_O)        0.306    12.047 r  datapth/ALU_0/U0/ALUOut[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.500    12.547    datapth/ALU_0/U0/ALUOut[23]_INST_0_i_3_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  datapth/ALU_0/U0/ALUOut[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.671    datapth/ALU_0/U0/ALUOut[23]_INST_0_i_1_n_0
    SLICE_X60Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    12.880 r  datapth/ALU_0/U0/ALUOut[23]_INST_0/O
                         net (fo=3, routed)           0.671    13.551    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/DIC1
    SLICE_X56Y45         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.453    15.084    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y45         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.495    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X56Y45         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.422    15.122    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.147ns (39.732%)  route 4.774ns (60.268%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  datapth/ALU_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.846    datapth/ALU_0/U0/minusOp_carry__4_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  datapth/ALU_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.960    datapth/ALU_0/U0/minusOp_carry__5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.273 r  datapth/ALU_0/U0/minusOp_carry__6/O[3]
                         net (fo=1, routed)           0.573    11.846    datapth/ALU_0/U0/minusOp_carry__6_n_4
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.306    12.152 r  datapth/ALU_0/U0/ALUOut[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.422    12.575    datapth/ALU_0/U0/ALUOut[31]_INST_0_i_3_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  datapth/ALU_0/U0/ALUOut[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.699    datapth/ALU_0/U0/ALUOut[31]_INST_0_i_1_n_0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    12.937 r  datapth/ALU_0/U0/ALUOut[31]_INST_0/O
                         net (fo=3, routed)           0.600    13.537    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.454    15.085    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.495    15.580    
                         clock uncertainty           -0.035    15.545    
    SLICE_X56Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    15.113    datapth/regfile_0/U0/RAM_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.537    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 3.165ns (39.636%)  route 4.820ns (60.364%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  datapth/ALU_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.846    datapth/ALU_0/U0/minusOp_carry__4_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  datapth/ALU_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.960    datapth/ALU_0/U0/minusOp_carry__5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.294 r  datapth/ALU_0/U0/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.568    11.862    datapth/ALU_0/U0/minusOp_carry__6_n_6
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.303    12.165 r  datapth/ALU_0/U0/ALUOut[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.446    12.611    datapth/ALU_0/U0/ALUOut[29]_INST_0_i_3_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.735 r  datapth/ALU_0/U0/ALUOut[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.735    datapth/ALU_0/U0/ALUOut[29]_INST_0_i_1_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    12.973 r  datapth/ALU_0/U0/ALUOut[29]_INST_0/O
                         net (fo=3, routed)           0.628    13.601    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/DIC1
    SLICE_X60Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.518    15.149    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.495    15.644    
                         clock uncertainty           -0.035    15.609    
    SLICE_X60Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.423    15.186    datapth/regfile_0/U0/RAM_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 3.147ns (39.786%)  route 4.763ns (60.214%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  datapth/ALU_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.846    datapth/ALU_0/U0/minusOp_carry__4_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  datapth/ALU_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.960    datapth/ALU_0/U0/minusOp_carry__5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.273 r  datapth/ALU_0/U0/minusOp_carry__6/O[3]
                         net (fo=1, routed)           0.573    11.846    datapth/ALU_0/U0/minusOp_carry__6_n_4
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.306    12.152 r  datapth/ALU_0/U0/ALUOut[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.422    12.575    datapth/ALU_0/U0/ALUOut[31]_INST_0_i_3_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.699 r  datapth/ALU_0/U0/ALUOut[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.699    datapth/ALU_0/U0/ALUOut[31]_INST_0_i_1_n_0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.238    12.937 r  datapth/ALU_0/U0/ALUOut[31]_INST_0/O
                         net (fo=3, routed)           0.589    13.526    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/DIA1
    SLICE_X56Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.453    15.084    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.495    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X56Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    15.112    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 3.043ns (38.096%)  route 4.945ns (61.904%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.233     8.669    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRC1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.822 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/O
                         net (fo=11, routed)          0.705     9.527    datapth/ALU_0/U0/A[4]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.331     9.858 r  datapth/ALU_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.858    datapth/ALU_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.390 r  datapth/ALU_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.390    datapth/ALU_0/U0/minusOp_carry__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  datapth/ALU_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.504    datapth/ALU_0/U0/minusOp_carry__1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  datapth/ALU_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.618    datapth/ALU_0/U0/minusOp_carry__2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  datapth/ALU_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.732    datapth/ALU_0/U0/minusOp_carry__3_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.846 r  datapth/ALU_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.846    datapth/ALU_0/U0/minusOp_carry__4_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.960 r  datapth/ALU_0/U0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.960    datapth/ALU_0/U0/minusOp_carry__5_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.199 r  datapth/ALU_0/U0/minusOp_carry__6/O[2]
                         net (fo=1, routed)           0.589    11.788    datapth/ALU_0/U0/minusOp_carry__6_n_5
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.302    12.090 r  datapth/ALU_0/U0/ALUOut[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.442    12.532    datapth/ALU_0/U0/ALUOut[30]_INST_0_i_3_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.656 r  datapth/ALU_0/U0/ALUOut[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.656    datapth/ALU_0/U0/ALUOut[30]_INST_0_i_1_n_0
    SLICE_X58Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    12.868 r  datapth/ALU_0/U0/ALUOut[30]_INST_0/O
                         net (fo=3, routed)           0.736    13.604    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/DIA0
    SLICE_X56Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.453    15.084    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y46         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.495    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X56Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    15.208    datapth/regfile_0/U0/RAM_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 2.697ns (34.059%)  route 5.222ns (65.941%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.246     8.682    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRB1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.834 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB/O
                         net (fo=11, routed)          0.745     9.579    datapth/ALU_0/U0/A[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.348     9.927 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.927    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.325 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.439    datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.553    datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.667    datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.906 r  datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.731    11.636    datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4_n_5
    SLICE_X58Y46         LUT6 (Prop_lut6_I5_O)        0.302    11.938 r  datapth/ALU_0/U0/ALUOut[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.490    12.428    datapth/ALU_0/U0/ALUOut[18]_INST_0_i_3_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  datapth/ALU_0/U0/ALUOut[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.552    datapth/ALU_0/U0/ALUOut[18]_INST_0_i_1_n_0
    SLICE_X58Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    12.764 r  datapth/ALU_0/U0/ALUOut[18]_INST_0/O
                         net (fo=3, routed)           0.771    13.535    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/DIA0
    SLICE_X56Y45         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.453    15.084    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y45         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.495    15.579    
                         clock uncertainty           -0.035    15.544    
    SLICE_X56Y45         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    15.208    datapth/regfile_0/U0/RAM_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 3.021ns (38.390%)  route 4.848ns (61.610%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.246     8.682    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRB1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     8.834 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB/O
                         net (fo=11, routed)          0.745     9.579    datapth/ALU_0/U0/A[2]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.348     9.927 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.927    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_6_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.325 r  datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.325    datapth/ALU_0/U0/ALUOut[3]_INST_0_i_4_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.439 r  datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.439    datapth/ALU_0/U0/ALUOut[7]_INST_0_i_4_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.553 r  datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.553    datapth/ALU_0/U0/ALUOut[11]_INST_0_i_6_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.667 r  datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.667    datapth/ALU_0/U0/ALUOut[15]_INST_0_i_4_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.781 r  datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.781    datapth/ALU_0/U0/ALUOut[19]_INST_0_i_4_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.895 r  datapth/ALU_0/U0/ALUOut[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.895    datapth/ALU_0/U0/ALUOut[23]_INST_0_i_4_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.229 r  datapth/ALU_0/U0/ALUOut[27]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.525    11.754    datapth/ALU_0/U0/ALUOut[27]_INST_0_i_4_n_6
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.303    12.057 r  datapth/ALU_0/U0/ALUOut[25]_INST_0_i_3/O
                         net (fo=1, routed)           0.473    12.530    datapth/ALU_0/U0/ALUOut[25]_INST_0_i_3_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  datapth/ALU_0/U0/ALUOut[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.654    datapth/ALU_0/U0/ALUOut[25]_INST_0_i_1_n_0
    SLICE_X59Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    12.866 r  datapth/ALU_0/U0/ALUOut[25]_INST_0/O
                         net (fo=3, routed)           0.620    13.486    datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/DIA1
    SLICE_X60Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.519    15.150    datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y47         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.495    15.645    
                         clock uncertainty           -0.035    15.610    
    SLICE_X60Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.433    15.177    datapth/regfile_0/U0/RAM_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 datapth/pc_0/U0/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 2.563ns (31.540%)  route 5.563ns (68.460%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 15.148 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.509     3.950    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.046 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.570     5.616    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.456     6.072 r  datapth/pc_0/U0/DataOut_reg[5]/Q
                         net (fo=28, routed)          1.240     7.312    datapth/instmem_0/read_inst[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  datapth/instmem_0/inst_out[22]_INST_0/O
                         net (fo=36, routed)          1.254     8.690    datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X60Y41         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.836 r  datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=11, routed)          1.013     9.849    datapth/ALU_0/U0/A[0]
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.328    10.177 r  datapth/ALU_0/U0/ltOp_carry_i_8/O
                         net (fo=1, routed)           0.000    10.177    datapth/ALU_0/U0/ltOp_carry_i_8_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.709 r  datapth/ALU_0/U0/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.709    datapth/ALU_0/U0/ltOp_carry_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  datapth/ALU_0/U0/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.823    datapth/ALU_0/U0/ltOp_carry__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.937 r  datapth/ALU_0/U0/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.937    datapth/ALU_0/U0/ltOp_carry__1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.051 r  datapth/ALU_0/U0/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           1.070    12.121    datapth/ALU_0/U0/data7
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.245 r  datapth/ALU_0/U0/ALUOut[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.245    datapth/ALU_0/U0/ALUOut[0]_INST_0_i_2_n_0
    SLICE_X63Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.457 r  datapth/ALU_0/U0/ALUOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433    12.891    datapth/ALU_0/U0/ALUOut[0]_INST_0_i_1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I5_O)        0.299    13.190 r  datapth/ALU_0/U0/ALUOut[0]_INST_0/O
                         net (fo=3, routed)           0.553    13.742    datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/DIA0
    SLICE_X60Y42         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         1.371    11.371 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.169    13.540    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.631 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.517    15.148    datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y42         RAMD32                                       r  datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.495    15.643    
                         clock uncertainty           -0.035    15.608    
    SLICE_X60Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.447    datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (68.988%)  route 0.112ns (31.012%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     2.010 r  datapth/pc_0/U0/DataOut_reg[8]/Q
                         net (fo=1, routed)           0.112     2.122    datapth/pc_add_0/U0/Din[7]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.231 r  datapth/pc_add_0/U0/Dout[5]_INST_0/O[3]
                         net (fo=1, routed)           0.000     2.231    datapth/pc_0/U0/Din[8]
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[8]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.134     2.016    datapth/pc_0/U0/DataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.250ns (62.671%)  route 0.149ns (37.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     2.010 r  datapth/pc_0/U0/DataOut_reg[4]/Q
                         net (fo=24, routed)          0.149     2.159    datapth/pc_add_0/U0/Din[3]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.268 r  datapth/pc_add_0/U0/Dout[1]_INST_0/O[3]
                         net (fo=1, routed)           0.000     2.268    datapth/pc_0/U0/Din[4]
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[4]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.134     2.016    datapth/pc_0/U0/DataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.931%)  route 0.168ns (40.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     2.010 r  datapth/pc_0/U0/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.168     2.178    datapth/pc_add_0/U0/Din[5]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.289 r  datapth/pc_add_0/U0/Dout[5]_INST_0/O[1]
                         net (fo=1, routed)           0.000     2.289    datapth/pc_0/U0/Din[6]
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[6]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.134     2.016    datapth/pc_0/U0/DataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.929%)  route 0.176ns (41.071%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     2.010 f  datapth/pc_0/U0/DataOut_reg[2]/Q
                         net (fo=29, routed)          0.176     2.185    datapth/pc_add_0/U0/Din[1]
    SLICE_X54Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.230 r  datapth/pc_add_0/U0/Dout[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.230    datapth/pc_add_0/U0/Dout[1]_INST_0_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.296 r  datapth/pc_add_0/U0/Dout[1]_INST_0/O[1]
                         net (fo=1, routed)           0.000     2.296    datapth/pc_0/U0/Din[2]
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[2]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.134     2.016    datapth/pc_0/U0/DataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.251ns (55.879%)  route 0.198ns (44.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     2.010 r  datapth/pc_0/U0/DataOut_reg[7]/Q
                         net (fo=1, routed)           0.198     2.208    datapth/pc_add_0/U0/Din[6]
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.318 r  datapth/pc_add_0/U0/Dout[5]_INST_0/O[2]
                         net (fo=1, routed)           0.000     2.318    datapth/pc_0/U0/Din[7]
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[7]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.134     2.016    datapth/pc_0/U0/DataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.942%)  route 0.227ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  datapth/pc_0/U0/DataIn_reg[4]/Q
                         net (fo=1, routed)           0.227     2.260    datapth/pc_0/U0/DataIn[4]
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[4]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.072     1.954    datapth/pc_0/U0/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataIn_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataOut_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.942%)  route 0.227ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X54Y42         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  datapth/pc_0/U0/DataIn_reg[8]/Q
                         net (fo=1, routed)           0.227     2.260    datapth/pc_0/U0/DataIn[8]
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X55Y42         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[8]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X55Y42         FDCE (Hold_fdce_C_D)         0.072     1.954    datapth/pc_0/U0/DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.871    datapth/pc_0/U0/clk
    SLICE_X56Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.164     2.035 r  datapth/pc_0/U0/DataIn_reg[0]/Q
                         net (fo=1, routed)           0.228     2.263    datapth/pc_0/U0/DataIn[0]
    SLICE_X57Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X57Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[0]/C
                         clock pessimism             -0.605     1.884    
    SLICE_X57Y41         FDCE (Hold_fdce_C_D)         0.070     1.954    datapth/pc_0/U0/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.772%)  route 0.242ns (63.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.871    datapth/pc_0/U0/clk
    SLICE_X57Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  datapth/pc_0/U0/DataOut_reg[0]/Q
                         net (fo=28, routed)          0.242     2.254    datapth/pc_0/U0/Din[0]
    SLICE_X56Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X56Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[0]/C
                         clock pessimism             -0.605     1.884    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.059     1.943    datapth/pc_0/U0/DataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 datapth/pc_0/U0/DataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapth/pc_0/U0/DataOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.683%)  route 0.229ns (58.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.278    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.304 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.869    datapth/pc_0/U0/clk
    SLICE_X54Y41         FDRE                                         r  datapth/pc_0/U0/DataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     2.033 r  datapth/pc_0/U0/DataIn_reg[2]/Q
                         net (fo=1, routed)           0.229     2.262    datapth/pc_0/U0/DataIn[2]
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U18                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.625    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.654 r  clock_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     2.489    datapth/pc_0/U0/clk
    SLICE_X55Y41         FDCE                                         r  datapth/pc_0/U0/DataOut_reg[2]/C
                         clock pessimism             -0.607     1.882    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.066     1.948    datapth/pc_0/U0/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y41   datapth/pc_0/U0/DataIn_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y41   datapth/pc_0/U0/DataIn_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y41   datapth/pc_0/U0/DataIn_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y41   datapth/pc_0/U0/DataIn_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y41   datapth/pc_0/U0/DataIn_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y42   datapth/pc_0/U0/DataIn_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y42   datapth/pc_0/U0/DataIn_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y42   datapth/pc_0/U0/DataIn_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y42   datapth/pc_0/U0/DataIn_reg[8]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y42   datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y42   datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y41   datapth/regfile_0/U0/RAM_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y42   datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y42   datapth/regfile_0/U0/RAM_reg_r2_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    qtemp_reg[12]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.425 r  qtemp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.425    qtemp_reg[16]_i_1_n_6
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[17]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    qtemp_reg[12]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  qtemp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.330    qtemp_reg[16]_i_1_n_5
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[18]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  qtemp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    qtemp_reg[12]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.314 r  qtemp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.314    qtemp_reg[16]_i_1_n_7
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[16]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[16]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.311 r  qtemp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.311    qtemp_reg[12]_i_1_n_6
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.290 r  qtemp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.290    qtemp_reg[12]_i_1_n_4
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[15]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.216 r  qtemp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.216    qtemp_reg[12]_i_1_n_5
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  qtemp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    qtemp_reg[8]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.200 r  qtemp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.200    qtemp_reg[12]_i_1_n_7
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.847    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[12]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.062    15.147    qtemp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.949ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.197 r  qtemp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    qtemp_reg[8]_i_1_n_6
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[9]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  7.949    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.176 r  qtemp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.176    qtemp_reg[8]_i_1_n_4
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[11]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 qtemp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.138    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  qtemp_reg[1]/Q
                         net (fo=1, routed)           0.480     6.075    qtemp_reg_n_0_[1]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.749 r  qtemp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.749    qtemp_reg[0]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  qtemp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.863    qtemp_reg[4]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.102 r  qtemp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.102    qtemp_reg[8]_i_1_n_5
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock1 (IN)
                         net (fo=0)                   0.000    10.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[10]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.062    15.146    qtemp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 qtemp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.467    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  qtemp_reg[15]/Q
                         net (fo=1, routed)           0.108     1.716    qtemp_reg_n_0_[15]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  qtemp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    qtemp_reg[12]_i_1_n_4
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[15]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.105     1.572    qtemp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 qtemp_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    qtemp_reg_n_0_[11]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  qtemp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    qtemp_reg[8]_i_1_n_4
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.852     1.979    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[11]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 qtemp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.464    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  qtemp_reg[3]/Q
                         net (fo=1, routed)           0.108     1.713    qtemp_reg_n_0_[3]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  qtemp_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    qtemp_reg[0]_i_1_n_4
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.849     1.976    clock1_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  qtemp_reg[3]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.105     1.569    qtemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 qtemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    qtemp_reg_n_0_[7]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  qtemp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    qtemp_reg[4]_i_1_n_4
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    clock1_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.467    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  qtemp_reg[12]/Q
                         net (fo=1, routed)           0.105     1.713    qtemp_reg_n_0_[12]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  qtemp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    qtemp_reg[12]_i_1_n_7
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[12]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.105     1.572    qtemp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    qtemp_reg_n_0_[4]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  qtemp_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    qtemp_reg[4]_i_1_n_7
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    clock1_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  qtemp_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[8]/Q
                         net (fo=1, routed)           0.105     1.712    qtemp_reg_n_0_[8]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  qtemp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    qtemp_reg[8]_i_1_n_7
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.852     1.979    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[8]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clock1_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  qtemp_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    qtemp_reg_n_0_[16]
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  qtemp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    qtemp_reg[16]_i_1_n_7
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clock1_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  qtemp_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.105     1.573    qtemp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  qtemp_reg[10]/Q
                         net (fo=1, routed)           0.109     1.717    qtemp_reg_n_0_[10]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  qtemp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    qtemp_reg[8]_i_1_n_5
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.852     1.979    clock1_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  qtemp_reg[10]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.105     1.571    qtemp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 qtemp_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qtemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.467    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  qtemp_reg[14]/Q
                         net (fo=1, routed)           0.109     1.718    qtemp_reg_n_0_[14]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  qtemp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    qtemp_reg[12]_i_1_n_5
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock1 (IN)
                         net (fo=0)                   0.000     0.000    clock1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock1_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clock1_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  qtemp_reg[14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.105     1.572    qtemp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock1_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    qtemp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    qtemp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    qtemp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    qtemp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    qtemp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    qtemp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    qtemp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    qtemp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    qtemp_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    qtemp_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    qtemp_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    qtemp_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    qtemp_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    qtemp_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    qtemp_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    qtemp_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    qtemp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    qtemp_reg[10]/C



