<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="arxitektonikh1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Back_end_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Back_end_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Back_end_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CDBunit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FU_arithmetic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="entoles_se_mia_monada_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rename_ston_idio_kataxwrhth_Waw_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rename_ston_idio_kataxwrhth_Waw_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rename_ston_idio_kataxwrhth_Waw_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tuxaies_entoles_me_eksartiseis_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tuxaies_entoles_xwris_eksarthseis_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543511310" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543511310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543513387" xil_pn:in_ck="-6898154656544413142" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543513387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Back_end.vhd"/>
      <outfile xil_pn:name="Back_end_test.vhd"/>
      <outfile xil_pn:name="CDB_control.vhd"/>
      <outfile xil_pn:name="CDBunit.vhd"/>
      <outfile xil_pn:name="FU_arithmetic.vhd"/>
      <outfile xil_pn:name="FU_arithmetic_control.vhd"/>
      <outfile xil_pn:name="FU_aritmetic_test.vhd"/>
      <outfile xil_pn:name="FU_logical.vhd"/>
      <outfile xil_pn:name="FU_logical_control.vhd"/>
      <outfile xil_pn:name="FU_logical_test.vhd"/>
      <outfile xil_pn:name="Issue_unit.vhd"/>
      <outfile xil_pn:name="Issue_unit_test.vhd"/>
      <outfile xil_pn:name="Q_block.vhd"/>
      <outfile xil_pn:name="Qblock_test.vhd"/>
      <outfile xil_pn:name="RSUnitAr.vhd"/>
      <outfile xil_pn:name="RS_ar_control.vhd"/>
      <outfile xil_pn:name="RS_arithmetic_test.vhd"/>
      <outfile xil_pn:name="RS_logica_control.vhd"/>
      <outfile xil_pn:name="RS_logical_test.vhd"/>
      <outfile xil_pn:name="RS_reg_line.vhd"/>
      <outfile xil_pn:name="RS_unit_logical.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg2BitR.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="Reg5BitR.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="V_block.vhd"/>
      <outfile xil_pn:name="V_block_test.vhd"/>
      <outfile xil_pn:name="arithmetic_unit.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="demux_test.vhd"/>
      <outfile xil_pn:name="entoles_se_mia_monada.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux16to1_5bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_5Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_5bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_5Bit.vhd"/>
      <outfile xil_pn:name="rename_ston_idio_kataxwrhth_Waw.vhd"/>
      <outfile xil_pn:name="rs_line_test.vhd"/>
      <outfile xil_pn:name="test_CDBunit.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="tuxaies_entoles_me_eksartiseis.vhd"/>
      <outfile xil_pn:name="tuxaies_entoles_xwris_eksarthseis.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543511310" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6911583614827295076" xil_pn:start_ts="1543511310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543511310" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4651543632216061026" xil_pn:start_ts="1543511310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543511310" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5077458075847668155" xil_pn:start_ts="1543511310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543513387" xil_pn:in_ck="-6898154656544413142" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543513387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Back_end.vhd"/>
      <outfile xil_pn:name="Back_end_test.vhd"/>
      <outfile xil_pn:name="CDB_control.vhd"/>
      <outfile xil_pn:name="CDBunit.vhd"/>
      <outfile xil_pn:name="FU_arithmetic.vhd"/>
      <outfile xil_pn:name="FU_arithmetic_control.vhd"/>
      <outfile xil_pn:name="FU_aritmetic_test.vhd"/>
      <outfile xil_pn:name="FU_logical.vhd"/>
      <outfile xil_pn:name="FU_logical_control.vhd"/>
      <outfile xil_pn:name="FU_logical_test.vhd"/>
      <outfile xil_pn:name="Issue_unit.vhd"/>
      <outfile xil_pn:name="Issue_unit_test.vhd"/>
      <outfile xil_pn:name="Q_block.vhd"/>
      <outfile xil_pn:name="Qblock_test.vhd"/>
      <outfile xil_pn:name="RSUnitAr.vhd"/>
      <outfile xil_pn:name="RS_ar_control.vhd"/>
      <outfile xil_pn:name="RS_arithmetic_test.vhd"/>
      <outfile xil_pn:name="RS_logica_control.vhd"/>
      <outfile xil_pn:name="RS_logical_test.vhd"/>
      <outfile xil_pn:name="RS_reg_line.vhd"/>
      <outfile xil_pn:name="RS_unit_logical.vhd"/>
      <outfile xil_pn:name="Reg1BitR.vhd"/>
      <outfile xil_pn:name="Reg2BitR.vhd"/>
      <outfile xil_pn:name="Reg32BitR.vhd"/>
      <outfile xil_pn:name="Reg4BitR.vhd"/>
      <outfile xil_pn:name="Reg5BitR.vhd"/>
      <outfile xil_pn:name="Register_File.vhd"/>
      <outfile xil_pn:name="V_block.vhd"/>
      <outfile xil_pn:name="V_block_test.vhd"/>
      <outfile xil_pn:name="arithmetic_unit.vhd"/>
      <outfile xil_pn:name="demux1bit.vhd"/>
      <outfile xil_pn:name="demux2to4.vhd"/>
      <outfile xil_pn:name="demux3to8.vhd"/>
      <outfile xil_pn:name="demux4to16.vhd"/>
      <outfile xil_pn:name="demux5to32.vhd"/>
      <outfile xil_pn:name="demux_test.vhd"/>
      <outfile xil_pn:name="entoles_se_mia_monada.vhd"/>
      <outfile xil_pn:name="flipflop.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux16to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux16to1_5bit.vhd"/>
      <outfile xil_pn:name="mux32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux32to1_5Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux4to1_5bit.vhd"/>
      <outfile xil_pn:name="mux5Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_32Bit.vhd"/>
      <outfile xil_pn:name="mux8to1_5Bit.vhd"/>
      <outfile xil_pn:name="rename_ston_idio_kataxwrhth_Waw.vhd"/>
      <outfile xil_pn:name="rs_line_test.vhd"/>
      <outfile xil_pn:name="test_CDBunit.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="tuxaies_entoles_me_eksartiseis.vhd"/>
      <outfile xil_pn:name="tuxaies_entoles_xwris_eksarthseis.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543513393" xil_pn:in_ck="-6898154656544413142" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3959046898664664038" xil_pn:start_ts="1543513387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Back_end_test_beh.prj"/>
      <outfile xil_pn:name="Back_end_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543513393" xil_pn:in_ck="2075886310095356648" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2198649126157546489" xil_pn:start_ts="1543513393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Back_end_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
