Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 03:55:57 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #1                                                                                  |                                                                                             WorstPath from Dst                                                                                            |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                                                     6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                    20.670 |                                                                                                                                                                                                    18.734 |
| Logic Delay               | 0.098(22%)           | 4.069(20%)                                                                                                                                                                | 4.465(24%)                                                                                                                                                                                                |
| Net Delay                 | 0.357(78%)           | 16.601(80%)                                                                                                                                                               | 14.269(76%)                                                                                                                                                                                               |
| Clock Skew                |               -0.043 |                                                                                                                                                                     0.182 |                                                                                                                                                                                                    -0.596 |
| Slack                     |                5.743 |                                                                                                                                                                   -14.246 |                                                                                                                                                                                                   -13.163 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%              | 15% x 4%                                                                                                                                                                  | 12% x 5%                                                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                    | (1, 0)                                                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       239 |                                                                                                                                                                                                       261 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                                        38 |
| Routes                    |                    1 |                                                                                                                                                                        33 |                                                                                                                                                                                                        39 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                                  |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                                  |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                        41 |                                                                                                                                                                                                        70 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | SRL16E/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                      | roi_ret_166/C                                                                                                                                                                                             |
| End Point Pin             | muon_cand_17.pt[0]/D | roi_ret_166/D                                                                                                                                                             | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                                          |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #2                                                                                    |                                                                                   WorstPath from Dst                                                                                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                 6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                         20.269 |                                                                                                                                                                                18.400 |
| Logic Delay               | 0.098(22%)           | 4.027(20%)                                                                                                                                                                     | 4.082(23%)                                                                                                                                                                            |
| Net Delay                 | 0.357(78%)           | 16.242(80%)                                                                                                                                                                    | 14.318(77%)                                                                                                                                                                           |
| Clock Skew                |               -0.043 |                                                                                                                                                                         -0.202 |                                                                                                                                                                                -0.164 |
| Slack                     |                5.743 |                                                                                                                                                                        -14.229 |                                                                                                                                                                               -12.397 |
| Timing Exception          |                      |                                                                                                                                                                                |                                                                                                                                                                                       |
| Bounding Box Size         | 0% x 0%              | 14% x 4%                                                                                                                                                                       | 15% x 5%                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                         | (1, 0)                                                                                                                                                                                |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            238 |                                                                                                                                                                                   203 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                          |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                                                                                                                                                                                    34 |
| Routes                    |                    1 |                                                                                                                                                                             33 |                                                                                                                                                                                    35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                              |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                              |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                                                                                                                                                                                  |
| BRAM                      | None                 | None                                                                                                                                                                           | None                                                                                                                                                                                  |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| High Fanout               |                    1 |                                                                                                                                                                             41 |                                                                                                                                                                                    15 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | SRL16E/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                           | sector_ret_18570_1/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_17.pt[0]/D | sector_ret_18570_1/D                                                                                                                                                           | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                      |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #3                                                                                  |                                                                                WorstPath from Dst                                                                                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                            6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                    20.378 |                                                                                                                                                                           17.562 |
| Logic Delay               | 0.098(22%)           | 3.842(19%)                                                                                                                                                                | 4.119(24%)                                                                                                                                                                       |
| Net Delay                 | 0.357(78%)           | 16.536(81%)                                                                                                                                                               | 13.443(76%)                                                                                                                                                                      |
| Clock Skew                |               -0.043 |                                                                                                                                                                    -0.090 |                                                                                                                                                                           -0.289 |
| Slack                     |                5.743 |                                                                                                                                                                   -14.226 |                                                                                                                                                                          -11.684 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                  |
| Bounding Box Size         | 0% x 0%              | 16% x 4%                                                                                                                                                                  | 14% x 5%                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                    | (1, 0)                                                                                                                                                                           |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       249 |                                                                                                                                                                              181 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                     |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                               33 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                               34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                         |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                         |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                             |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                             |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| High Fanout               |                    1 |                                                                                                                                                                        41 |                                                                                                                                                                               15 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | SRL16E/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                      | sector_ret_23318/C                                                                                                                                                               |
| End Point Pin             | muon_cand_17.pt[0]/D | sector_ret_23318/D                                                                                                                                                        | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #4                                                                                    |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                         20.306 |                                                                                                                                                               16.629 |
| Logic Delay               | 0.098(22%)           | 4.368(22%)                                                                                                                                                                     | 3.697(23%)                                                                                                                                                           |
| Net Delay                 | 0.357(78%)           | 15.938(78%)                                                                                                                                                                    | 12.932(77%)                                                                                                                                                          |
| Clock Skew                |               -0.043 |                                                                                                                                                                         -0.160 |                                                                                                                                                               -0.345 |
| Slack                     |                5.743 |                                                                                                                                                                        -14.224 |                                                                                                                                                              -10.732 |
| Timing Exception          |                      |                                                                                                                                                                                |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 0%              | 16% x 4%                                                                                                                                                                       | 15% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                         | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            240 |                                                                                                                                                                  165 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                             33 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                             |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                           | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                             41 |                                                                                                                                                                   15 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                           | sector_ret_22282/C                                                                                                                                                   |
| End Point Pin             | muon_cand_17.pt[0]/D | sector_ret_22282/D                                                                                                                                                             | roi_ret_5506/D                                                                                                                                                       |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #5                                                                                    |        WorstPath from Dst       |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                          6.250 |                           6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                         20.466 |                           2.965 |
| Logic Delay               | 0.098(22%)           | 4.218(21%)                                                                                                                                                                     | 0.370(13%)                      |
| Net Delay                 | 0.357(78%)           | 16.248(79%)                                                                                                                                                                    | 2.595(87%)                      |
| Clock Skew                |               -0.043 |                                                                                                                                                                          0.008 |                          -0.488 |
| Slack                     |                5.743 |                                                                                                                                                                        -14.216 |                           2.712 |
| Timing Exception          |                      |                                                                                                                                                                                |                                 |
| Bounding Box Size         | 0% x 0%              | 15% x 4%                                                                                                                                                                       | 9% x 10%                        |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                         | (1, 1)                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            240 |                               3 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                    |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                               2 |
| Routes                    |                    1 |                                                                                                                                                                             33 |                               3 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 SRL16E           |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                       | clk_user                        |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                       | clk_user                        |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                            |
| BRAM                      | None                 | None                                                                                                                                                                           | None                            |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                               0 |
| High Fanout               |                    1 |                                                                                                                                                                             41 |                               1 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | SRL16E/D                        |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                           | roi_ret_5305/C                  |
| End Point Pin             | muon_cand_17.pt[0]/D | roi_ret_5305/D                                                                                                                                                                 | sr_4_7.roi_4_sr_4_14.sector_1/D |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #6                                                                                  |                                                                                     WorstPath from Dst                                                                                     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                                      6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                    20.248 |                                                                                                                                                                                     17.513 |
| Logic Delay               | 0.098(22%)           | 3.898(20%)                                                                                                                                                                | 4.381(26%)                                                                                                                                                                                 |
| Net Delay                 | 0.357(78%)           | 16.350(80%)                                                                                                                                                               | 13.132(74%)                                                                                                                                                                                |
| Clock Skew                |               -0.043 |                                                                                                                                                                    -0.208 |                                                                                                                                                                                     -0.153 |
| Slack                     |                5.743 |                                                                                                                                                                   -14.214 |                                                                                                                                                                                    -11.499 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                            |
| Bounding Box Size         | 0% x 0%              | 13% x 4%                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                    | (1, 0)                                                                                                                                                                                     |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       256 |                                                                                                                                                                                        195 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                               |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                         35 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                                         36 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                   |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                   |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                       |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                       |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| High Fanout               |                    1 |                                                                                                                                                                        41 |                                                                                                                                                                                         15 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | SRL16E/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                      | pt_ret_1983/C                                                                                                                                                                              |
| End Point Pin             | muon_cand_17.pt[0]/D | pt_ret_1983/D                                                                                                                                                             | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                           |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                     Path #7                                                                                    |         WorstPath from Dst         |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                          6.250 |                              6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                         20.290 |                              2.928 |
| Logic Delay               | 0.098(22%)           | 4.295(22%)                                                                                                                                                                     | 0.296(11%)                         |
| Net Delay                 | 0.357(78%)           | 15.995(78%)                                                                                                                                                                    | 2.632(89%)                         |
| Clock Skew                |               -0.043 |                                                                                                                                                                         -0.152 |                             -0.298 |
| Slack                     |                5.743 |                                                                                                                                                                        -14.200 |                              2.944 |
| Timing Exception          |                      |                                                                                                                                                                                |                                    |
| Bounding Box Size         | 0% x 0%              | 16% x 4%                                                                                                                                                                       | 9% x 10%                           |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                         | (1, 1)                             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                            243 |                                  3 |
| Fixed Loc                 |                    0 |                                                                                                                                                                              0 |                                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                              0 |                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                              0 |                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                              0 |                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                   | Safely Timed                       |
| Logic Levels              |                    0 |                                                                                                                                                                             33 |                                  2 |
| Routes                    |                    1 |                                                                                                                                                                             33 |                                  3 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 SRL16E              |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                       | clk_user                           |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                       | clk_user                           |
| DSP Block                 | None                 | None                                                                                                                                                                           | None                               |
| BRAM                      | None                 | None                                                                                                                                                                           | None                               |
| IO Crossings              |                    0 |                                                                                                                                                                              0 |                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                              0 |                                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                              0 |                                  0 |
| High Fanout               |                    1 |                                                                                                                                                                             41 |                                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                              0 |                                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                              0 |                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                         | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                         | SRL16E/D                           |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                           | sector_ret_22517/C                 |
| End Point Pin             | muon_cand_17.pt[0]/D | sector_ret_22517/D                                                                                                                                                             | sr_4_7.sector_0_sr_4_14.sector_1/D |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                Path #8                                                                               |                                                                                             WorstPath from Dst                                                                                            |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                6.250 |                                                                                                                                                                                                     6.250 |
| Path Delay                |                0.455 |                                                                                                                                                               20.156 |                                                                                                                                                                                                    18.719 |
| Logic Delay               | 0.098(22%)           | 3.641(19%)                                                                                                                                                           | 4.632(25%)                                                                                                                                                                                                |
| Net Delay                 | 0.357(78%)           | 16.515(81%)                                                                                                                                                          | 14.087(75%)                                                                                                                                                                                               |
| Clock Skew                |               -0.043 |                                                                                                                                                               -0.284 |                                                                                                                                                                                                    -0.078 |
| Slack                     |                5.743 |                                                                                                                                                              -14.198 |                                                                                                                                                                                                   -12.630 |
| Timing Exception          |                      |                                                                                                                                                                      |                                                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%              | 15% x 5%                                                                                                                                                             | 10% x 4%                                                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                               | (0, 0)                                                                                                                                                                                                    |
| Cumulative Fanout         |                    1 |                                                                                                                                                                  238 |                                                                                                                                                                                                       253 |
| Fixed Loc                 |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Fixed Route               |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                                              |
| Logic Levels              |                    0 |                                                                                                                                                                   31 |                                                                                                                                                                                                        38 |
| Routes                    |                    1 |                                                                                                                                                                   31 |                                                                                                                                                                                                        39 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                             | clk_user                                                                                                                                                                                                  |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                             | clk_user                                                                                                                                                                                                  |
| DSP Block                 | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                                      |
| BRAM                      | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                                      |
| IO Crossings              |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| SLR Crossings             |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| PBlocks                   |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| High Fanout               |                    1 |                                                                                                                                                                   41 |                                                                                                                                                                                                        62 |
| Dont Touch                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Mark Debug                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                               | SRL16E/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                 | roi_ret_164/C                                                                                                                                                                                             |
| End Point Pin             | muon_cand_17.pt[0]/D | roi_ret_164/D                                                                                                                                                        | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                                          |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #9                                                                                  |                                                                                        WorstPath from Dst                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                                           6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                    20.155 |                                                                                                                                                                                          17.673 |
| Logic Delay               | 0.098(22%)           | 4.113(21%)                                                                                                                                                                | 4.534(26%)                                                                                                                                                                                      |
| Net Delay                 | 0.357(78%)           | 16.042(79%)                                                                                                                                                               | 13.139(74%)                                                                                                                                                                                     |
| Clock Skew                |               -0.043 |                                                                                                                                                                    -0.281 |                                                                                                                                                                                          -0.082 |
| Slack                     |                5.743 |                                                                                                                                                                   -14.194 |                                                                                                                                                                                         -11.588 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                                 |
| Bounding Box Size         | 0% x 0%              | 14% x 4%                                                                                                                                                                  | 9% x 4%                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)               | (1, 1)                                                                                                                                                                    | (0, 0)                                                                                                                                                                                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       237 |                                                                                                                                                                                             221 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                    |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                              36 |
| Routes                    |                    1 |                                                                                                                                                                        33 |                                                                                                                                                                                              37 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                        |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                        |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                            |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                            |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| High Fanout               |                    1 |                                                                                                                                                                        41 |                                                                                                                                                                                              39 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | SRL16E/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                      | roi_ret_5104/C                                                                                                                                                                                  |
| End Point Pin             | muon_cand_17.pt[0]/D | roi_ret_5104/D                                                                                                                                                            | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #10                                                                                 |                                                                                        WorstPath from Dst                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                                           6.250 |
| Path Delay                |                0.455 |                                                                                                                                                                    20.338 |                                                                                                                                                                                          17.833 |
| Logic Delay               | 0.098(22%)           | 3.978(20%)                                                                                                                                                                | 4.526(26%)                                                                                                                                                                                      |
| Net Delay                 | 0.357(78%)           | 16.360(80%)                                                                                                                                                               | 13.307(74%)                                                                                                                                                                                     |
| Clock Skew                |               -0.043 |                                                                                                                                                                    -0.093 |                                                                                                                                                                                          -0.286 |
| Slack                     |                5.743 |                                                                                                                                                                   -14.189 |                                                                                                                                                                                         -11.952 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                                 |
| Bounding Box Size         | 0% x 0%              | 13% x 4%                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                    | (1, 0)                                                                                                                                                                                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       256 |                                                                                                                                                                                             202 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                    |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                              36 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                                              37 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                        |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                        |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                            |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                            |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| High Fanout               |                    1 |                                                                                                                                                                        41 |                                                                                                                                                                                              20 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | SRL16E/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[276]/C    | muon_cand_17.pt[0]/C                                                                                                                                                      | sector_ret_23888/C                                                                                                                                                                              |
| End Point Pin             | muon_cand_17.pt[0]/D | sector_ret_23888/D                                                                                                                                                        | sr_4_14.roi_3_sr_4_14.sector_1/D                                                                                                                                                                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 26 | 27 |  28 |  29 |  30 |  31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 |
+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     |  1 | 17 | 106 | 232 | 154 | 104 | 90 | 74 | 42 | 44 | 41 | 42 | 45 |  7 |  1 |
+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


