/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.5
Hash     : 1c6c166
Date     : Dec  6 2023
Type     : Engineering
Log Time   : Fri Dec  8 07:06:33 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: dinB[249].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[14] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[249].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113829 side: (RIGHT,) (40,1))                               0.000     0.779
| (CHANY:1298666 L4 length:3 (40,1)->(40,3))                        0.119     0.898
| (IPIN:189922 side: (RIGHT,) (40,2))                               0.101     0.999
| (intra 'bram' routing)                                            0.000     0.999
doutB[252].WDATA_A2[14] (RS_TDP36K at (40,2))                       0.000     0.999
data arrival time                                                             0.999

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             0.999
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.075


#Path 2
Startpoint: dinB[248].inpad[0] (.input at (41,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[13] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[248].inpad[0] (.input at (41,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:116684 side: (TOP,) (41,1))                                 0.000     0.779
| (CHANX:1006017 L1 length:1 (41,1)->(41,1))                        0.061     0.840
| (CHANY:1298814 L1 length:1 (40,2)->(40,2))                        0.061     0.901
| (IPIN:189915 side: (RIGHT,) (40,2))                               0.101     1.002
| (intra 'bram' routing)                                            0.000     1.002
doutB[252].WDATA_A2[13] (RS_TDP36K at (40,2))                       0.000     1.002
data arrival time                                                             1.002

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.002
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.078


#Path 3
Startpoint: dinB[162].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[0] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[162].inpad[0] (.input at (53,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:151250 side: (TOP,) (53,1))                                0.000     0.779
| (CHANX:1006765 L1 length:1 (53,1)->(53,1))                       0.061     0.840
| (CHANY:1333738 L1 length:1 (52,2)->(52,2))                       0.061     0.901
| (IPIN:192673 side: (RIGHT,) (52,2))                              0.101     1.002
| (intra 'bram' routing)                                           0.000     1.002
doutB[180].WDATA_A2[0] (RS_TDP36K at (52,2))                       0.000     1.002
data arrival time                                                            1.002

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.002
----------------------------------------------------------------------------------
slack (MET)                                                                  0.078


#Path 4
Startpoint: dinB[247].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[12] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[247].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113782 side: (TOP,) (40,1))                                 0.000     0.779
| (CHANX:1005988 L4 length:4 (40,1)->(43,1))                        0.119     0.898
| (CHANY:1298812 L1 length:1 (40,2)->(40,2))                        0.061     0.959
| (IPIN:189914 side: (RIGHT,) (40,2))                               0.101     1.060
| (intra 'bram' routing)                                            0.000     1.060
doutB[252].WDATA_A2[12] (RS_TDP36K at (40,2))                       0.000     1.060
data arrival time                                                             1.060

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.060
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.136


#Path 5
Startpoint: dinB[138].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[11] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[138].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934543 side: (RIGHT,) (40,44))                               0.000     0.779
| (CHANY:1301517 L4 length:1 (40,44)->(40,44))                       0.119     0.898
| (CHANX:1176645 L1 length:1 (40,43)->(40,43))                       0.061     0.959
| (IPIN:786367 side: (TOP,) (40,43))                                 0.101     1.060
| (intra 'bram' routing)                                             0.000     1.060
doutB[144].WDATA_A2[11] (RS_TDP36K at (40,41))                       0.000     1.060
data arrival time                                                              1.060

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.060
------------------------------------------------------------------------------------
slack (MET)                                                                    0.136


#Path 6
Startpoint: dinB[175].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[12] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[175].inpad[0] (.input at (53,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:151229 side: (TOP,) (53,1))                                 0.000     0.779
| (CHANX:1006627 L4 length:4 (53,1)->(50,1))                        0.119     0.898
| (CHANY:1333750 L1 length:1 (52,2)->(52,2))                        0.061     0.959
| (IPIN:192679 side: (RIGHT,) (52,2))                               0.101     1.060
| (intra 'bram' routing)                                            0.000     1.060
doutB[180].WDATA_A2[12] (RS_TDP36K at (52,2))                       0.000     1.060
data arrival time                                                             1.060

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.060
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.136


#Path 7
Startpoint: dinB[241].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[7] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[241].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113790 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005956 L1 length:1 (40,1)->(40,1))                       0.061     0.840
| (CHANY:1298828 L4 length:4 (40,2)->(40,5))                       0.119     0.959
| (IPIN:190039 side: (RIGHT,) (40,3))                              0.101     1.060
| (intra 'bram' routing)                                           0.000     1.060
doutB[252].WDATA_A2[7] (RS_TDP36K at (40,2))                       0.000     1.060
data arrival time                                                            1.060

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.060
----------------------------------------------------------------------------------
slack (MET)                                                                  0.136


#Path 8
Startpoint: dinB[237].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[3] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[237].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113772 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005968 L4 length:4 (40,1)->(43,1))                       0.119     0.898
| (CHANY:1298816 L1 length:1 (40,2)->(40,2))                       0.061     0.959
| (IPIN:189916 side: (RIGHT,) (40,2))                              0.101     1.060
| (intra 'bram' routing)                                           0.000     1.060
doutB[252].WDATA_A2[3] (RS_TDP36K at (40,2))                       0.000     1.060
data arrival time                                                            1.060

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.060
----------------------------------------------------------------------------------
slack (MET)                                                                  0.136


#Path 9
Startpoint: dinB[236].inpad[0] (.input at (41,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[2] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[236].inpad[0] (.input at (41,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:116666 side: (TOP,) (41,1))                                0.000     0.779
| (CHANX:1006013 L1 length:1 (41,1)->(41,1))                       0.061     0.840
| (CHANY:1298810 L1 length:1 (40,2)->(40,2))                       0.061     0.901
| (CHANX:1010013 L1 length:1 (40,2)->(40,2))                       0.061     0.962
| (IPIN:189887 side: (TOP,) (40,2))                                0.101     1.063
| (intra 'bram' routing)                                           0.000     1.063
doutB[252].WDATA_A2[2] (RS_TDP36K at (40,2))                      -0.000     1.063
data arrival time                                                            1.063

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.063
----------------------------------------------------------------------------------
slack (MET)                                                                  0.139


#Path 10
Startpoint: dinA[234].inpad[0] (.input at (44,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_B2[0] (RS_TDP36K at (40,2) clocked by clkA)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[234].inpad[0] (.input at (44,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:125290 side: (TOP,) (44,1))                                0.000     0.779
| (CHANX:1006029 L4 length:4 (44,1)->(41,1))                       0.119     0.898
| (CHANY:1298826 L4 length:4 (40,2)->(40,5))                       0.119     1.017
| (IPIN:189908 side: (RIGHT,) (40,2))                              0.101     1.118
| (intra 'bram' routing)                                           0.000     1.118
doutB[252].WDATA_B2[0] (RS_TDP36K at (40,2))                       0.000     1.118
data arrival time                                                            1.118

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_B2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.168     0.947
data required time                                                           0.947
----------------------------------------------------------------------------------
data required time                                                          -0.947
data arrival time                                                            1.118
----------------------------------------------------------------------------------
slack (MET)                                                                  0.171


#Path 11
Startpoint: dinB[254].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A1[2] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[254].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113801 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005946 L1 length:1 (40,1)->(40,1))                       0.061     0.840
| (CHANY:1298838 L4 length:4 (40,2)->(40,5))                       0.119     0.959
| (IPIN:189924 side: (RIGHT,) (40,2))                              0.101     1.060
| (intra 'bram' routing)                                           0.000     1.060
doutB[252].WDATA_A1[2] (RS_TDP36K at (40,2))                       0.000     1.060
data arrival time                                                            1.060

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A1[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.060
----------------------------------------------------------------------------------
slack (MET)                                                                  0.182


#Path 12
Startpoint: dinB[255].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A1[3] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[255].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113803 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005982 L4 length:4 (40,1)->(43,1))                       0.119     0.898
| (CHANY:1298794 L1 length:1 (40,2)->(40,2))                       0.061     0.959
| (IPIN:189921 side: (RIGHT,) (40,2))                              0.101     1.060
| (intra 'bram' routing)                                           0.000     1.060
doutB[252].WDATA_A1[3] (RS_TDP36K at (40,2))                       0.000     1.060
data arrival time                                                            1.060

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A1[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.060
----------------------------------------------------------------------------------
slack (MET)                                                                  0.182


#Path 13
Startpoint: dinB[185].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[5] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[185].inpad[0] (.input at (52,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:148374 side: (TOP,) (52,1))                                0.000     0.779
| (CHANX:1006708 L1 length:1 (52,1)->(52,1))                       0.061     0.840
| (CHANY:1333788 L4 length:4 (52,2)->(52,5))                       0.119     0.959
| (IPIN:192791 side: (RIGHT,) (52,3))                              0.101     1.060
| (intra 'bram' routing)                                           0.000     1.060
doutB[180].WDATA_A1[5] (RS_TDP36K at (52,2))                       0.000     1.060
data arrival time                                                            1.060

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.060
----------------------------------------------------------------------------------
slack (MET)                                                                  0.182


#Path 14
Startpoint: dinB[181].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[1] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[181].inpad[0] (.input at (53,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:151269 side: (RIGHT,) (53,1))                              0.000     0.779
| (CHANY:1336506 L1 length:1 (53,1)->(53,1))                       0.061     0.840
| (CHANX:1006781 L1 length:1 (53,1)->(53,1))                       0.061     0.901
| (CHANY:1333754 L1 length:1 (52,2)->(52,2))                       0.061     0.962
| (IPIN:192681 side: (RIGHT,) (52,2))                              0.101     1.063
| (intra 'bram' routing)                                           0.000     1.063
doutB[180].WDATA_A1[1] (RS_TDP36K at (52,2))                      -0.000     1.063
data arrival time                                                            1.063

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.063
----------------------------------------------------------------------------------
slack (MET)                                                                  0.185


#Path 15
Startpoint: dinB[164].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[2] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[164].inpad[0] (.input at (52,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:148375 side: (TOP,) (52,1))                                0.000     0.779
| (CHANX:1006742 L4 length:4 (52,1)->(55,1))                       0.119     0.898
| (CHANY:1333778 L4 length:4 (52,2)->(52,5))                       0.119     1.017
| (IPIN:192684 side: (RIGHT,) (52,2))                              0.101     1.118
| (intra 'bram' routing)                                           0.000     1.118
doutB[180].WDATA_A2[2] (RS_TDP36K at (52,2))                       0.000     1.118
data arrival time                                                            1.118

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.118
----------------------------------------------------------------------------------
slack (MET)                                                                  0.194


#Path 16
Startpoint: dinB[133].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[7] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[133].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934507 side: (TOP,) (40,44))                                0.000     0.779
| (CHANX:1180734 L4 length:4 (40,44)->(43,44))                      0.119     0.898
| (CHANY:1301393 L4 length:3 (40,44)->(40,42))                      0.119     1.017
| (IPIN:786325 side: (RIGHT,) (40,42))                              0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[144].WDATA_A2[7] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.194


#Path 17
Startpoint: dinB[200].inpad[0] (.input at (16,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A2[2] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[200].inpad[0] (.input at (16,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:44704 side: (RIGHT,) (16,1))                               0.000     0.779
| (CHANY:1228848 L4 length:4 (16,1)->(16,4))                       0.119     0.898
| (CHANY:1229090 L4 length:4 (16,4)->(16,7))                       0.119     1.017
| (IPIN:230249 side: (RIGHT,) (16,5))                              0.101     1.118
| (intra 'bram' routing)                                           0.000     1.118
doutB[216].WDATA_A2[2] (RS_TDP36K at (16,5))                       0.000     1.118
data arrival time                                                            1.118

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.118
----------------------------------------------------------------------------------
slack (MET)                                                                  0.194


#Path 18
Startpoint: dinB[55].inpad[0] (.input at (24,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[1] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[55].inpad[0] (.input at (24,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:888456 side: (RIGHT,) (24,44))                             0.000     0.779
| (CHANY:1254743 L4 length:4 (24,44)->(24,41))                     0.119     0.898
| (CHANX:1167574 L4 length:4 (25,41)->(28,41))                     0.119     1.017
| (IPIN:783408 side: (TOP,) (28,41))                               0.101     1.118
| (intra 'bram' routing)                                           0.000     1.118
doutB[72].WDATA_A2[1] (RS_TDP36K at (28,41))                       0.000     1.118
data arrival time                                                            1.118

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.118
----------------------------------------------------------------------------------
slack (MET)                                                                  0.194


#Path 19
Startpoint: dinB[130].inpad[0] (.input at (37,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[4] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[130].inpad[0] (.input at (37,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:925901 side: (RIGHT,) (37,44))                              0.000     0.779
| (CHANY:1292665 L4 length:3 (37,44)->(37,42))                      0.119     0.898
| (CHANX:1172476 L4 length:4 (38,42)->(41,42))                      0.119     1.017
| (IPIN:786281 side: (TOP,) (40,42))                                0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[144].WDATA_A2[4] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.194


#Path 20
Startpoint: dinB[234].inpad[0] (.input at (39,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[0] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[234].inpad[0] (.input at (39,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:110913 side: (TOP,) (39,1))                                0.000     0.779
| (CHANX:1005914 L4 length:4 (39,1)->(42,1))                       0.119     0.898
| (CHANY:1298848 L4 length:4 (40,2)->(40,5))                       0.119     1.017
| (IPIN:189912 side: (RIGHT,) (40,2))                              0.101     1.118
| (intra 'bram' routing)                                           0.000     1.118
doutB[252].WDATA_A2[0] (RS_TDP36K at (40,2))                       0.000     1.118
data arrival time                                                            1.118

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.118
----------------------------------------------------------------------------------
slack (MET)                                                                  0.194


#Path 21
Startpoint: dinB[142].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[15] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[142].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934476 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180736 L4 length:4 (40,44)->(43,44))                       0.119     0.898
| (CHANY:1301331 L4 length:4 (40,44)->(40,41))                       0.119     1.017
| (IPIN:786211 side: (RIGHT,) (40,41))                               0.101     1.118
| (intra 'bram' routing)                                             0.000     1.118
doutB[144].WDATA_A2[15] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                              1.118

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.118
------------------------------------------------------------------------------------
slack (MET)                                                                    0.194


#Path 22
Startpoint: dinB[139].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[12] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[139].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934537 side: (RIGHT,) (40,44))                               0.000     0.779
| (CHANY:1301403 L4 length:3 (40,44)->(40,42))                       0.119     0.898
| (CHANY:1301281 L4 length:4 (40,43)->(40,40))                       0.119     1.017
| (IPIN:786190 side: (RIGHT,) (40,41))                               0.101     1.118
| (intra 'bram' routing)                                             0.000     1.118
doutB[144].WDATA_A2[12] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                              1.118

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.118
------------------------------------------------------------------------------------
slack (MET)                                                                    0.194


#Path 23
Startpoint: dinB[176].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[13] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[176].inpad[0] (.input at (52,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:148352 side: (TOP,) (52,1))                                 0.000     0.779
| (CHANX:1006744 L4 length:4 (52,1)->(55,1))                        0.119     0.898
| (CHANY:1333784 L4 length:4 (52,2)->(52,5))                        0.119     1.017
| (IPIN:192672 side: (RIGHT,) (52,2))                               0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[180].WDATA_A2[13] (RS_TDP36K at (52,2))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.194


#Path 24
Startpoint: dinB[235].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[1] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[235].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113769 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005962 L4 length:4 (40,1)->(43,1))                       0.119     0.898
| (CHANY:1298798 L1 length:1 (40,2)->(40,2))                       0.061     0.959
| (CHANX:1010001 L1 length:1 (40,2)->(40,2))                       0.061     1.020
| (IPIN:189897 side: (TOP,) (40,2))                                0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[252].WDATA_A2[1] (RS_TDP36K at (40,2))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.197


#Path 25
Startpoint: dinB[134].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[16] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[134].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934478 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180693 L1 length:1 (40,44)->(40,44))                       0.061     0.840
| (CHANY:1298437 L4 length:4 (39,44)->(39,41))                       0.119     0.959
| (CHANX:1172574 L1 length:1 (40,42)->(40,42))                       0.061     1.020
| (IPIN:786290 side: (TOP,) (40,42))                                 0.101     1.121
| (intra 'bram' routing)                                             0.000     1.121
doutB[144].WDATA_A2[16] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                              1.121

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.121
------------------------------------------------------------------------------------
slack (MET)                                                                    0.197


#Path 26
Startpoint: dinB[177].inpad[0] (.input at (51,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[14] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[177].inpad[0] (.input at (51,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:145499 side: (TOP,) (51,1))                                 0.000     0.779
| (CHANX:1006655 L1 length:1 (51,1)->(51,1))                        0.061     0.840
| (CHANY:1327932 L1 length:1 (50,2)->(50,2))                        0.061     0.901
| (CHANX:1010736 L4 length:4 (51,2)->(54,2))                        0.119     1.020
| (IPIN:192646 side: (TOP,) (52,2))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[180].WDATA_A2[14] (RS_TDP36K at (52,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 27
Startpoint: dinB[163].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[1] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[163].inpad[0] (.input at (52,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:148382 side: (RIGHT,) (52,1))                              0.000     0.779
| (CHANY:1333644 L4 length:2 (52,1)->(52,2))                       0.119     0.898
| (CHANY:1333764 L1 length:1 (52,2)->(52,2))                       0.061     0.959
| (CHANX:1010791 L1 length:1 (52,2)->(52,2))                       0.061     1.020
| (IPIN:192660 side: (TOP,) (52,2))                                0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[180].WDATA_A2[1] (RS_TDP36K at (52,2))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.197


#Path 28
Startpoint: dinB[136].inpad[0] (.input at (41,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[9] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[136].inpad[0] (.input at (41,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:937398 side: (TOP,) (41,44))                                0.000     0.779
| (CHANX:1180773 L1 length:1 (41,44)->(41,44))                      0.061     0.840
| (CHANY:1301345 L4 length:4 (40,44)->(40,41))                      0.119     0.959
| (CHANX:1176625 L1 length:1 (40,43)->(40,43))                      0.061     1.020
| (IPIN:786373 side: (TOP,) (40,43))                                0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[144].WDATA_A2[9] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 29
Startpoint: dinB[174].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[11] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[174].inpad[0] (.input at (52,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:148324 side: (TOP,) (52,1))                                 0.000     0.779
| (CHANX:1006704 L1 length:1 (52,1)->(52,1))                        0.061     0.840
| (CHANY:1333792 L4 length:4 (52,2)->(52,5))                        0.119     0.959
| (CHANX:1018901 L1 length:1 (52,4)->(52,4))                        0.061     1.020
| (IPIN:192859 side: (TOP,) (52,4))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[180].WDATA_A2[11] (RS_TDP36K at (52,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 30
Startpoint: dinB[170].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[16] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[170].inpad[0] (.input at (52,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:148323 side: (TOP,) (52,1))                                 0.000     0.779
| (CHANX:1006702 L1 length:1 (52,1)->(52,1))                        0.061     0.840
| (CHANY:1333794 L4 length:4 (52,2)->(52,5))                        0.119     0.959
| (CHANX:1014841 L1 length:1 (52,3)->(52,3))                        0.061     1.020
| (IPIN:192771 side: (TOP,) (52,3))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[180].WDATA_A2[16] (RS_TDP36K at (52,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 31
Startpoint: dinB[242].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[16] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[242].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113763 side: (TOP,) (40,1))                                 0.000     0.779
| (CHANX:1005934 L1 length:1 (40,1)->(40,1))                        0.061     0.840
| (CHANY:1298850 L4 length:4 (40,2)->(40,5))                        0.119     0.959
| (CHANX:1014073 L1 length:1 (40,3)->(40,3))                        0.061     1.020
| (IPIN:190003 side: (TOP,) (40,3))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[252].WDATA_A2[16] (RS_TDP36K at (40,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 32
Startpoint: dinB[250].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[15] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[250].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113778 side: (TOP,) (40,1))                                 0.000     0.779
| (CHANX:1005964 L4 length:4 (40,1)->(43,1))                        0.119     0.898
| (CHANY:1298804 L1 length:1 (40,2)->(40,2))                        0.061     0.959
| (CHANX:1010007 L1 length:1 (40,2)->(40,2))                        0.061     1.020
| (IPIN:189900 side: (TOP,) (40,2))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[252].WDATA_A2[15] (RS_TDP36K at (40,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.197


#Path 33
Startpoint: dinB[201].inpad[0] (.input at (15,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A2[3] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[201].inpad[0] (.input at (15,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:41785 side: (TOP,) (15,1))                                 0.000     0.779
| (CHANX:1004346 L1 length:1 (15,1)->(15,1))                       0.061     0.840
| (CHANY:1226038 L4 length:4 (15,2)->(15,5))                       0.119     0.959
| (CHANX:1020662 L1 length:1 (16,5)->(16,5))                       0.061     1.020
| (IPIN:230232 side: (TOP,) (16,5))                                0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[216].WDATA_A2[3] (RS_TDP36K at (16,5))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.197


#Path 34
Startpoint: dinA[199].inpad[0] (.input at (18,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_B2[1] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[199].inpad[0] (.input at (18,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:50410 side: (TOP,) (18,1))                                 0.000     0.779
| (CHANX:1004540 L1 length:1 (18,1)->(18,1))                       0.061     0.840
| (CHANY:1234772 L4 length:4 (18,2)->(18,5))                       0.119     0.959
| (CHANX:1020631 L4 length:4 (18,5)->(15,5))                       0.119     1.078
| (IPIN:230231 side: (TOP,) (16,5))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[216].WDATA_B2[1] (RS_TDP36K at (16,5))                       0.000     1.179
data arrival time                                                            1.179

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.168     0.947
data required time                                                           0.947
----------------------------------------------------------------------------------
data required time                                                          -0.947
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.232


#Path 35
Startpoint: dinB[149].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[5] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[149].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934503 side: (TOP,) (40,44))                                0.000     0.779
| (CHANX:1180742 L4 length:4 (40,44)->(43,44))                      0.119     0.898
| (CHANY:1301399 L4 length:3 (40,44)->(40,42))                      0.119     1.017
| (IPIN:786313 side: (RIGHT,) (40,42))                              0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[144].WDATA_A1[5] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.240


#Path 36
Startpoint: dinB[85].inpad[0] (.input at (30,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[12] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[85].inpad[0] (.input at (30,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:905732 side: (RIGHT,) (30,44))                              0.000     0.779
| (CHANY:1272217 L4 length:4 (30,44)->(30,41))                      0.119     0.898
| (CHANX:1167709 L4 length:4 (30,41)->(27,41))                      0.119     1.017
| (IPIN:783395 side: (TOP,) (28,41))                                0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[72].WDATA_A1[12] (RS_TDP36K at (28,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.240


#Path 37
Startpoint: dinB[151].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[7] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[151].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934532 side: (RIGHT,) (40,44))                              0.000     0.779
| (CHANY:1301337 L4 length:4 (40,44)->(40,41))                      0.119     0.898
| (CHANY:1301211 L4 length:4 (40,42)->(40,39))                      0.119     1.017
| (IPIN:786326 side: (RIGHT,) (40,42))                              0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[144].WDATA_A1[7] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.240


#Path 38
Startpoint: dinB[117].inpad[0] (.input at (36,44) clocked by virtual_io_clock)
Endpoint  : doutB[108].WDATA_A1[8] (RS_TDP36K at (40,38) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[117].inpad[0] (.input at (36,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:923012 side: (RIGHT,) (36,44))                              0.000     0.779
| (CHANY:1289673 L4 length:4 (36,44)->(36,41))                      0.119     0.898
| (CHANX:1164266 L4 length:4 (37,40)->(40,40))                      0.119     1.017
| (IPIN:740492 side: (TOP,) (40,40))                                0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[108].WDATA_A1[8] (RS_TDP36K at (40,38))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[108].CLK_A1[0] (RS_TDP36K at (40,38))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.240


#Path 39
Startpoint: dinB[161].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[17] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[161].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934512 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180728 L4 length:4 (40,44)->(43,44))                       0.119     0.898
| (CHANY:1301325 L4 length:4 (40,44)->(40,41))                       0.119     1.017
| (IPIN:786316 side: (RIGHT,) (40,42))                               0.101     1.118
| (intra 'bram' routing)                                             0.000     1.118
doutB[144].WDATA_A1[17] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                              1.118

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.099     0.878
data required time                                                             0.878
------------------------------------------------------------------------------------
data required time                                                            -0.878
data arrival time                                                              1.118
------------------------------------------------------------------------------------
slack (MET)                                                                    0.240


#Path 40
Startpoint: dinB[145].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[1] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[145].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934538 side: (RIGHT,) (40,44))                              0.000     0.779
| (CHANY:1301467 L4 length:2 (40,44)->(40,43))                      0.119     0.898
| (CHANY:1301283 L4 length:4 (40,43)->(40,40))                      0.119     1.017
| (IPIN:786194 side: (RIGHT,) (40,41))                              0.101     1.118
| (intra 'bram' routing)                                            0.000     1.118
doutB[144].WDATA_A1[1] (RS_TDP36K at (40,41))                       0.000     1.118
data arrival time                                                             1.118

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.118
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.240


#Path 41
Startpoint: dinB[82].inpad[0] (.input at (30,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[9] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[82].inpad[0] (.input at (30,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:905681 side: (TOP,) (30,44))                               0.000     0.779
| (CHANX:1179883 L4 length:4 (30,44)->(27,44))                     0.119     0.898
| (CHANY:1263635 L1 length:1 (27,44)->(27,44))                     0.061     0.959
| (CHANX:1175860 L1 length:1 (28,43)->(28,43))                     0.061     1.020
| (IPIN:783607 side: (TOP,) (28,43))                               0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[72].WDATA_A1[9] (RS_TDP36K at (28,41))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.243


#Path 42
Startpoint: dinB[252].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A1[0] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[252].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113773 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005955 L1 length:1 (40,1)->(40,1))                       0.061     0.840
| (CHANY:1295904 L1 length:1 (39,2)->(39,2))                       0.061     0.901
| (CHANX:1010028 L4 length:4 (40,2)->(43,2))                       0.119     1.020
| (IPIN:189877 side: (TOP,) (40,2))                                0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[252].WDATA_A1[0] (RS_TDP36K at (40,2))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A1[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.243


#Path 43
Startpoint: dinB[154].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[9] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[154].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934492 side: (TOP,) (40,44))                                0.000     0.779
| (CHANX:1180689 L1 length:1 (40,44)->(40,44))                      0.061     0.840
| (CHANY:1298565 L4 length:2 (39,44)->(39,43))                      0.119     0.959
| (CHANX:1176640 L1 length:1 (40,43)->(40,43))                      0.061     1.020
| (IPIN:786365 side: (TOP,) (40,43))                                0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[144].WDATA_A1[9] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.243


#Path 44
Startpoint: dinB[155].inpad[0] (.input at (41,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[10] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[155].inpad[0] (.input at (41,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:937408 side: (TOP,) (41,44))                                 0.000     0.779
| (CHANX:1180760 L1 length:1 (41,44)->(41,44))                       0.061     0.840
| (CHANY:1304407 L1 length:1 (41,44)->(41,44))                       0.061     0.901
| (CHANX:1176539 L4 length:4 (41,43)->(38,43))                       0.119     1.020
| (IPIN:786358 side: (TOP,) (40,43))                                 0.101     1.121
| (intra 'bram' routing)                                             0.000     1.121
doutB[144].WDATA_A1[10] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                              1.121

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.099     0.878
data required time                                                             0.878
------------------------------------------------------------------------------------
data required time                                                            -0.878
data arrival time                                                              1.121
------------------------------------------------------------------------------------
slack (MET)                                                                    0.243


#Path 45
Startpoint: dinB[232].inpad[0] (.input at (16,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A1[15] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[232].inpad[0] (.input at (16,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:44676 side: (TOP,) (16,1))                                  0.000     0.779
| (CHANX:1004400 L1 length:1 (16,1)->(16,1))                        0.061     0.840
| (CHANY:1228960 L4 length:4 (16,2)->(16,5))                        0.119     0.959
| (CHANY:1229108 L1 length:1 (16,5)->(16,5))                        0.061     1.020
| (IPIN:230258 side: (RIGHT,) (16,5))                               0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[216].WDATA_A1[15] (RS_TDP36K at (16,5))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.243


#Path 46
Startpoint: dinB[194].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[13] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[194].inpad[0] (.input at (52,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:148390 side: (RIGHT,) (52,1))                               0.000     0.779
| (CHANY:1333724 L4 length:2 (52,1)->(52,2))                        0.119     0.898
| (CHANY:1333760 L1 length:1 (52,2)->(52,2))                        0.061     0.959
| (CHANX:1010787 L1 length:1 (52,2)->(52,2))                        0.061     1.020
| (IPIN:192658 side: (TOP,) (52,2))                                 0.101     1.121
| (intra 'bram' routing)                                            0.000     1.121
doutB[180].WDATA_A1[13] (RS_TDP36K at (52,2))                       0.000     1.121
data arrival time                                                             1.121

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.121
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.243


#Path 47
Startpoint: dinB[159].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[14] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[159].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934482 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180701 L1 length:1 (40,44)->(40,44))                       0.061     0.840
| (CHANY:1298435 L4 length:4 (39,44)->(39,41))                       0.119     0.959
| (CHANX:1168506 L1 length:1 (40,41)->(40,41))                       0.061     1.020
| (IPIN:786170 side: (TOP,) (40,41))                                 0.101     1.121
| (intra 'bram' routing)                                             0.000     1.121
doutB[144].WDATA_A1[14] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                              1.121

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.099     0.878
data required time                                                             0.878
------------------------------------------------------------------------------------
data required time                                                            -0.878
data arrival time                                                              1.121
------------------------------------------------------------------------------------
slack (MET)                                                                    0.243


#Path 48
Startpoint: dinB[160].inpad[0] (.input at (41,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[15] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[160].inpad[0] (.input at (41,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:937374 side: (TOP,) (41,44))                                 0.000     0.779
| (CHANX:1180757 L1 length:1 (41,44)->(41,44))                       0.061     0.840
| (CHANY:1301349 L4 length:4 (40,44)->(40,41))                       0.119     0.959
| (CHANY:1301313 L1 length:1 (40,41)->(40,41))                       0.061     1.020
| (IPIN:786200 side: (RIGHT,) (40,41))                               0.101     1.121
| (intra 'bram' routing)                                             0.000     1.121
doutB[144].WDATA_A1[15] (RS_TDP36K at (40,41))                       0.000     1.121
data arrival time                                                              1.121

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.099     0.878
data required time                                                             0.878
------------------------------------------------------------------------------------
data required time                                                            -0.878
data arrival time                                                              1.121
------------------------------------------------------------------------------------
slack (MET)                                                                    0.243


#Path 49
Startpoint: dinB[219].inpad[0] (.input at (15,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A1[3] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[219].inpad[0] (.input at (15,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:41812 side: (TOP,) (15,1))                                 0.000     0.779
| (CHANX:1004336 L1 length:1 (15,1)->(15,1))                       0.061     0.840
| (CHANY:1226048 L4 length:4 (15,2)->(15,5))                       0.119     0.959
| (CHANX:1020652 L1 length:1 (16,5)->(16,5))                       0.061     1.020
| (IPIN:230227 side: (TOP,) (16,5))                                0.101     1.121
| (intra 'bram' routing)                                           0.000     1.121
doutB[216].WDATA_A1[3] (RS_TDP36K at (16,5))                       0.000     1.121
data arrival time                                                            1.121

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.121
----------------------------------------------------------------------------------
slack (MET)                                                                  0.243


#Path 50
Startpoint: dinB[32].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[13] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[32].inpad[0] (.input at (29,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:902861 side: (RIGHT,) (29,44))                              0.000     0.779
| (CHANY:1269369 L4 length:3 (29,44)->(29,42))                      0.119     0.898
| (CHANX:1167801 L1 length:1 (29,41)->(29,41))                      0.061     0.959
| (CHANY:1266197 L4 length:4 (28,41)->(28,38))                      0.119     1.078
| (IPIN:737555 side: (RIGHT,) (28,38))                              0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[36].WDATA_A2[13] (RS_TDP36K at (28,38))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 51
Startpoint: dinB[31].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[12] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[31].inpad[0] (.input at (29,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:902860 side: (RIGHT,) (29,44))                              0.000     0.779
| (CHANY:1269301 L4 length:4 (29,44)->(29,41))                      0.119     0.898
| (CHANX:1163741 L1 length:1 (29,40)->(29,40))                      0.061     0.959
| (CHANY:1266129 L4 length:4 (28,40)->(28,37))                      0.119     1.078
| (IPIN:737562 side: (RIGHT,) (28,38))                              0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[36].WDATA_A2[12] (RS_TDP36K at (28,38))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 52
Startpoint: dinB[23].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[5] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[23].inpad[0] (.input at (29,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:902852 side: (RIGHT,) (29,44))                             0.000     0.779
| (CHANY:1269309 L4 length:4 (29,44)->(29,41))                     0.119     0.898
| (CHANX:1167785 L1 length:1 (29,41)->(29,41))                     0.061     0.959
| (CHANY:1266213 L4 length:4 (28,41)->(28,38))                     0.119     1.078
| (IPIN:737680 side: (RIGHT,) (28,39))                             0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[36].WDATA_A2[5] (RS_TDP36K at (28,38))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 53
Startpoint: dinB[24].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[6] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[24].inpad[0] (.input at (29,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:902853 side: (RIGHT,) (29,44))                             0.000     0.779
| (CHANY:1269373 L4 length:3 (29,44)->(29,42))                     0.119     0.898
| (CHANX:1167797 L1 length:1 (29,41)->(29,41))                     0.061     0.959
| (CHANY:1266201 L4 length:4 (28,41)->(28,38))                     0.119     1.078
| (IPIN:737688 side: (RIGHT,) (28,39))                             0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[36].WDATA_A2[6] (RS_TDP36K at (28,38))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 54
Startpoint: dinB[25].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[7] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[25].inpad[0] (.input at (29,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:902854 side: (RIGHT,) (29,44))                             0.000     0.779
| (CHANY:1269429 L4 length:2 (29,44)->(29,43))                     0.119     0.898
| (CHANX:1171869 L1 length:1 (29,42)->(29,42))                     0.061     0.959
| (CHANY:1266257 L4 length:4 (28,42)->(28,39))                     0.119     1.078
| (IPIN:737689 side: (RIGHT,) (28,39))                             0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[36].WDATA_A2[7] (RS_TDP36K at (28,38))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 55
Startpoint: dinB[64].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[9] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[64].inpad[0] (.input at (25,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:891280 side: (TOP,) (25,44))                               0.000     0.779
| (CHANX:1179768 L4 length:4 (25,44)->(28,44))                     0.119     0.898
| (CHANY:1266571 L4 length:1 (28,44)->(28,44))                     0.119     1.017
| (CHANX:1175879 L1 length:1 (28,43)->(28,43))                     0.061     1.078
| (IPIN:783600 side: (TOP,) (28,43))                               0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[72].WDATA_A2[9] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 56
Startpoint: dinB[172].inpad[0] (.input at (52,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[9] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[172].inpad[0] (.input at (52,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:148353 side: (TOP,) (52,1))                                0.000     0.779
| (CHANX:1006746 L4 length:4 (52,1)->(55,1))                       0.119     0.898
| (CHANY:1333790 L4 length:4 (52,2)->(52,5))                       0.119     1.017
| (CHANX:1018895 L1 length:1 (52,4)->(52,4))                       0.061     1.078
| (IPIN:192856 side: (TOP,) (52,4))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[180].WDATA_A2[9] (RS_TDP36K at (52,2))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 57
Startpoint: dinB[137].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[10] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[137].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934495 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180535 L4 length:4 (40,44)->(37,44))                       0.119     0.898
| (CHANY:1298475 L4 length:3 (39,44)->(39,42))                       0.119     1.017
| (CHANX:1176624 L1 length:1 (40,43)->(40,43))                       0.061     1.078
| (IPIN:786357 side: (TOP,) (40,43))                                 0.101     1.179
| (intra 'bram' routing)                                             0.000     1.179
doutB[144].WDATA_A2[10] (RS_TDP36K at (40,41))                       0.000     1.179
data arrival time                                                              1.179

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.179
------------------------------------------------------------------------------------
slack (MET)                                                                    0.255


#Path 58
Startpoint: dinB[131].inpad[0] (.input at (37,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[5] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[131].inpad[0] (.input at (37,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:925902 side: (RIGHT,) (37,44))                              0.000     0.779
| (CHANY:1292733 L4 length:2 (37,44)->(37,43))                      0.119     0.898
| (CHANX:1172478 L4 length:4 (38,42)->(41,42))                      0.119     1.017
| (CHANY:1301359 L1 length:1 (40,42)->(40,42))                      0.061     1.078
| (IPIN:786309 side: (RIGHT,) (40,42))                              0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[144].WDATA_A2[5] (RS_TDP36K at (40,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 59
Startpoint: dinB[63].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[8] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[63].inpad[0] (.input at (25,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:891279 side: (TOP,) (25,44))                               0.000     0.779
| (CHANX:1179766 L4 length:4 (25,44)->(28,44))                     0.119     0.898
| (CHANY:1266507 L4 length:2 (28,44)->(28,43))                     0.119     1.017
| (CHANX:1175859 L1 length:1 (28,43)->(28,43))                     0.061     1.078
| (IPIN:783590 side: (TOP,) (28,43))                               0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[72].WDATA_A2[8] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 60
Startpoint: dinB[171].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[8] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[171].inpad[0] (.input at (53,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:151214 side: (TOP,) (53,1))                                0.000     0.779
| (CHANX:1006613 L4 length:4 (53,1)->(50,1))                       0.119     0.898
| (CHANY:1330862 L4 length:4 (51,2)->(51,5))                       0.119     1.017
| (CHANX:1018910 L1 length:1 (52,4)->(52,4))                       0.061     1.078
| (IPIN:192848 side: (TOP,) (52,4))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[180].WDATA_A2[8] (RS_TDP36K at (52,2))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 61
Startpoint: dinB[65].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[10] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[65].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891281 side: (TOP,) (25,44))                                0.000     0.779
| (CHANX:1179770 L4 length:4 (25,44)->(28,44))                      0.119     0.898
| (CHANY:1263535 L4 length:3 (27,44)->(27,42))                      0.119     1.017
| (CHANX:1175868 L1 length:1 (28,43)->(28,43))                      0.061     1.078
| (IPIN:783595 side: (TOP,) (28,43))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[72].WDATA_A2[10] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 62
Startpoint: dinB[66].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[11] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[66].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891282 side: (TOP,) (25,44))                                0.000     0.779
| (CHANX:1179772 L4 length:4 (25,44)->(28,44))                      0.119     0.898
| (CHANY:1266445 L4 length:3 (28,44)->(28,42))                      0.119     1.017
| (CHANX:1175863 L1 length:1 (28,43)->(28,43))                      0.061     1.078
| (IPIN:783608 side: (TOP,) (28,43))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[72].WDATA_A2[11] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 63
Startpoint: dinB[245].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[10] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[245].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113770 side: (TOP,) (40,1))                                 0.000     0.779
| (CHANX:1005948 L1 length:1 (40,1)->(40,1))                        0.061     0.840
| (CHANY:1298836 L4 length:4 (40,2)->(40,5))                        0.119     0.959
| (CHANX:1017969 L4 length:4 (40,4)->(37,4))                        0.119     1.078
| (IPIN:190069 side: (TOP,) (40,4))                                 0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[252].WDATA_A2[10] (RS_TDP36K at (40,2))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 64
Startpoint: dinB[199].inpad[0] (.input at (17,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A2[1] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[199].inpad[0] (.input at (17,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:47575 side: (TOP,) (17,1))                                 0.000     0.779
| (CHANX:1004470 L1 length:1 (17,1)->(17,1))                       0.061     0.840
| (CHANY:1231866 L4 length:4 (17,2)->(17,5))                       0.119     0.959
| (CHANX:1020573 L4 length:4 (17,5)->(14,5))                       0.119     1.078
| (IPIN:230226 side: (TOP,) (16,5))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[216].WDATA_A2[1] (RS_TDP36K at (16,5))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 65
Startpoint: dinB[68].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[13] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[68].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891332 side: (RIGHT,) (25,44))                              0.000     0.779
| (CHANY:1257641 L4 length:4 (25,44)->(25,41))                      0.119     0.898
| (CHANX:1163562 L4 length:4 (26,40)->(29,40))                      0.119     1.017
| (CHANY:1266354 L1 length:1 (28,41)->(28,41))                      0.061     1.078
| (IPIN:783425 side: (RIGHT,) (28,41))                              0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[72].WDATA_A2[13] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.255


#Path 66
Startpoint: dinB[243].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[8] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[243].inpad[0] (.input at (40,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:113817 side: (TOP,) (40,1))                                0.000     0.779
| (CHANX:1005787 L4 length:4 (40,1)->(37,1))                       0.119     0.898
| (CHANY:1295934 L4 length:4 (39,2)->(39,5))                       0.119     1.017
| (CHANX:1018126 L1 length:1 (40,4)->(40,4))                       0.061     1.078
| (IPIN:190072 side: (TOP,) (40,4))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[252].WDATA_A2[8] (RS_TDP36K at (40,2))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.255


#Path 67
Startpoint: dinB[140].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[13] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[140].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934474 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180685 L1 length:1 (40,44)->(40,44))                       0.061     0.840
| (CHANY:1298439 L4 length:4 (39,44)->(39,41))                       0.119     0.959
| (CHANX:1164424 L1 length:1 (40,40)->(40,40))                       0.061     1.020
| (CHANY:1301288 L1 length:1 (40,41)->(40,41))                       0.061     1.081
| (IPIN:786188 side: (RIGHT,) (40,41))                               0.101     1.182
| (intra 'bram' routing)                                             0.000     1.182
doutB[144].WDATA_A2[13] (RS_TDP36K at (40,41))                      -0.000     1.182
data arrival time                                                              1.182

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.144     0.924
data required time                                                             0.924
------------------------------------------------------------------------------------
data required time                                                            -0.924
data arrival time                                                              1.182
------------------------------------------------------------------------------------
slack (MET)                                                                    0.258


#Path 68
Startpoint: dinB[214].inpad[0] (.input at (15,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A2[15] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[214].inpad[0] (.input at (15,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:41799 side: (TOP,) (15,1))                                  0.000     0.779
| (CHANX:1004342 L1 length:1 (15,1)->(15,1))                        0.061     0.840
| (CHANY:1226042 L4 length:4 (15,2)->(15,5))                        0.119     0.959
| (CHANX:1020658 L1 length:1 (16,5)->(16,5))                        0.061     1.020
| (CHANY:1229105 L1 length:1 (16,5)->(16,5))                        0.061     1.081
| (IPIN:230256 side: (RIGHT,) (16,5))                               0.101     1.182
| (intra 'bram' routing)                                            0.000     1.182
doutB[216].WDATA_A2[15] (RS_TDP36K at (16,5))                      -0.000     1.182
data arrival time                                                             1.182

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.182
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.258


#Path 69
Startpoint: dinA[237].inpad[0] (.input at (46,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_B2[3] (RS_TDP36K at (40,2) clocked by clkA)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[237].inpad[0] (.input at (46,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:131050 side: (TOP,) (46,1))                                0.000     0.779
| (CHANX:1006173 L4 length:4 (46,1)->(43,1))                       0.119     0.898
| (CHANY:1304666 L4 length:4 (42,2)->(42,5))                       0.119     1.017
| (CHANX:1009983 L4 length:4 (42,2)->(39,2))                       0.119     1.136
| (IPIN:189891 side: (TOP,) (40,2))                                0.101     1.237
| (intra 'bram' routing)                                           0.000     1.237
doutB[252].WDATA_B2[3] (RS_TDP36K at (40,2))                       0.000     1.237
data arrival time                                                            1.237

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[252].CLK_B2[0] (RS_TDP36K at (40,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.168     0.947
data required time                                                           0.947
----------------------------------------------------------------------------------
data required time                                                          -0.947
data arrival time                                                            1.237
----------------------------------------------------------------------------------
slack (MET)                                                                  0.290


#Path 70
Startpoint: dinB[183].inpad[0] (.input at (51,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[3] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[183].inpad[0] (.input at (51,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:145467 side: (TOP,) (51,1))                                0.000     0.779
| (CHANX:1006670 L4 length:4 (51,1)->(54,1))                       0.119     0.898
| (CHANY:1330842 L1 length:1 (51,2)->(51,2))                       0.061     0.959
| (CHANX:1010802 L4 length:4 (52,2)->(55,2))                       0.119     1.078
| (IPIN:192665 side: (TOP,) (52,2))                                0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[180].WDATA_A1[3] (RS_TDP36K at (52,2))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.301


#Path 71
Startpoint: dinB[218].inpad[0] (.input at (15,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A1[2] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[218].inpad[0] (.input at (15,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:41796 side: (TOP,) (15,1))                                 0.000     0.779
| (CHANX:1004368 L4 length:4 (15,1)->(18,1))                       0.119     0.898
| (CHANX:1004416 L1 length:1 (16,1)->(16,1))                       0.061     0.959
| (CHANY:1228944 L4 length:4 (16,2)->(16,5))                       0.119     1.078
| (IPIN:230255 side: (RIGHT,) (16,5))                              0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[216].WDATA_A1[2] (RS_TDP36K at (16,5))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.301


#Path 72
Startpoint: dinB[147].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[3] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[147].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934540 side: (RIGHT,) (40,44))                              0.000     0.779
| (CHANY:1301341 L4 length:4 (40,44)->(40,41))                      0.119     0.898
| (CHANY:1301223 L4 length:4 (40,42)->(40,39))                      0.119     1.017
| (CHANX:1168515 L1 length:1 (40,41)->(40,41))                      0.061     1.078
| (IPIN:786174 side: (TOP,) (40,41))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[144].WDATA_A1[3] (RS_TDP36K at (40,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 73
Startpoint: dinB[187].inpad[0] (.input at (51,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[7] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[187].inpad[0] (.input at (51,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:145510 side: (RIGHT,) (51,1))                              0.000     0.779
| (CHANY:1330732 L4 length:2 (51,1)->(51,2))                       0.119     0.898
| (CHANX:1006724 L1 length:1 (52,1)->(52,1))                       0.061     0.959
| (CHANY:1333772 L4 length:4 (52,2)->(52,5))                       0.119     1.078
| (IPIN:192807 side: (RIGHT,) (52,3))                              0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[180].WDATA_A1[7] (RS_TDP36K at (52,2))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.301


#Path 74
Startpoint: dinB[153].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[8] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[153].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934511 side: (TOP,) (40,44))                                0.000     0.779
| (CHANX:1180695 L1 length:1 (40,44)->(40,44))                      0.061     0.840
| (CHANY:1298627 L4 length:1 (39,44)->(39,44))                      0.119     0.959
| (CHANX:1176676 L4 length:4 (40,43)->(43,43))                      0.119     1.078
| (IPIN:786353 side: (TOP,) (40,43))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[144].WDATA_A1[8] (RS_TDP36K at (40,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 75
Startpoint: dinB[83].inpad[0] (.input at (30,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[10] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[83].inpad[0] (.input at (30,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:905682 side: (TOP,) (30,44))                                0.000     0.779
| (CHANX:1179885 L4 length:4 (30,44)->(27,44))                      0.119     0.898
| (CHANY:1269461 L1 length:1 (29,44)->(29,44))                      0.061     0.959
| (CHANX:1175773 L4 length:4 (29,43)->(26,43))                      0.119     1.078
| (IPIN:783586 side: (TOP,) (28,43))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[72].WDATA_A1[10] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 76
Startpoint: dinB[84].inpad[0] (.input at (30,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[11] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[84].inpad[0] (.input at (30,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:905683 side: (TOP,) (30,44))                                0.000     0.779
| (CHANX:1179903 L4 length:4 (30,44)->(27,44))                      0.119     0.898
| (CHANY:1266513 L4 length:2 (28,44)->(28,43))                      0.119     1.017
| (CHANX:1175877 L1 length:1 (28,43)->(28,43))                      0.061     1.078
| (IPIN:783599 side: (TOP,) (28,43))                                0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[72].WDATA_A1[11] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 77
Startpoint: dinB[81].inpad[0] (.input at (30,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[8] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[81].inpad[0] (.input at (30,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:905680 side: (TOP,) (30,44))                               0.000     0.779
| (CHANX:1179881 L4 length:4 (30,44)->(27,44))                     0.119     0.898
| (CHANY:1266539 L1 length:1 (28,44)->(28,44))                     0.061     0.959
| (CHANX:1175719 L4 length:4 (28,43)->(25,43))                     0.119     1.078
| (IPIN:783589 side: (TOP,) (28,43))                               0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[72].WDATA_A1[8] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.301


#Path 78
Startpoint: dinB[77].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A1[5] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[77].inpad[0] (.input at (25,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:891341 side: (RIGHT,) (25,44))                             0.000     0.779
| (CHANY:1257818 L1 length:1 (25,44)->(25,44))                     0.061     0.840
| (CHANX:1179826 L4 length:4 (26,44)->(29,44))                     0.119     0.959
| (CHANY:1266441 L4 length:3 (28,44)->(28,42))                     0.119     1.078
| (IPIN:783541 side: (RIGHT,) (28,42))                             0.101     1.179
| (intra 'bram' routing)                                           0.000     1.179
doutB[72].WDATA_A1[5] (RS_TDP36K at (28,41))                       0.000     1.179
data arrival time                                                            1.179

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A1[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.179
----------------------------------------------------------------------------------
slack (MET)                                                                  0.301


#Path 79
Startpoint: dinB[156].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A1[11] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
dinB[156].inpad[0] (.input at (40,44))                               0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:934480 side: (TOP,) (40,44))                                 0.000     0.779
| (CHANX:1180712 L4 length:4 (40,44)->(43,44))                       0.119     0.898
| (CHANY:1307309 L1 length:1 (42,44)->(42,44))                       0.061     0.959
| (CHANX:1176613 L4 length:4 (42,43)->(39,43))                       0.119     1.078
| (IPIN:786371 side: (TOP,) (40,43))                                 0.101     1.179
| (intra 'bram' routing)                                             0.000     1.179
doutB[144].WDATA_A1[11] (RS_TDP36K at (40,41))                       0.000     1.179
data arrival time                                                              1.179

clock clkB (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkB.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'bram' routing)                                             0.000     0.779
doutB[144].CLK_A1[0] (RS_TDP36K at (40,41))                          0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                       0.099     0.878
data required time                                                             0.878
------------------------------------------------------------------------------------
data required time                                                            -0.878
data arrival time                                                              1.179
------------------------------------------------------------------------------------
slack (MET)                                                                    0.301


#Path 80
Startpoint: dinB[231].inpad[0] (.input at (17,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A1[14] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[231].inpad[0] (.input at (17,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:47555 side: (TOP,) (17,1))                                  0.000     0.779
| (CHANX:1004462 L1 length:1 (17,1)->(17,1))                        0.061     0.840
| (CHANY:1231874 L4 length:4 (17,2)->(17,5))                        0.119     0.959
| (CHANX:1020581 L4 length:4 (17,5)->(14,5))                        0.119     1.078
| (IPIN:230218 side: (TOP,) (16,5))                                 0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[216].WDATA_A1[14] (RS_TDP36K at (16,5))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 81
Startpoint: dinB[230].inpad[0] (.input at (17,1) clocked by virtual_io_clock)
Endpoint  : doutB[216].WDATA_A1[13] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[230].inpad[0] (.input at (17,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:47564 side: (TOP,) (17,1))                                  0.000     0.779
| (CHANX:1004480 L1 length:1 (17,1)->(17,1))                        0.061     0.840
| (CHANY:1231856 L4 length:4 (17,2)->(17,5))                        0.119     0.959
| (CHANX:1020563 L4 length:4 (17,5)->(14,5))                        0.119     1.078
| (IPIN:230222 side: (TOP,) (16,5))                                 0.101     1.179
| (intra 'bram' routing)                                            0.000     1.179
doutB[216].WDATA_A1[13] (RS_TDP36K at (16,5))                       0.000     1.179
data arrival time                                                             1.179

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.179
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.301


#Path 82
Startpoint: dinB[184].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[4] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[184].inpad[0] (.input at (53,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:151227 side: (TOP,) (53,1))                                0.000     0.779
| (CHANX:1006798 L4 length:4 (53,1)->(56,1))                       0.119     0.898
| (CHANY:1336666 L1 length:1 (53,2)->(53,2))                       0.061     0.959
| (CHANX:1010845 L1 length:1 (53,2)->(53,2))                       0.061     1.020
| (CHANY:1333818 L1 length:1 (52,3)->(52,3))                       0.061     1.081
| (IPIN:192799 side: (RIGHT,) (52,3))                              0.101     1.182
| (intra 'bram' routing)                                           0.000     1.182
doutB[180].WDATA_A1[4] (RS_TDP36K at (52,2))                      -0.000     1.182
data arrival time                                                            1.182

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.099     0.878
data required time                                                           0.878
----------------------------------------------------------------------------------
data required time                                                          -0.878
data arrival time                                                            1.182
----------------------------------------------------------------------------------
slack (MET)                                                                  0.304


#Path 83
Startpoint: dinB[196].inpad[0] (.input at (51,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A1[15] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[196].inpad[0] (.input at (51,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:145477 side: (TOP,) (51,1))                                 0.000     0.779
| (CHANX:1006642 L1 length:1 (51,1)->(51,1))                        0.061     0.840
| (CHANY:1330878 L4 length:4 (51,2)->(51,5))                        0.119     0.959
| (CHANX:1010762 L1 length:1 (52,2)->(52,2))                        0.061     1.020
| (CHANY:1333737 L1 length:1 (52,2)->(52,2))                        0.061     1.081
| (IPIN:192688 side: (RIGHT,) (52,2))                               0.101     1.182
| (intra 'bram' routing)                                            0.000     1.182
doutB[180].WDATA_A1[15] (RS_TDP36K at (52,2))                      -0.000     1.182
data arrival time                                                             1.182

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A1[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.099     0.878
data required time                                                            0.878
-----------------------------------------------------------------------------------
data required time                                                           -0.878
data arrival time                                                             1.182
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.304


#Path 84
Startpoint: dinB[71].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[17] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[71].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891335 side: (RIGHT,) (25,44))                              0.000     0.779
| (CHANY:1257849 L4 length:1 (25,44)->(25,44))                      0.119     0.898
| (CHANX:1175770 L4 length:4 (26,43)->(29,43))                      0.119     1.017
| (CHANY:1266339 L4 length:4 (28,43)->(28,40))                      0.119     1.136
| (IPIN:783543 side: (RIGHT,) (28,42))                              0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[72].WDATA_A2[17] (RS_TDP36K at (28,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 85
Startpoint: dinB[132].inpad[0] (.input at (37,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[6] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[132].inpad[0] (.input at (37,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:925903 side: (RIGHT,) (37,44))                              0.000     0.779
| (CHANY:1292789 L4 length:1 (37,44)->(37,44))                      0.119     0.898
| (CHANX:1176534 L4 length:4 (38,43)->(41,43))                      0.119     1.017
| (CHANY:1301271 L4 length:4 (40,43)->(40,40))                      0.119     1.136
| (IPIN:786319 side: (RIGHT,) (40,42))                              0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[144].WDATA_A2[6] (RS_TDP36K at (40,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 86
Startpoint: dinB[54].inpad[0] (.input at (24,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[0] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[54].inpad[0] (.input at (24,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:888455 side: (RIGHT,) (24,44))                             0.000     0.779
| (CHANY:1254949 L4 length:1 (24,44)->(24,44))                     0.119     0.898
| (CHANX:1175718 L4 length:4 (25,43)->(28,43))                     0.119     1.017
| (CHANY:1266341 L4 length:4 (28,43)->(28,40))                     0.119     1.136
| (IPIN:783430 side: (RIGHT,) (28,41))                             0.101     1.237
| (intra 'bram' routing)                                           0.000     1.237
doutB[72].WDATA_A2[0] (RS_TDP36K at (28,41))                       0.000     1.237
data arrival time                                                            1.237

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.237
----------------------------------------------------------------------------------
slack (MET)                                                                  0.313


#Path 87
Startpoint: dinB[70].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[15] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[70].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891334 side: (RIGHT,) (25,44))                              0.000     0.779
| (CHANY:1257777 L4 length:2 (25,44)->(25,43))                      0.119     0.898
| (CHANX:1171698 L4 length:4 (26,42)->(29,42))                      0.119     1.017
| (CHANY:1266251 L4 length:4 (28,42)->(28,39))                      0.119     1.136
| (IPIN:783441 side: (RIGHT,) (28,41))                              0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[72].WDATA_A2[15] (RS_TDP36K at (28,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 88
Startpoint: dinB[128].inpad[0] (.input at (36,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[2] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[128].inpad[0] (.input at (36,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:923023 side: (RIGHT,) (36,44))                              0.000     0.779
| (CHANY:1289885 L4 length:1 (36,44)->(36,44))                      0.119     0.898
| (CHANX:1176478 L4 length:4 (37,43)->(40,43))                      0.119     1.017
| (CHANY:1301277 L4 length:4 (40,43)->(40,40))                      0.119     1.136
| (IPIN:786206 side: (RIGHT,) (40,41))                              0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[144].WDATA_A2[2] (RS_TDP36K at (40,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 89
Startpoint: dinB[69].inpad[0] (.input at (25,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[14] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[69].inpad[0] (.input at (25,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:891333 side: (RIGHT,) (25,44))                              0.000     0.779
| (CHANY:1257713 L4 length:3 (25,44)->(25,42))                      0.119     0.898
| (CHANX:1167634 L4 length:4 (26,41)->(29,41))                      0.119     1.017
| (CHANX:1167752 L4 length:4 (28,41)->(31,41))                      0.119     1.136
| (IPIN:783401 side: (TOP,) (28,41))                                0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[72].WDATA_A2[14] (RS_TDP36K at (28,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 90
Startpoint: dinB[61].inpad[0] (.input at (24,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[7] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[61].inpad[0] (.input at (24,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:888462 side: (RIGHT,) (24,44))                             0.000     0.779
| (CHANY:1254881 L4 length:2 (24,44)->(24,43))                     0.119     0.898
| (CHANX:1171650 L4 length:4 (25,42)->(28,42))                     0.119     1.017
| (CHANY:1266273 L4 length:4 (28,42)->(28,39))                     0.119     1.136
| (IPIN:783554 side: (RIGHT,) (28,42))                             0.101     1.237
| (intra 'bram' routing)                                           0.000     1.237
doutB[72].WDATA_A2[7] (RS_TDP36K at (28,41))                       0.000     1.237
data arrival time                                                            1.237

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.237
----------------------------------------------------------------------------------
slack (MET)                                                                  0.313


#Path 91
Startpoint: dinB[127].inpad[0] (.input at (36,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[1] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[127].inpad[0] (.input at (36,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:923022 side: (RIGHT,) (36,44))                              0.000     0.779
| (CHANY:1289817 L4 length:2 (36,44)->(36,43))                      0.119     0.898
| (CHANY:1289629 L4 length:4 (36,43)->(36,40))                      0.119     1.017
| (CHANX:1168358 L4 length:4 (37,41)->(40,41))                      0.119     1.136
| (IPIN:786176 side: (TOP,) (40,41))                                0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[144].WDATA_A2[1] (RS_TDP36K at (40,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 92
Startpoint: dinB[173].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[10] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[173].inpad[0] (.input at (53,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:151232 side: (TOP,) (53,1))                                 0.000     0.779
| (CHANX:1006808 L4 length:4 (53,1)->(56,1))                        0.119     0.898
| (CHANY:1336696 L4 length:4 (53,2)->(53,5))                        0.119     1.017
| (CHANX:1018813 L4 length:4 (53,4)->(50,4))                        0.119     1.136
| (IPIN:192838 side: (TOP,) (52,4))                                 0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[180].WDATA_A2[10] (RS_TDP36K at (52,2))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 93
Startpoint: dinB[135].inpad[0] (.input at (40,44) clocked by virtual_io_clock)
Endpoint  : doutB[144].WDATA_A2[8] (RS_TDP36K at (40,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[135].inpad[0] (.input at (40,44))                              0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:934524 side: (TOP,) (40,44))                                0.000     0.779
| (CHANX:1180545 L4 length:4 (40,44)->(37,44))                      0.119     0.898
| (CHANY:1295571 L4 length:3 (38,44)->(38,42))                      0.119     1.017
| (CHANX:1176584 L4 length:4 (39,43)->(42,43))                      0.119     1.136
| (IPIN:786354 side: (TOP,) (40,43))                                0.101     1.237
| (intra 'bram' routing)                                            0.000     1.237
doutB[144].WDATA_A2[8] (RS_TDP36K at (40,41))                       0.000     1.237
data arrival time                                                             1.237

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[144].CLK_A2[0] (RS_TDP36K at (40,41))                         0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.237
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.313


#Path 94
Startpoint: dinB[246].inpad[0] (.input at (40,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[11] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[246].inpad[0] (.input at (40,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:113827 side: (RIGHT,) (40,1))                               0.000     0.779
| (CHANY:1298647 L1 length:1 (40,1)->(40,1))                        0.061     0.840
| (CHANX:1001944 L1 length:1 (41,0)->(41,0))                        0.061     0.901
| (CHANY:1301688 L4 length:4 (41,1)->(41,4))                        0.119     1.020
| (CHANX:1018055 L4 length:4 (41,4)->(38,4))                        0.119     1.139
| (IPIN:190082 side: (TOP,) (40,4))                                 0.101     1.240
| (intra 'bram' routing)                                            0.000     1.240
doutB[252].WDATA_A2[11] (RS_TDP36K at (40,2))                       0.000     1.240
data arrival time                                                             1.240

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.240
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.316


#Path 95
Startpoint: dinB[62].inpad[0] (.input at (24,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[16] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[62].inpad[0] (.input at (24,44))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:888463 side: (RIGHT,) (24,44))                              0.000     0.779
| (CHANY:1254941 L4 length:1 (24,44)->(24,44))                      0.119     0.898
| (CHANX:1175710 L4 length:4 (25,43)->(28,43))                      0.119     1.017
| (CHANY:1263567 L1 length:1 (27,43)->(27,43))                      0.061     1.078
| (CHANX:1171792 L1 length:1 (28,42)->(28,42))                      0.061     1.139
| (IPIN:783515 side: (TOP,) (28,42))                                0.101     1.240
| (intra 'bram' routing)                                            0.000     1.240
doutB[72].WDATA_A2[16] (RS_TDP36K at (28,41))                       0.000     1.240
data arrival time                                                             1.240

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.240
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.316


#Path 96
Startpoint: dinB[28].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[9] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[28].inpad[0] (.input at (29,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:902857 side: (RIGHT,) (29,44))                             0.000     0.779
| (CHANY:1269367 L4 length:3 (29,44)->(29,42))                     0.119     0.898
| (CHANX:1167803 L1 length:1 (29,41)->(29,41))                     0.061     0.959
| (CHANY:1266195 L4 length:4 (28,41)->(28,38))                     0.119     1.078
| (CHANX:1163687 L1 length:1 (28,40)->(28,40))                     0.061     1.139
| (IPIN:737732 side: (TOP,) (28,40))                               0.101     1.240
| (intra 'bram' routing)                                           0.000     1.240
doutB[36].WDATA_A2[9] (RS_TDP36K at (28,38))                       0.000     1.240
data arrival time                                                            1.240

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.240
----------------------------------------------------------------------------------
slack (MET)                                                                  0.316


#Path 97
Startpoint: dinB[169].inpad[0] (.input at (53,1) clocked by virtual_io_clock)
Endpoint  : doutB[180].WDATA_A2[7] (RS_TDP36K at (52,2) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[169].inpad[0] (.input at (53,1))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:151258 side: (TOP,) (53,1))                                0.000     0.779
| (CHANX:1006780 L1 length:1 (53,1)->(53,1))                       0.061     0.840
| (CHANY:1336507 L1 length:1 (53,1)->(53,1))                       0.061     0.901
| (CHANX:1002551 L4 length:4 (53,0)->(50,0))                       0.119     1.020
| (CHANY:1333618 L4 length:3 (52,1)->(52,3))                       0.119     1.139
| (IPIN:192805 side: (RIGHT,) (52,3))                              0.101     1.240
| (intra 'bram' routing)                                           0.000     1.240
doutB[180].WDATA_A2[7] (RS_TDP36K at (52,2))                       0.000     1.240
data arrival time                                                            1.240

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[180].CLK_A2[0] (RS_TDP36K at (52,2))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.240
----------------------------------------------------------------------------------
slack (MET)                                                                  0.316


#Path 98
Startpoint: dinB[251].inpad[0] (.input at (41,1) clocked by virtual_io_clock)
Endpoint  : doutB[252].WDATA_A2[17] (RS_TDP36K at (40,2) clocked by clkB)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinB[251].inpad[0] (.input at (41,1))                               0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (OPIN:116641 side: (TOP,) (41,1))                                 0.000     0.779
| (CHANX:1005994 L1 length:1 (41,1)->(41,1))                        0.061     0.840
| (CHANY:1301766 L4 length:4 (41,2)->(41,5))                        0.119     0.959
| (CHANX:1014149 L1 length:1 (41,3)->(41,3))                        0.061     1.020
| (CHANY:1298669 L4 length:3 (40,3)->(40,1))                        0.119     1.139
| (IPIN:190022 side: (RIGHT,) (40,3))                               0.101     1.240
| (intra 'bram' routing)                                            0.000     1.240
doutB[252].WDATA_A2[17] (RS_TDP36K at (40,2))                       0.000     1.240
data arrival time                                                             1.240

clock clkB (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkB.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.779     0.779
| (inter-block routing:global net)                                  0.000     0.779
| (intra 'bram' routing)                                            0.000     0.779
doutB[252].CLK_A2[0] (RS_TDP36K at (40,2))                          0.000     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                      0.144     0.924
data required time                                                            0.924
-----------------------------------------------------------------------------------
data required time                                                           -0.924
data arrival time                                                             1.240
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.316


#Path 99
Startpoint: dinB[59].inpad[0] (.input at (24,44) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_A2[5] (RS_TDP36K at (28,41) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[59].inpad[0] (.input at (24,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:888460 side: (RIGHT,) (24,44))                             0.000     0.779
| (CHANY:1254741 L4 length:4 (24,44)->(24,41))                     0.119     0.898
| (CHANX:1171630 L4 length:4 (25,42)->(28,42))                     0.119     1.017
| (CHANX:1171806 L1 length:1 (28,42)->(28,42))                     0.061     1.078
| (CHANY:1266429 L1 length:1 (28,42)->(28,42))                     0.061     1.139
| (IPIN:783548 side: (RIGHT,) (28,42))                             0.101     1.240
| (intra 'bram' routing)                                           0.000     1.240
doutB[72].WDATA_A2[5] (RS_TDP36K at (28,41))                       0.000     1.240
data arrival time                                                            1.240

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[72].CLK_A2[0] (RS_TDP36K at (28,41))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.240
----------------------------------------------------------------------------------
slack (MET)                                                                  0.316


#Path 100
Startpoint: dinB[27].inpad[0] (.input at (29,44) clocked by virtual_io_clock)
Endpoint  : doutB[36].WDATA_A2[8] (RS_TDP36K at (28,38) clocked by clkB)
Path Type : hold

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinB[27].inpad[0] (.input at (29,44))                              0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (OPIN:902856 side: (RIGHT,) (29,44))                             0.000     0.779
| (CHANY:1269295 L4 length:4 (29,44)->(29,41))                     0.119     0.898
| (CHANX:1167807 L1 length:1 (29,41)->(29,41))                     0.061     0.959
| (CHANY:1266191 L4 length:4 (28,41)->(28,38))                     0.119     1.078
| (CHANX:1163675 L1 length:1 (28,40)->(28,40))                     0.061     1.139
| (IPIN:737726 side: (TOP,) (28,40))                               0.101     1.240
| (intra 'bram' routing)                                           0.000     1.240
doutB[36].WDATA_A2[8] (RS_TDP36K at (28,38))                       0.000     1.240
data arrival time                                                            1.240

clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.779     0.779
| (inter-block routing:global net)                                 0.000     0.779
| (intra 'bram' routing)                                           0.000     0.779
doutB[36].CLK_A2[0] (RS_TDP36K at (28,38))                         0.000     0.779
clock uncertainty                                                  0.000     0.779
cell hold time                                                     0.144     0.924
data required time                                                           0.924
----------------------------------------------------------------------------------
data required time                                                          -0.924
data arrival time                                                            1.240
----------------------------------------------------------------------------------
slack (MET)                                                                  0.316


#End of timing report
