
MXT_EXAMPLE_USART1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000099f4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004099f4  004099f4  000199f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  004099fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004e4  204009c0  0040a3bc  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400ea4  0040a8a0  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402ea8  0040c8a4  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001fb8b  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004378  00000000  00000000  000405d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009537  00000000  00000000  0004494a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e60  00000000  00000000  0004de81  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000fb0  00000000  00000000  0004ece1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002370b  00000000  00000000  0004fc91  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010cfa  00000000  00000000  0007339c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00095706  00000000  00000000  00084096  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000035d4  00000000  00000000  0011979c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a8 2e 40 20 b9 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@ ..@...@...@.
  400010:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b7 1e 40 00 b7 1e 40 00 00 00 00 00 b7 1e 40 00     ..@...@.......@.
  40003c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40004c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40005c:	b7 1e 40 00 b7 1e 40 00 00 00 00 00 75 16 40 00     ..@...@.....u.@.
  40006c:	89 16 40 00 9d 16 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40007c:	b7 1e 40 00 b1 16 40 00 c5 16 40 00 b7 1e 40 00     ..@...@...@...@.
  40008c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40009c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000ac:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000bc:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000cc:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000dc:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000ec:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  4000fc:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40010c:	b7 1e 40 00 b7 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ......@...@...@.
  40012c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40013c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40014c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00 b7 1e 40 00     ..@...@...@...@.
  40015c:	b7 1e 40 00 b7 1e 40 00 b7 1e 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	004099fc 	.word	0x004099fc

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004099fc 	.word	0x004099fc
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	004099fc 	.word	0x004099fc
  4001d0:	00000000 	.word	0x00000000

004001d4 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4001d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001d6:	b087      	sub	sp, #28
  4001d8:	4604      	mov	r4, r0
  4001da:	460e      	mov	r6, r1
  4001dc:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4001de:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4001e0:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4001e2:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4001e4:	2500      	movs	r5, #0
  4001e6:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4001e8:	2007      	movs	r0, #7
  4001ea:	4b9d      	ldr	r3, [pc, #628]	; (400460 <mxt_init_device+0x28c>)
  4001ec:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4001ee:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4001f0:	9501      	str	r5, [sp, #4]
  4001f2:	9505      	str	r5, [sp, #20]
  4001f4:	2302      	movs	r3, #2
  4001f6:	9302      	str	r3, [sp, #8]
  4001f8:	9003      	str	r0, [sp, #12]
  4001fa:	2307      	movs	r3, #7
  4001fc:	9304      	str	r3, [sp, #16]
  4001fe:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400202:	a901      	add	r1, sp, #4
  400204:	4630      	mov	r0, r6
  400206:	4b97      	ldr	r3, [pc, #604]	; (400464 <mxt_init_device+0x290>)
  400208:	4798      	blx	r3
  40020a:	1b40      	subs	r0, r0, r5
  40020c:	bf18      	it	ne
  40020e:	2001      	movne	r0, #1
  400210:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  400212:	b108      	cbz	r0, 400218 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  400214:	b007      	add	sp, #28
  400216:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400218:	6825      	ldr	r5, [r4, #0]
  40021a:	79a8      	ldrb	r0, [r5, #6]
  40021c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400220:	0040      	lsls	r0, r0, #1
  400222:	4b8f      	ldr	r3, [pc, #572]	; (400460 <mxt_init_device+0x28c>)
  400224:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  400226:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400228:	2300      	movs	r3, #0
  40022a:	9301      	str	r3, [sp, #4]
  40022c:	9304      	str	r3, [sp, #16]
  40022e:	9305      	str	r3, [sp, #20]
  400230:	2307      	movs	r3, #7
  400232:	f88d 3004 	strb.w	r3, [sp, #4]
  400236:	2302      	movs	r3, #2
  400238:	9302      	str	r3, [sp, #8]
  40023a:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  40023c:	79ab      	ldrb	r3, [r5, #6]
  40023e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400242:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  400244:	9304      	str	r3, [sp, #16]
  400246:	7b23      	ldrb	r3, [r4, #12]
  400248:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40024c:	a901      	add	r1, sp, #4
  40024e:	68a0      	ldr	r0, [r4, #8]
  400250:	4b84      	ldr	r3, [pc, #528]	; (400464 <mxt_init_device+0x290>)
  400252:	4798      	blx	r3
  400254:	3000      	adds	r0, #0
  400256:	bf18      	it	ne
  400258:	2001      	movne	r0, #1
  40025a:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  40025c:	2800      	cmp	r0, #0
  40025e:	d1d9      	bne.n	400214 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400260:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  400262:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  400264:	79bb      	ldrb	r3, [r7, #6]
  400266:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  40026a:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40026c:	3607      	adds	r6, #7
  40026e:	b2b6      	uxth	r6, r6
  400270:	463a      	mov	r2, r7
  400272:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  400274:	2100      	movs	r1, #0
		result ^= crcpoly;
  400276:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400468 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40027a:	f892 e001 	ldrb.w	lr, [r2, #1]
  40027e:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400280:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  400284:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400288:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  40028c:	bf18      	it	ne
  40028e:	ea81 010c 	eorne.w	r1, r1, ip
  400292:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400294:	42ba      	cmp	r2, r7
  400296:	d1f0      	bne.n	40027a <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400298:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40029a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40029e:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4002a2:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002a6:	d003      	beq.n	4002b0 <mxt_init_device+0xdc>
		result ^= crcpoly;
  4002a8:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002ac:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002b0:	f1a6 0708 	sub.w	r7, r6, #8
  4002b4:	2f01      	cmp	r7, #1
  4002b6:	dd12      	ble.n	4002de <mxt_init_device+0x10a>
  4002b8:	2301      	movs	r3, #1
		result ^= crcpoly;
  4002ba:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400468 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  4002be:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4002c0:	784d      	ldrb	r5, [r1, #1]
  4002c2:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002c4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  4002c8:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  4002cc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4002d0:	bf18      	it	ne
  4002d2:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002d6:	3302      	adds	r3, #2
  4002d8:	b29b      	uxth	r3, r3
  4002da:	42bb      	cmp	r3, r7
  4002dc:	dbef      	blt.n	4002be <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4002de:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002e0:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4002e4:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4002e8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002ec:	d003      	beq.n	4002f6 <mxt_init_device+0x122>
		result ^= crcpoly;
  4002ee:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002f2:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4002f6:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  4002fa:	2300      	movs	r3, #0
  4002fc:	9301      	str	r3, [sp, #4]
  4002fe:	9305      	str	r3, [sp, #20]
  400300:	f88d 6004 	strb.w	r6, [sp, #4]
  400304:	0a36      	lsrs	r6, r6, #8
  400306:	f88d 6005 	strb.w	r6, [sp, #5]
  40030a:	2302      	movs	r3, #2
  40030c:	9302      	str	r3, [sp, #8]
  40030e:	f8cd d00c 	str.w	sp, [sp, #12]
  400312:	2303      	movs	r3, #3
  400314:	9304      	str	r3, [sp, #16]
  400316:	7b23      	ldrb	r3, [r4, #12]
  400318:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40031c:	a901      	add	r1, sp, #4
  40031e:	68a0      	ldr	r0, [r4, #8]
  400320:	4b50      	ldr	r3, [pc, #320]	; (400464 <mxt_init_device+0x290>)
  400322:	4798      	blx	r3
  400324:	b328      	cbz	r0, 400372 <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  400326:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  40032a:	42ab      	cmp	r3, r5
  40032c:	f040 808b 	bne.w	400446 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400330:	6825      	ldr	r5, [r4, #0]
  400332:	79a8      	ldrb	r0, [r5, #6]
  400334:	b198      	cbz	r0, 40035e <mxt_init_device+0x18a>
  400336:	2300      	movs	r3, #0
  400338:	3301      	adds	r3, #1
  40033a:	b2da      	uxtb	r2, r3
  40033c:	4290      	cmp	r0, r2
  40033e:	d8fb      	bhi.n	400338 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400340:	6862      	ldr	r2, [r4, #4]
  400342:	1e43      	subs	r3, r0, #1
  400344:	b2db      	uxtb	r3, r3
  400346:	3301      	adds	r3, #1
  400348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40034c:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400350:	2000      	movs	r0, #0
  400352:	7953      	ldrb	r3, [r2, #5]
  400354:	4418      	add	r0, r3
  400356:	b2c0      	uxtb	r0, r0
  400358:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40035a:	4291      	cmp	r1, r2
  40035c:	d1f9      	bne.n	400352 <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  40035e:	0040      	lsls	r0, r0, #1
  400360:	4b3f      	ldr	r3, [pc, #252]	; (400460 <mxt_init_device+0x28c>)
  400362:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  400364:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400366:	79ab      	ldrb	r3, [r5, #6]
  400368:	b173      	cbz	r3, 400388 <mxt_init_device+0x1b4>
  40036a:	2700      	movs	r7, #0
  40036c:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40036e:	46be      	mov	lr, r7
  400370:	e037      	b.n	4003e2 <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400372:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400376:	f89d 3000 	ldrb.w	r3, [sp]
  40037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40037e:	f89d 2001 	ldrb.w	r2, [sp, #1]
  400382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400386:	e7d0      	b.n	40032a <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400388:	f06f 0003 	mvn.w	r0, #3
  40038c:	e742      	b.n	400214 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40038e:	3001      	adds	r0, #1
  400390:	b2c0      	uxtb	r0, r0
  400392:	6862      	ldr	r2, [r4, #4]
  400394:	1953      	adds	r3, r2, r5
  400396:	7919      	ldrb	r1, [r3, #4]
  400398:	4281      	cmp	r1, r0
  40039a:	d31c      	bcc.n	4003d6 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  40039c:	795b      	ldrb	r3, [r3, #5]
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d0f5      	beq.n	40038e <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003a2:	6862      	ldr	r2, [r4, #4]
  4003a4:	442a      	add	r2, r5
  4003a6:	7953      	ldrb	r3, [r2, #5]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d0f0      	beq.n	40038e <mxt_init_device+0x1ba>
  4003ac:	4633      	mov	r3, r6
							device->object_list[i].type;
  4003ae:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  4003b0:	6962      	ldr	r2, [r4, #20]
  4003b2:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  4003b6:	6962      	ldr	r2, [r4, #20]
  4003b8:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4003bc:	7050      	strb	r0, [r2, #1]
					id_index++;
  4003be:	3301      	adds	r3, #1
  4003c0:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003c2:	6862      	ldr	r2, [r4, #4]
  4003c4:	442a      	add	r2, r5
  4003c6:	1b99      	subs	r1, r3, r6
  4003c8:	f892 c005 	ldrb.w	ip, [r2, #5]
  4003cc:	b2c9      	uxtb	r1, r1
  4003ce:	458c      	cmp	ip, r1
  4003d0:	d8ed      	bhi.n	4003ae <mxt_init_device+0x1da>
					id_index++;
  4003d2:	461e      	mov	r6, r3
  4003d4:	e7db      	b.n	40038e <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003d6:	3701      	adds	r7, #1
  4003d8:	b2ff      	uxtb	r7, r7
  4003da:	6823      	ldr	r3, [r4, #0]
  4003dc:	799b      	ldrb	r3, [r3, #6]
  4003de:	429f      	cmp	r7, r3
  4003e0:	d207      	bcs.n	4003f2 <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4003e2:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4003e6:	005a      	lsls	r2, r3, #1
  4003e8:	4615      	mov	r5, r2
  4003ea:	6863      	ldr	r3, [r4, #4]
  4003ec:	4413      	add	r3, r2
  4003ee:	4670      	mov	r0, lr
  4003f0:	e7d4      	b.n	40039c <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003f2:	b35b      	cbz	r3, 40044c <mxt_init_device+0x278>
  4003f4:	4610      	mov	r0, r2
  4003f6:	3b01      	subs	r3, #1
  4003f8:	b2db      	uxtb	r3, r3
  4003fa:	3301      	adds	r3, #1
  4003fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400400:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400404:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  400406:	7943      	ldrb	r3, [r0, #5]
  400408:	4419      	add	r1, r3
  40040a:	b2c9      	uxtb	r1, r1
  40040c:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40040e:	4282      	cmp	r2, r0
  400410:	d1f9      	bne.n	400406 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  400412:	b1f1      	cbz	r1, 400452 <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  400414:	6962      	ldr	r2, [r4, #20]
  400416:	7813      	ldrb	r3, [r2, #0]
  400418:	2b09      	cmp	r3, #9
  40041a:	d00f      	beq.n	40043c <mxt_init_device+0x268>
  40041c:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  40041e:	3301      	adds	r3, #1
  400420:	b2db      	uxtb	r3, r3
  400422:	428b      	cmp	r3, r1
  400424:	d00c      	beq.n	400440 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  400426:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  40042a:	2809      	cmp	r0, #9
  40042c:	d1f7      	bne.n	40041e <mxt_init_device+0x24a>
			return i;
  40042e:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400430:	f1b3 3fff 	cmp.w	r3, #4294967295
  400434:	d010      	beq.n	400458 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400436:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400438:	2000      	movs	r0, #0
  40043a:	e6eb      	b.n	400214 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  40043c:	2300      	movs	r3, #0
  40043e:	e7f6      	b.n	40042e <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400440:	f06f 0003 	mvn.w	r0, #3
  400444:	e6e6      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400446:	f06f 0003 	mvn.w	r0, #3
  40044a:	e6e3      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40044c:	f06f 0003 	mvn.w	r0, #3
  400450:	e6e0      	b.n	400214 <mxt_init_device+0x40>
  400452:	f06f 0003 	mvn.w	r0, #3
  400456:	e6dd      	b.n	400214 <mxt_init_device+0x40>
  400458:	f06f 0003 	mvn.w	r0, #3
  40045c:	e6da      	b.n	400214 <mxt_init_device+0x40>
  40045e:	bf00      	nop
  400460:	004029ed 	.word	0x004029ed
  400464:	00401c35 	.word	0x00401c35
  400468:	0080001b 	.word	0x0080001b

0040046c <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40046c:	6803      	ldr	r3, [r0, #0]
  40046e:	799a      	ldrb	r2, [r3, #6]
  400470:	b1d2      	cbz	r2, 4004a8 <mxt_get_object_address+0x3c>
{
  400472:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  400474:	6844      	ldr	r4, [r0, #4]
  400476:	7823      	ldrb	r3, [r4, #0]
  400478:	428b      	cmp	r3, r1
  40047a:	d00e      	beq.n	40049a <mxt_get_object_address+0x2e>
  40047c:	1da3      	adds	r3, r4, #6
  40047e:	3a01      	subs	r2, #1
  400480:	b2d2      	uxtb	r2, r2
  400482:	3201      	adds	r2, #1
  400484:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400488:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d009      	beq.n	4004a4 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400490:	461c      	mov	r4, r3
  400492:	f813 0b06 	ldrb.w	r0, [r3], #6
  400496:	4288      	cmp	r0, r1
  400498:	d1f8      	bne.n	40048c <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  40049a:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  40049e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a2:	4770      	bx	lr
	return 0;
  4004a4:	2000      	movs	r0, #0
  4004a6:	e7fa      	b.n	40049e <mxt_get_object_address+0x32>
  4004a8:	2000      	movs	r0, #0
  4004aa:	4770      	bx	lr

004004ac <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4004ac:	b530      	push	{r4, r5, lr}
  4004ae:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4004b0:	2300      	movs	r3, #0
  4004b2:	9301      	str	r3, [sp, #4]
  4004b4:	9304      	str	r3, [sp, #16]
  4004b6:	9305      	str	r3, [sp, #20]
  4004b8:	f88d 1004 	strb.w	r1, [sp, #4]
  4004bc:	0a0b      	lsrs	r3, r1, #8
  4004be:	f88d 3005 	strb.w	r3, [sp, #5]
  4004c2:	2302      	movs	r3, #2
  4004c4:	9302      	str	r3, [sp, #8]
  4004c6:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004c8:	6803      	ldr	r3, [r0, #0]
  4004ca:	799a      	ldrb	r2, [r3, #6]
  4004cc:	b1ba      	cbz	r2, 4004fe <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  4004ce:	6844      	ldr	r4, [r0, #4]
  4004d0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4004d4:	428b      	cmp	r3, r1
  4004d6:	d00f      	beq.n	4004f8 <mxt_write_config_object+0x4c>
  4004d8:	1da3      	adds	r3, r4, #6
  4004da:	3a01      	subs	r2, #1
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	3201      	adds	r2, #1
  4004e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4004e4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004e8:	4293      	cmp	r3, r2
  4004ea:	d016      	beq.n	40051a <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4004ec:	461c      	mov	r4, r3
  4004ee:	3306      	adds	r3, #6
  4004f0:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4004f4:	428d      	cmp	r5, r1
  4004f6:	d1f7      	bne.n	4004e8 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  4004f8:	78e2      	ldrb	r2, [r4, #3]
  4004fa:	3201      	adds	r2, #1
  4004fc:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4004fe:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  400500:	7b03      	ldrb	r3, [r0, #12]
  400502:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400506:	a901      	add	r1, sp, #4
  400508:	6880      	ldr	r0, [r0, #8]
  40050a:	4b05      	ldr	r3, [pc, #20]	; (400520 <mxt_write_config_object+0x74>)
  40050c:	4798      	blx	r3
  40050e:	3000      	adds	r0, #0
  400510:	bf18      	it	ne
  400512:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400514:	4240      	negs	r0, r0
  400516:	b007      	add	sp, #28
  400518:	bd30      	pop	{r4, r5, pc}
	return 0;
  40051a:	2200      	movs	r2, #0
  40051c:	e7ef      	b.n	4004fe <mxt_write_config_object+0x52>
  40051e:	bf00      	nop
  400520:	00401ce1 	.word	0x00401ce1

00400524 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400524:	b500      	push	{lr}
  400526:	b089      	sub	sp, #36	; 0x24
  400528:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  40052c:	2300      	movs	r3, #0
  40052e:	9303      	str	r3, [sp, #12]
  400530:	9307      	str	r3, [sp, #28]
  400532:	f88d 100c 	strb.w	r1, [sp, #12]
  400536:	0a09      	lsrs	r1, r1, #8
  400538:	f88d 100d 	strb.w	r1, [sp, #13]
  40053c:	2302      	movs	r3, #2
  40053e:	9304      	str	r3, [sp, #16]
  400540:	f10d 0307 	add.w	r3, sp, #7
  400544:	9305      	str	r3, [sp, #20]
  400546:	2301      	movs	r3, #1
  400548:	9306      	str	r3, [sp, #24]
  40054a:	7b03      	ldrb	r3, [r0, #12]
  40054c:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400550:	a903      	add	r1, sp, #12
  400552:	6880      	ldr	r0, [r0, #8]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <mxt_write_config_reg+0x44>)
  400556:	4798      	blx	r3
  400558:	3000      	adds	r0, #0
  40055a:	bf18      	it	ne
  40055c:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  40055e:	4240      	negs	r0, r0
  400560:	b009      	add	sp, #36	; 0x24
  400562:	f85d fb04 	ldr.w	pc, [sp], #4
  400566:	bf00      	nop
  400568:	00401ce1 	.word	0x00401ce1

0040056c <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  40056c:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40056e:	4b07      	ldr	r3, [pc, #28]	; (40058c <mxt_is_message_pending+0x20>)
  400570:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400574:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400576:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400578:	f002 021f 	and.w	r2, r2, #31
  40057c:	2301      	movs	r3, #1
  40057e:	fa03 f202 	lsl.w	r2, r3, r2
  400582:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400584:	bf0c      	ite	eq
  400586:	4618      	moveq	r0, r3
  400588:	2000      	movne	r0, #0
  40058a:	4770      	bx	lr
  40058c:	00200707 	.word	0x00200707

00400590 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400590:	b530      	push	{r4, r5, lr}
  400592:	b087      	sub	sp, #28
  400594:	4604      	mov	r4, r0
  400596:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400598:	2200      	movs	r2, #0
  40059a:	2105      	movs	r1, #5
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <mxt_read_message+0x44>)
  40059e:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4005a0:	2300      	movs	r3, #0
  4005a2:	9301      	str	r3, [sp, #4]
  4005a4:	9305      	str	r3, [sp, #20]
  4005a6:	f88d 0004 	strb.w	r0, [sp, #4]
  4005aa:	0a00      	lsrs	r0, r0, #8
  4005ac:	f88d 0005 	strb.w	r0, [sp, #5]
  4005b0:	2302      	movs	r3, #2
  4005b2:	9302      	str	r3, [sp, #8]
  4005b4:	9503      	str	r5, [sp, #12]
  4005b6:	2309      	movs	r3, #9
  4005b8:	9304      	str	r3, [sp, #16]
  4005ba:	7b23      	ldrb	r3, [r4, #12]
  4005bc:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4005c0:	a901      	add	r1, sp, #4
  4005c2:	68a0      	ldr	r0, [r4, #8]
  4005c4:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <mxt_read_message+0x48>)
  4005c6:	4798      	blx	r3
  4005c8:	3000      	adds	r0, #0
  4005ca:	bf18      	it	ne
  4005cc:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  4005ce:	4240      	negs	r0, r0
  4005d0:	b007      	add	sp, #28
  4005d2:	bd30      	pop	{r4, r5, pc}
  4005d4:	0040046d 	.word	0x0040046d
  4005d8:	00401c35 	.word	0x00401c35

004005dc <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  4005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005de:	b085      	sub	sp, #20
  4005e0:	4604      	mov	r4, r0
  4005e2:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  4005e4:	4d17      	ldr	r5, [pc, #92]	; (400644 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005e6:	4f18      	ldr	r7, [pc, #96]	; (400648 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  4005e8:	4620      	mov	r0, r4
  4005ea:	47a8      	blx	r5
  4005ec:	b328      	cbz	r0, 40063a <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005ee:	a901      	add	r1, sp, #4
  4005f0:	4620      	mov	r0, r4
  4005f2:	47b8      	blx	r7
  4005f4:	4603      	mov	r3, r0
  4005f6:	bb10      	cbnz	r0, 40063e <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  4005f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4005fc:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  4005fe:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400602:	2a09      	cmp	r2, #9
  400604:	d1f0      	bne.n	4005e8 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400606:	7f22      	ldrb	r2, [r4, #28]
  400608:	1a9b      	subs	r3, r3, r2
  40060a:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  40060c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400610:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400612:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400616:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  40061a:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  40061c:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400620:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400622:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400626:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  40062a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  40062e:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400630:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400634:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400636:	2300      	movs	r3, #0
  400638:	e001      	b.n	40063e <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  40063a:	f06f 0303 	mvn.w	r3, #3
}
  40063e:	4618      	mov	r0, r3
  400640:	b005      	add	sp, #20
  400642:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400644:	0040056d 	.word	0x0040056d
  400648:	00400591 	.word	0x00400591

0040064c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40064c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40064e:	4810      	ldr	r0, [pc, #64]	; (400690 <sysclk_init+0x44>)
  400650:	4b10      	ldr	r3, [pc, #64]	; (400694 <sysclk_init+0x48>)
  400652:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400654:	213e      	movs	r1, #62	; 0x3e
  400656:	2000      	movs	r0, #0
  400658:	4b0f      	ldr	r3, [pc, #60]	; (400698 <sysclk_init+0x4c>)
  40065a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40065c:	4c0f      	ldr	r4, [pc, #60]	; (40069c <sysclk_init+0x50>)
  40065e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400660:	2800      	cmp	r0, #0
  400662:	d0fc      	beq.n	40065e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400664:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <sysclk_init+0x54>)
  400666:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400668:	4a0e      	ldr	r2, [pc, #56]	; (4006a4 <sysclk_init+0x58>)
  40066a:	4b0f      	ldr	r3, [pc, #60]	; (4006a8 <sysclk_init+0x5c>)
  40066c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40066e:	4c0f      	ldr	r4, [pc, #60]	; (4006ac <sysclk_init+0x60>)
  400670:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400672:	2800      	cmp	r0, #0
  400674:	d0fc      	beq.n	400670 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400676:	2002      	movs	r0, #2
  400678:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <sysclk_init+0x64>)
  40067a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40067c:	2000      	movs	r0, #0
  40067e:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <sysclk_init+0x68>)
  400680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400682:	4b0d      	ldr	r3, [pc, #52]	; (4006b8 <sysclk_init+0x6c>)
  400684:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400686:	480d      	ldr	r0, [pc, #52]	; (4006bc <sysclk_init+0x70>)
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <sysclk_init+0x48>)
  40068a:	4798      	blx	r3
  40068c:	bd10      	pop	{r4, pc}
  40068e:	bf00      	nop
  400690:	07270e00 	.word	0x07270e00
  400694:	0040208d 	.word	0x0040208d
  400698:	00401775 	.word	0x00401775
  40069c:	004017c9 	.word	0x004017c9
  4006a0:	004017d9 	.word	0x004017d9
  4006a4:	20183f01 	.word	0x20183f01
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	004017e9 	.word	0x004017e9
  4006b0:	004016d9 	.word	0x004016d9
  4006b4:	00401711 	.word	0x00401711
  4006b8:	00401f81 	.word	0x00401f81
  4006bc:	11e1a300 	.word	0x11e1a300

004006c0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4006c0:	2a00      	cmp	r2, #0
  4006c2:	d054      	beq.n	40076e <usart_serial_write_packet+0xae>
{
  4006c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006c8:	4692      	mov	sl, r2
  4006ca:	4606      	mov	r6, r0
  4006cc:	460f      	mov	r7, r1
  4006ce:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4006d0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40078c <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4006d4:	4d27      	ldr	r5, [pc, #156]	; (400774 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4006d6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400790 <usart_serial_write_packet+0xd0>
  4006da:	e006      	b.n	4006ea <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4006dc:	4621      	mov	r1, r4
  4006de:	4640      	mov	r0, r8
  4006e0:	47a8      	blx	r5
  4006e2:	2800      	cmp	r0, #0
  4006e4:	d1fa      	bne.n	4006dc <usart_serial_write_packet+0x1c>
	while (len) {
  4006e6:	45ba      	cmp	sl, r7
  4006e8:	d03e      	beq.n	400768 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  4006ea:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  4006ee:	4546      	cmp	r6, r8
  4006f0:	d0f4      	beq.n	4006dc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  4006f2:	454e      	cmp	r6, r9
  4006f4:	d016      	beq.n	400724 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4006f6:	4b20      	ldr	r3, [pc, #128]	; (400778 <usart_serial_write_packet+0xb8>)
  4006f8:	429e      	cmp	r6, r3
  4006fa:	d019      	beq.n	400730 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4006fc:	4b1f      	ldr	r3, [pc, #124]	; (40077c <usart_serial_write_packet+0xbc>)
  4006fe:	429e      	cmp	r6, r3
  400700:	d01c      	beq.n	40073c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400702:	4b1f      	ldr	r3, [pc, #124]	; (400780 <usart_serial_write_packet+0xc0>)
  400704:	429e      	cmp	r6, r3
  400706:	d01f      	beq.n	400748 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400708:	4b1e      	ldr	r3, [pc, #120]	; (400784 <usart_serial_write_packet+0xc4>)
  40070a:	429e      	cmp	r6, r3
  40070c:	d024      	beq.n	400758 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40070e:	4b1e      	ldr	r3, [pc, #120]	; (400788 <usart_serial_write_packet+0xc8>)
  400710:	429e      	cmp	r6, r3
  400712:	d1e8      	bne.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400714:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400794 <usart_serial_write_packet+0xd4>
  400718:	4621      	mov	r1, r4
  40071a:	481b      	ldr	r0, [pc, #108]	; (400788 <usart_serial_write_packet+0xc8>)
  40071c:	47d8      	blx	fp
  40071e:	2800      	cmp	r0, #0
  400720:	d1fa      	bne.n	400718 <usart_serial_write_packet+0x58>
  400722:	e7e0      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400724:	4621      	mov	r1, r4
  400726:	4648      	mov	r0, r9
  400728:	47a8      	blx	r5
  40072a:	2800      	cmp	r0, #0
  40072c:	d1fa      	bne.n	400724 <usart_serial_write_packet+0x64>
  40072e:	e7da      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400730:	4621      	mov	r1, r4
  400732:	4811      	ldr	r0, [pc, #68]	; (400778 <usart_serial_write_packet+0xb8>)
  400734:	47a8      	blx	r5
  400736:	2800      	cmp	r0, #0
  400738:	d1fa      	bne.n	400730 <usart_serial_write_packet+0x70>
  40073a:	e7d4      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40073c:	4621      	mov	r1, r4
  40073e:	480f      	ldr	r0, [pc, #60]	; (40077c <usart_serial_write_packet+0xbc>)
  400740:	47a8      	blx	r5
  400742:	2800      	cmp	r0, #0
  400744:	d1fa      	bne.n	40073c <usart_serial_write_packet+0x7c>
  400746:	e7ce      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400748:	f8df b048 	ldr.w	fp, [pc, #72]	; 400794 <usart_serial_write_packet+0xd4>
  40074c:	4621      	mov	r1, r4
  40074e:	480c      	ldr	r0, [pc, #48]	; (400780 <usart_serial_write_packet+0xc0>)
  400750:	47d8      	blx	fp
  400752:	2800      	cmp	r0, #0
  400754:	d1fa      	bne.n	40074c <usart_serial_write_packet+0x8c>
  400756:	e7c6      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400758:	f8df b038 	ldr.w	fp, [pc, #56]	; 400794 <usart_serial_write_packet+0xd4>
  40075c:	4621      	mov	r1, r4
  40075e:	4809      	ldr	r0, [pc, #36]	; (400784 <usart_serial_write_packet+0xc4>)
  400760:	47d8      	blx	fp
  400762:	2800      	cmp	r0, #0
  400764:	d1fa      	bne.n	40075c <usart_serial_write_packet+0x9c>
  400766:	e7be      	b.n	4006e6 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400768:	2000      	movs	r0, #0
  40076a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40076e:	2000      	movs	r0, #0
  400770:	4770      	bx	lr
  400772:	bf00      	nop
  400774:	00401d81 	.word	0x00401d81
  400778:	400e1a00 	.word	0x400e1a00
  40077c:	400e1c00 	.word	0x400e1c00
  400780:	40024000 	.word	0x40024000
  400784:	40028000 	.word	0x40028000
  400788:	4002c000 	.word	0x4002c000
  40078c:	400e0800 	.word	0x400e0800
  400790:	400e0a00 	.word	0x400e0a00
  400794:	00401e89 	.word	0x00401e89

00400798 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400798:	b510      	push	{r4, lr}
  40079a:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40079c:	4b10      	ldr	r3, [pc, #64]	; (4007e0 <spi_master_init+0x48>)
  40079e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007a0:	2380      	movs	r3, #128	; 0x80
  4007a2:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a4:	6863      	ldr	r3, [r4, #4]
  4007a6:	f043 0301 	orr.w	r3, r3, #1
  4007aa:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007ac:	6863      	ldr	r3, [r4, #4]
  4007ae:	f043 0310 	orr.w	r3, r3, #16
  4007b2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007b4:	6863      	ldr	r3, [r4, #4]
  4007b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007ba:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4007bc:	2100      	movs	r1, #0
  4007be:	4620      	mov	r0, r4
  4007c0:	4b08      	ldr	r3, [pc, #32]	; (4007e4 <spi_master_init+0x4c>)
  4007c2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007c4:	6863      	ldr	r3, [r4, #4]
  4007c6:	f023 0302 	bic.w	r3, r3, #2
  4007ca:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4007cc:	6863      	ldr	r3, [r4, #4]
  4007ce:	f023 0304 	bic.w	r3, r3, #4
  4007d2:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4007d4:	2100      	movs	r1, #0
  4007d6:	4620      	mov	r0, r4
  4007d8:	4b03      	ldr	r3, [pc, #12]	; (4007e8 <spi_master_init+0x50>)
  4007da:	4798      	blx	r3
  4007dc:	bd10      	pop	{r4, pc}
  4007de:	bf00      	nop
  4007e0:	004019d5 	.word	0x004019d5
  4007e4:	00401a01 	.word	0x00401a01
  4007e8:	00401a17 	.word	0x00401a17

004007ec <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4007ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007f0:	4604      	mov	r4, r0
  4007f2:	460d      	mov	r5, r1
  4007f4:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4007f6:	4915      	ldr	r1, [pc, #84]	; (40084c <spi_master_setup_device+0x60>)
  4007f8:	4618      	mov	r0, r3
  4007fa:	4b15      	ldr	r3, [pc, #84]	; (400850 <spi_master_setup_device+0x64>)
  4007fc:	4798      	blx	r3
  4007fe:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400800:	2300      	movs	r3, #0
  400802:	461a      	mov	r2, r3
  400804:	6829      	ldr	r1, [r5, #0]
  400806:	4620      	mov	r0, r4
  400808:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400868 <spi_master_setup_device+0x7c>
  40080c:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40080e:	2208      	movs	r2, #8
  400810:	6829      	ldr	r1, [r5, #0]
  400812:	4620      	mov	r0, r4
  400814:	4b0f      	ldr	r3, [pc, #60]	; (400854 <spi_master_setup_device+0x68>)
  400816:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400818:	b2fa      	uxtb	r2, r7
  40081a:	6829      	ldr	r1, [r5, #0]
  40081c:	4620      	mov	r0, r4
  40081e:	4b0e      	ldr	r3, [pc, #56]	; (400858 <spi_master_setup_device+0x6c>)
  400820:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400822:	2208      	movs	r2, #8
  400824:	6829      	ldr	r1, [r5, #0]
  400826:	4620      	mov	r0, r4
  400828:	4b0c      	ldr	r3, [pc, #48]	; (40085c <spi_master_setup_device+0x70>)
  40082a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40082c:	0872      	lsrs	r2, r6, #1
  40082e:	6829      	ldr	r1, [r5, #0]
  400830:	4620      	mov	r0, r4
  400832:	4b0b      	ldr	r3, [pc, #44]	; (400860 <spi_master_setup_device+0x74>)
  400834:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400836:	f086 0201 	eor.w	r2, r6, #1
  40083a:	f002 0201 	and.w	r2, r2, #1
  40083e:	6829      	ldr	r1, [r5, #0]
  400840:	4620      	mov	r0, r4
  400842:	4b08      	ldr	r3, [pc, #32]	; (400864 <spi_master_setup_device+0x78>)
  400844:	4798      	blx	r3
  400846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40084a:	bf00      	nop
  40084c:	08f0d180 	.word	0x08f0d180
  400850:	00401af3 	.word	0x00401af3
  400854:	00401adf 	.word	0x00401adf
  400858:	00401b09 	.word	0x00401b09
  40085c:	00401a99 	.word	0x00401a99
  400860:	00401a5d 	.word	0x00401a5d
  400864:	00401a7b 	.word	0x00401a7b
  400868:	00401b31 	.word	0x00401b31

0040086c <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  40086c:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40086e:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400870:	f013 0f04 	tst.w	r3, #4
  400874:	d006      	beq.n	400884 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400876:	6809      	ldr	r1, [r1, #0]
  400878:	290f      	cmp	r1, #15
  40087a:	d900      	bls.n	40087e <spi_select_device+0x12>
  40087c:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  40087e:	4b06      	ldr	r3, [pc, #24]	; (400898 <spi_select_device+0x2c>)
  400880:	4798      	blx	r3
  400882:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400884:	6809      	ldr	r1, [r1, #0]
  400886:	2903      	cmp	r1, #3
  400888:	d8f8      	bhi.n	40087c <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40088a:	2301      	movs	r3, #1
  40088c:	fa03 f101 	lsl.w	r1, r3, r1
  400890:	43c9      	mvns	r1, r1
  400892:	4b01      	ldr	r3, [pc, #4]	; (400898 <spi_select_device+0x2c>)
  400894:	4798      	blx	r3
		}
	}
}
  400896:	e7f1      	b.n	40087c <spi_select_device+0x10>
  400898:	00401a01 	.word	0x00401a01

0040089c <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  40089c:	b11a      	cbz	r2, 4008a6 <spi_write_packet+0xa>
{
  40089e:	b410      	push	{r4}
  4008a0:	460c      	mov	r4, r1
  4008a2:	4411      	add	r1, r2
  4008a4:	e006      	b.n	4008b4 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4008a6:	2000      	movs	r0, #0
  4008a8:	4770      	bx	lr
		val = data[i];
  4008aa:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008ae:	60c3      	str	r3, [r0, #12]
	while (len) {
  4008b0:	42a1      	cmp	r1, r4
  4008b2:	d00c      	beq.n	4008ce <spi_write_packet+0x32>
{
  4008b4:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4008b8:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  4008ba:	f012 0f02 	tst.w	r2, #2
  4008be:	d1f4      	bne.n	4008aa <spi_write_packet+0xe>
			if (!timeout--) {
  4008c0:	3b01      	subs	r3, #1
  4008c2:	d1f9      	bne.n	4008b8 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  4008c4:	f06f 0002 	mvn.w	r0, #2
}
  4008c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008cc:	4770      	bx	lr
	return STATUS_OK;
  4008ce:	2000      	movs	r0, #0
  4008d0:	e7fa      	b.n	4008c8 <spi_write_packet+0x2c>

004008d2 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4008d2:	b13a      	cbz	r2, 4008e4 <spi_read_packet+0x12>
{
  4008d4:	b470      	push	{r4, r5, r6}
  4008d6:	4615      	mov	r5, r2
  4008d8:	460c      	mov	r4, r1
  4008da:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008dc:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4008de:	f240 2101 	movw	r1, #513	; 0x201
  4008e2:	e012      	b.n	40090a <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4008e4:	2000      	movs	r0, #0
  4008e6:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008e8:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  4008ea:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4008ee:	6902      	ldr	r2, [r0, #16]
  4008f0:	ea31 0202 	bics.w	r2, r1, r2
  4008f4:	d004      	beq.n	400900 <spi_read_packet+0x2e>
			if (!timeout--) {
  4008f6:	3b01      	subs	r3, #1
  4008f8:	d1f9      	bne.n	4008ee <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  4008fa:	f06f 0002 	mvn.w	r0, #2
  4008fe:	e00e      	b.n	40091e <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400900:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400902:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  400906:	42a5      	cmp	r5, r4
  400908:	d00b      	beq.n	400922 <spi_read_packet+0x50>
{
  40090a:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  40090e:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400910:	f012 0f02 	tst.w	r2, #2
  400914:	d1e8      	bne.n	4008e8 <spi_read_packet+0x16>
			if (!timeout--) {
  400916:	3b01      	subs	r3, #1
  400918:	d1f9      	bne.n	40090e <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  40091a:	f06f 0002 	mvn.w	r0, #2
}
  40091e:	bc70      	pop	{r4, r5, r6}
  400920:	4770      	bx	lr
	return STATUS_OK;
  400922:	2000      	movs	r0, #0
  400924:	e7fb      	b.n	40091e <spi_read_packet+0x4c>
	...

00400928 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40092c:	b980      	cbnz	r0, 400950 <_read+0x28>
  40092e:	460c      	mov	r4, r1
  400930:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400932:	2a00      	cmp	r2, #0
  400934:	dd0f      	ble.n	400956 <_read+0x2e>
  400936:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400938:	4e08      	ldr	r6, [pc, #32]	; (40095c <_read+0x34>)
  40093a:	4d09      	ldr	r5, [pc, #36]	; (400960 <_read+0x38>)
  40093c:	6830      	ldr	r0, [r6, #0]
  40093e:	4621      	mov	r1, r4
  400940:	682b      	ldr	r3, [r5, #0]
  400942:	4798      	blx	r3
		ptr++;
  400944:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400946:	42bc      	cmp	r4, r7
  400948:	d1f8      	bne.n	40093c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40094a:	4640      	mov	r0, r8
  40094c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400950:	f04f 38ff 	mov.w	r8, #4294967295
  400954:	e7f9      	b.n	40094a <_read+0x22>
	for (; len > 0; --len) {
  400956:	4680      	mov	r8, r0
  400958:	e7f7      	b.n	40094a <_read+0x22>
  40095a:	bf00      	nop
  40095c:	20400e58 	.word	0x20400e58
  400960:	20400e50 	.word	0x20400e50

00400964 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400964:	3801      	subs	r0, #1
  400966:	2802      	cmp	r0, #2
  400968:	d815      	bhi.n	400996 <_write+0x32>
{
  40096a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40096e:	460e      	mov	r6, r1
  400970:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400972:	b19a      	cbz	r2, 40099c <_write+0x38>
  400974:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400976:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4009b0 <_write+0x4c>
  40097a:	4f0c      	ldr	r7, [pc, #48]	; (4009ac <_write+0x48>)
  40097c:	f8d8 0000 	ldr.w	r0, [r8]
  400980:	f815 1b01 	ldrb.w	r1, [r5], #1
  400984:	683b      	ldr	r3, [r7, #0]
  400986:	4798      	blx	r3
  400988:	2800      	cmp	r0, #0
  40098a:	db0a      	blt.n	4009a2 <_write+0x3e>
  40098c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40098e:	3c01      	subs	r4, #1
  400990:	d1f4      	bne.n	40097c <_write+0x18>
  400992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400996:	f04f 30ff 	mov.w	r0, #4294967295
  40099a:	4770      	bx	lr
	for (; len != 0; --len) {
  40099c:	4610      	mov	r0, r2
  40099e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4009a2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4009a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009aa:	bf00      	nop
  4009ac:	20400e54 	.word	0x20400e54
  4009b0:	20400e58 	.word	0x20400e58

004009b4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009bc:	4b9e      	ldr	r3, [pc, #632]	; (400c38 <board_init+0x284>)
  4009be:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009c4:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009c8:	4b9c      	ldr	r3, [pc, #624]	; (400c3c <board_init+0x288>)
  4009ca:	2200      	movs	r2, #0
  4009cc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009d0:	695a      	ldr	r2, [r3, #20]
  4009d2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009d6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009dc:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009e0:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009e4:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009e8:	f007 0007 	and.w	r0, r7, #7
  4009ec:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009ee:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009f2:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009f6:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009fa:	f3bf 8f4f 	dsb	sy
  4009fe:	f04f 34ff 	mov.w	r4, #4294967295
  400a02:	fa04 fc00 	lsl.w	ip, r4, r0
  400a06:	fa06 f000 	lsl.w	r0, r6, r0
  400a0a:	fa04 f40e 	lsl.w	r4, r4, lr
  400a0e:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a12:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a14:	463a      	mov	r2, r7
  400a16:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a18:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a1c:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a20:	3a01      	subs	r2, #1
  400a22:	4423      	add	r3, r4
  400a24:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a28:	d1f6      	bne.n	400a18 <board_init+0x64>
        } while(sets--);
  400a2a:	3e01      	subs	r6, #1
  400a2c:	4460      	add	r0, ip
  400a2e:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a32:	d1ef      	bne.n	400a14 <board_init+0x60>
  400a34:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a38:	4b80      	ldr	r3, [pc, #512]	; (400c3c <board_init+0x288>)
  400a3a:	695a      	ldr	r2, [r3, #20]
  400a3c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a40:	615a      	str	r2, [r3, #20]
  400a42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a46:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a4a:	4a7d      	ldr	r2, [pc, #500]	; (400c40 <board_init+0x28c>)
  400a4c:	497d      	ldr	r1, [pc, #500]	; (400c44 <board_init+0x290>)
  400a4e:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a50:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a54:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a5a:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a5e:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a62:	f022 0201 	bic.w	r2, r2, #1
  400a66:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a6a:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a6e:	f022 0201 	bic.w	r2, r2, #1
  400a72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7a:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400a7e:	200a      	movs	r0, #10
  400a80:	4c71      	ldr	r4, [pc, #452]	; (400c48 <board_init+0x294>)
  400a82:	47a0      	blx	r4
  400a84:	200b      	movs	r0, #11
  400a86:	47a0      	blx	r4
  400a88:	200c      	movs	r0, #12
  400a8a:	47a0      	blx	r4
  400a8c:	2010      	movs	r0, #16
  400a8e:	47a0      	blx	r4
  400a90:	2011      	movs	r0, #17
  400a92:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a94:	4e6d      	ldr	r6, [pc, #436]	; (400c4c <board_init+0x298>)
  400a96:	f44f 7880 	mov.w	r8, #256	; 0x100
  400a9a:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a9e:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aa2:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400aa6:	4c6a      	ldr	r4, [pc, #424]	; (400c50 <board_init+0x29c>)
  400aa8:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400aac:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aae:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ab2:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ab4:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ab8:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400aba:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400abc:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ac0:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400ac6:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ac8:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400aca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400ace:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400ad0:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ad4:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ad8:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400adc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400ae0:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ae2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ae6:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ae8:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400aea:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400aee:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400af0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400af4:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400af6:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400af8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400afc:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400afe:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b00:	4a54      	ldr	r2, [pc, #336]	; (400c54 <board_init+0x2a0>)
  400b02:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b06:	f043 0310 	orr.w	r3, r3, #16
  400b0a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b0e:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400b12:	2310      	movs	r3, #16
  400b14:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b1a:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b1c:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b1e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400b22:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400b24:	4319      	orrs	r1, r3
  400b26:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400b28:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400b2a:	4319      	orrs	r1, r3
  400b2c:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b2e:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400b30:	2208      	movs	r2, #8
  400b32:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b34:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b38:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b3a:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b3c:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b40:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400b42:	f021 0108 	bic.w	r1, r1, #8
  400b46:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b48:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400b4a:	f021 0108 	bic.w	r1, r1, #8
  400b4e:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b50:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400b52:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b54:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b58:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b5a:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b5c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b60:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400b62:	f022 0210 	bic.w	r2, r2, #16
  400b66:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b68:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400b6a:	f022 0210 	bic.w	r2, r2, #16
  400b6e:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b70:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400b72:	2300      	movs	r3, #0
  400b74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400b78:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b7c:	4630      	mov	r0, r6
  400b7e:	4f36      	ldr	r7, [pc, #216]	; (400c58 <board_init+0x2a4>)
  400b80:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400b82:	2300      	movs	r3, #0
  400b84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400b88:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b8c:	4630      	mov	r0, r6
  400b8e:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400b90:	2301      	movs	r3, #1
  400b92:	22ff      	movs	r2, #255	; 0xff
  400b94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b98:	4630      	mov	r0, r6
  400b9a:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400b9c:	2301      	movs	r3, #1
  400b9e:	223f      	movs	r2, #63	; 0x3f
  400ba0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ba4:	482d      	ldr	r0, [pc, #180]	; (400c5c <board_init+0x2a8>)
  400ba6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400ba8:	2301      	movs	r3, #1
  400baa:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400bae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bb2:	4620      	mov	r0, r4
  400bb4:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400bb6:	2301      	movs	r3, #1
  400bb8:	4642      	mov	r2, r8
  400bba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bbe:	4630      	mov	r0, r6
  400bc0:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400bc2:	2301      	movs	r3, #1
  400bc4:	462a      	mov	r2, r5
  400bc6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bca:	4630      	mov	r0, r6
  400bcc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400bce:	2301      	movs	r3, #1
  400bd0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400bd4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bd8:	4821      	ldr	r0, [pc, #132]	; (400c60 <board_init+0x2ac>)
  400bda:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400bdc:	2300      	movs	r3, #0
  400bde:	f44f 7200 	mov.w	r2, #512	; 0x200
  400be2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400be6:	4630      	mov	r0, r6
  400be8:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400bea:	f44f 7100 	mov.w	r1, #512	; 0x200
  400bee:	4630      	mov	r0, r6
  400bf0:	4b1c      	ldr	r3, [pc, #112]	; (400c64 <board_init+0x2b0>)
  400bf2:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400bf4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bf8:	2074      	movs	r0, #116	; 0x74
  400bfa:	4c1b      	ldr	r4, [pc, #108]	; (400c68 <board_init+0x2b4>)
  400bfc:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400bfe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c02:	2075      	movs	r0, #117	; 0x75
  400c04:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400c06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c0a:	2076      	movs	r0, #118	; 0x76
  400c0c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400c0e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c12:	207b      	movs	r0, #123	; 0x7b
  400c14:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400c16:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c1a:	2018      	movs	r0, #24
  400c1c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400c1e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c22:	2006      	movs	r0, #6
  400c24:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400c26:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c2a:	2053      	movs	r0, #83	; 0x53
  400c2c:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400c2e:	2053      	movs	r0, #83	; 0x53
  400c30:	4b0e      	ldr	r3, [pc, #56]	; (400c6c <board_init+0x2b8>)
  400c32:	4798      	blx	r3
  400c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c38:	400e1850 	.word	0x400e1850
  400c3c:	e000ed00 	.word	0xe000ed00
  400c40:	400e0c00 	.word	0x400e0c00
  400c44:	5a00080c 	.word	0x5a00080c
  400c48:	004017f9 	.word	0x004017f9
  400c4c:	400e1200 	.word	0x400e1200
  400c50:	400e0e00 	.word	0x400e0e00
  400c54:	40088000 	.word	0x40088000
  400c58:	00401425 	.word	0x00401425
  400c5c:	400e1600 	.word	0x400e1600
  400c60:	400e1400 	.word	0x400e1400
  400c64:	00401331 	.word	0x00401331
  400c68:	004014f5 	.word	0x004014f5
  400c6c:	004014bd 	.word	0x004014bd

00400c70 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400c70:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400c72:	6804      	ldr	r4, [r0, #0]
  400c74:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400c78:	d302      	bcc.n	400c80 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400c7a:	f240 143f 	movw	r4, #319	; 0x13f
  400c7e:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400c80:	6814      	ldr	r4, [r2, #0]
  400c82:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400c86:	d302      	bcc.n	400c8e <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400c88:	f240 143f 	movw	r4, #319	; 0x13f
  400c8c:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400c8e:	680c      	ldr	r4, [r1, #0]
  400c90:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400c94:	d302      	bcc.n	400c9c <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400c96:	f240 14df 	movw	r4, #479	; 0x1df
  400c9a:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400c9c:	681c      	ldr	r4, [r3, #0]
  400c9e:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400ca2:	d302      	bcc.n	400caa <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400ca4:	f240 14df 	movw	r4, #479	; 0x1df
  400ca8:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400caa:	6804      	ldr	r4, [r0, #0]
  400cac:	6815      	ldr	r5, [r2, #0]
  400cae:	42ac      	cmp	r4, r5
  400cb0:	d901      	bls.n	400cb6 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400cb2:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400cb4:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400cb6:	680a      	ldr	r2, [r1, #0]
  400cb8:	6818      	ldr	r0, [r3, #0]
  400cba:	4282      	cmp	r2, r0
  400cbc:	d901      	bls.n	400cc2 <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400cbe:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400cc0:	601a      	str	r2, [r3, #0]
	}
}
  400cc2:	bc30      	pop	{r4, r5}
  400cc4:	4770      	bx	lr
	...

00400cc8 <ili9488_write_ram_prepare>:
{
  400cc8:	b510      	push	{r4, lr}
  400cca:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400ccc:	2006      	movs	r0, #6
  400cce:	4b0a      	ldr	r3, [pc, #40]	; (400cf8 <ili9488_write_ram_prepare+0x30>)
  400cd0:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400cd2:	2300      	movs	r3, #0
  400cd4:	2203      	movs	r2, #3
  400cd6:	212c      	movs	r1, #44	; 0x2c
  400cd8:	4808      	ldr	r0, [pc, #32]	; (400cfc <ili9488_write_ram_prepare+0x34>)
  400cda:	4c09      	ldr	r4, [pc, #36]	; (400d00 <ili9488_write_ram_prepare+0x38>)
  400cdc:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400cde:	2300      	movs	r3, #0
  400ce0:	9301      	str	r3, [sp, #4]
  400ce2:	9b01      	ldr	r3, [sp, #4]
  400ce4:	2bfe      	cmp	r3, #254	; 0xfe
  400ce6:	d805      	bhi.n	400cf4 <ili9488_write_ram_prepare+0x2c>
  400ce8:	9b01      	ldr	r3, [sp, #4]
  400cea:	3301      	adds	r3, #1
  400cec:	9301      	str	r3, [sp, #4]
  400cee:	9b01      	ldr	r3, [sp, #4]
  400cf0:	2bfe      	cmp	r3, #254	; 0xfe
  400cf2:	d9f9      	bls.n	400ce8 <ili9488_write_ram_prepare+0x20>
}
  400cf4:	b002      	add	sp, #8
  400cf6:	bd10      	pop	{r4, pc}
  400cf8:	004014d9 	.word	0x004014d9
  400cfc:	40008000 	.word	0x40008000
  400d00:	00401a29 	.word	0x00401a29

00400d04 <ili9488_write_register>:
{
  400d04:	b570      	push	{r4, r5, r6, lr}
  400d06:	b082      	sub	sp, #8
  400d08:	4605      	mov	r5, r0
  400d0a:	460e      	mov	r6, r1
  400d0c:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400d0e:	2006      	movs	r0, #6
  400d10:	4b14      	ldr	r3, [pc, #80]	; (400d64 <ili9488_write_register+0x60>)
  400d12:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400d14:	2300      	movs	r3, #0
  400d16:	2203      	movs	r2, #3
  400d18:	4629      	mov	r1, r5
  400d1a:	4813      	ldr	r0, [pc, #76]	; (400d68 <ili9488_write_register+0x64>)
  400d1c:	4d13      	ldr	r5, [pc, #76]	; (400d6c <ili9488_write_register+0x68>)
  400d1e:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  400d20:	2300      	movs	r3, #0
  400d22:	9301      	str	r3, [sp, #4]
  400d24:	9b01      	ldr	r3, [sp, #4]
  400d26:	2bfe      	cmp	r3, #254	; 0xfe
  400d28:	d805      	bhi.n	400d36 <ili9488_write_register+0x32>
  400d2a:	9b01      	ldr	r3, [sp, #4]
  400d2c:	3301      	adds	r3, #1
  400d2e:	9301      	str	r3, [sp, #4]
  400d30:	9b01      	ldr	r3, [sp, #4]
  400d32:	2bfe      	cmp	r3, #254	; 0xfe
  400d34:	d9f9      	bls.n	400d2a <ili9488_write_register+0x26>
	if(size > 0) {
  400d36:	b90c      	cbnz	r4, 400d3c <ili9488_write_register+0x38>
}
  400d38:	b002      	add	sp, #8
  400d3a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400d3c:	2006      	movs	r0, #6
  400d3e:	4b0c      	ldr	r3, [pc, #48]	; (400d70 <ili9488_write_register+0x6c>)
  400d40:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400d42:	4622      	mov	r2, r4
  400d44:	4631      	mov	r1, r6
  400d46:	4808      	ldr	r0, [pc, #32]	; (400d68 <ili9488_write_register+0x64>)
  400d48:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <ili9488_write_register+0x70>)
  400d4a:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400d4c:	2300      	movs	r3, #0
  400d4e:	9301      	str	r3, [sp, #4]
  400d50:	9b01      	ldr	r3, [sp, #4]
  400d52:	2b5e      	cmp	r3, #94	; 0x5e
  400d54:	d8f0      	bhi.n	400d38 <ili9488_write_register+0x34>
  400d56:	9b01      	ldr	r3, [sp, #4]
  400d58:	3301      	adds	r3, #1
  400d5a:	9301      	str	r3, [sp, #4]
  400d5c:	9b01      	ldr	r3, [sp, #4]
  400d5e:	2b5e      	cmp	r3, #94	; 0x5e
  400d60:	d9f9      	bls.n	400d56 <ili9488_write_register+0x52>
  400d62:	e7e9      	b.n	400d38 <ili9488_write_register+0x34>
  400d64:	004014d9 	.word	0x004014d9
  400d68:	40008000 	.word	0x40008000
  400d6c:	00401a29 	.word	0x00401a29
  400d70:	004014bd 	.word	0x004014bd
  400d74:	0040089d 	.word	0x0040089d

00400d78 <ili9488_write_ram_buffer>:
{
  400d78:	b530      	push	{r4, r5, lr}
  400d7a:	b083      	sub	sp, #12
  400d7c:	4604      	mov	r4, r0
  400d7e:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400d80:	2006      	movs	r0, #6
  400d82:	4b0a      	ldr	r3, [pc, #40]	; (400dac <ili9488_write_ram_buffer+0x34>)
  400d84:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400d86:	462a      	mov	r2, r5
  400d88:	4621      	mov	r1, r4
  400d8a:	4809      	ldr	r0, [pc, #36]	; (400db0 <ili9488_write_ram_buffer+0x38>)
  400d8c:	4b09      	ldr	r3, [pc, #36]	; (400db4 <ili9488_write_ram_buffer+0x3c>)
  400d8e:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400d90:	2300      	movs	r3, #0
  400d92:	9301      	str	r3, [sp, #4]
  400d94:	9b01      	ldr	r3, [sp, #4]
  400d96:	2bfe      	cmp	r3, #254	; 0xfe
  400d98:	d805      	bhi.n	400da6 <ili9488_write_ram_buffer+0x2e>
  400d9a:	9b01      	ldr	r3, [sp, #4]
  400d9c:	3301      	adds	r3, #1
  400d9e:	9301      	str	r3, [sp, #4]
  400da0:	9b01      	ldr	r3, [sp, #4]
  400da2:	2bfe      	cmp	r3, #254	; 0xfe
  400da4:	d9f9      	bls.n	400d9a <ili9488_write_ram_buffer+0x22>
}
  400da6:	b003      	add	sp, #12
  400da8:	bd30      	pop	{r4, r5, pc}
  400daa:	bf00      	nop
  400dac:	004014bd 	.word	0x004014bd
  400db0:	40008000 	.word	0x40008000
  400db4:	0040089d 	.word	0x0040089d

00400db8 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  400db8:	4601      	mov	r1, r0
  400dba:	b130      	cbz	r0, 400dca <ili9488_delay+0x12>
  400dbc:	4a03      	ldr	r2, [pc, #12]	; (400dcc <ili9488_delay+0x14>)
{
  400dbe:	4b04      	ldr	r3, [pc, #16]	; (400dd0 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400dc0:	3b01      	subs	r3, #1
  400dc2:	d1fd      	bne.n	400dc0 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400dc4:	4291      	cmp	r1, r2
  400dc6:	d8fa      	bhi.n	400dbe <ili9488_delay+0x6>
  400dc8:	4770      	bx	lr
  400dca:	4770      	bx	lr
  400dcc:	000186a1 	.word	0x000186a1
  400dd0:	000186a0 	.word	0x000186a0

00400dd4 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400dd4:	b500      	push	{lr}
  400dd6:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400dd8:	b958      	cbnz	r0, 400df2 <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  400dda:	2348      	movs	r3, #72	; 0x48
  400ddc:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400de0:	2201      	movs	r2, #1
  400de2:	f10d 0107 	add.w	r1, sp, #7
  400de6:	2036      	movs	r0, #54	; 0x36
  400de8:	4b04      	ldr	r3, [pc, #16]	; (400dfc <ili9488_set_display_direction+0x28>)
  400dea:	4798      	blx	r3
}
  400dec:	b003      	add	sp, #12
  400dee:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400df2:	23e8      	movs	r3, #232	; 0xe8
  400df4:	f88d 3007 	strb.w	r3, [sp, #7]
  400df8:	e7f2      	b.n	400de0 <ili9488_set_display_direction+0xc>
  400dfa:	bf00      	nop
  400dfc:	00400d05 	.word	0x00400d05

00400e00 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400e00:	b510      	push	{r4, lr}
  400e02:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400e04:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400e08:	3a01      	subs	r2, #1
  400e0a:	4402      	add	r2, r0
  400e0c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400e10:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400e14:	3b01      	subs	r3, #1
  400e16:	4419      	add	r1, r3
  400e18:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  400e1c:	0a03      	lsrs	r3, r0, #8
  400e1e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400e22:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400e26:	f3c2 2307 	ubfx	r3, r2, #8, #8
  400e2a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  400e2e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400e32:	2204      	movs	r2, #4
  400e34:	eb0d 0102 	add.w	r1, sp, r2
  400e38:	202a      	movs	r0, #42	; 0x2a
  400e3a:	4c10      	ldr	r4, [pc, #64]	; (400e7c <ili9488_set_window+0x7c>)
  400e3c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e3e:	2200      	movs	r2, #0
  400e40:	4611      	mov	r1, r2
  400e42:	4610      	mov	r0, r2
  400e44:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  400e46:	f89d 300b 	ldrb.w	r3, [sp, #11]
  400e4a:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  400e4e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400e52:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  400e56:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400e5a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  400e5e:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400e62:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400e66:	2204      	movs	r2, #4
  400e68:	eb0d 0102 	add.w	r1, sp, r2
  400e6c:	202b      	movs	r0, #43	; 0x2b
  400e6e:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e70:	2200      	movs	r2, #0
  400e72:	4611      	mov	r1, r2
  400e74:	4610      	mov	r0, r2
  400e76:	47a0      	blx	r4
}
  400e78:	b004      	add	sp, #16
  400e7a:	bd10      	pop	{r4, pc}
  400e7c:	00400d05 	.word	0x00400d05

00400e80 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  400e80:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  400e82:	2200      	movs	r2, #0
  400e84:	4611      	mov	r1, r2
  400e86:	2029      	movs	r0, #41	; 0x29
  400e88:	4b01      	ldr	r3, [pc, #4]	; (400e90 <ili9488_display_on+0x10>)
  400e8a:	4798      	blx	r3
  400e8c:	bd08      	pop	{r3, pc}
  400e8e:	bf00      	nop
  400e90:	00400d05 	.word	0x00400d05

00400e94 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  400e94:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400e96:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  400e9a:	f3c0 2107 	ubfx	r1, r0, #8, #8
  400e9e:	4b06      	ldr	r3, [pc, #24]	; (400eb8 <ili9488_set_foreground_color+0x24>)
  400ea0:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  400ea4:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400ea6:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400ea8:	7098      	strb	r0, [r3, #2]
  400eaa:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  400eac:	4293      	cmp	r3, r2
  400eae:	d1f9      	bne.n	400ea4 <ili9488_set_foreground_color+0x10>
	}
#endif
}
  400eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400eb4:	4770      	bx	lr
  400eb6:	bf00      	nop
  400eb8:	204009dc 	.word	0x204009dc

00400ebc <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  400ebc:	b510      	push	{r4, lr}
  400ebe:	b084      	sub	sp, #16
  400ec0:	f8ad 0006 	strh.w	r0, [sp, #6]
  400ec4:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400ec8:	0a03      	lsrs	r3, r0, #8
  400eca:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  400ece:	b2c0      	uxtb	r0, r0
  400ed0:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400ed4:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400ed8:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400edc:	2204      	movs	r2, #4
  400ede:	a903      	add	r1, sp, #12
  400ee0:	202a      	movs	r0, #42	; 0x2a
  400ee2:	4c0e      	ldr	r4, [pc, #56]	; (400f1c <ili9488_set_cursor_position+0x60>)
  400ee4:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400ee6:	2200      	movs	r2, #0
  400ee8:	4611      	mov	r1, r2
  400eea:	4610      	mov	r0, r2
  400eec:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  400eee:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400ef2:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400ef6:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400efa:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  400efe:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400f02:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400f06:	2204      	movs	r2, #4
  400f08:	a903      	add	r1, sp, #12
  400f0a:	202b      	movs	r0, #43	; 0x2b
  400f0c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400f0e:	2200      	movs	r2, #0
  400f10:	4611      	mov	r1, r2
  400f12:	4610      	mov	r0, r2
  400f14:	47a0      	blx	r4
}
  400f16:	b004      	add	sp, #16
  400f18:	bd10      	pop	{r4, pc}
  400f1a:	bf00      	nop
  400f1c:	00400d05 	.word	0x00400d05

00400f20 <ili9488_init>:
{
  400f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400f24:	b087      	sub	sp, #28
  400f26:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  400f28:	2703      	movs	r7, #3
  400f2a:	ae06      	add	r6, sp, #24
  400f2c:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  400f30:	4d5d      	ldr	r5, [pc, #372]	; (4010a8 <ili9488_init+0x188>)
  400f32:	4628      	mov	r0, r5
  400f34:	4b5d      	ldr	r3, [pc, #372]	; (4010ac <ili9488_init+0x18c>)
  400f36:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400f38:	2400      	movs	r4, #0
  400f3a:	9400      	str	r4, [sp, #0]
  400f3c:	4b5c      	ldr	r3, [pc, #368]	; (4010b0 <ili9488_init+0x190>)
  400f3e:	463a      	mov	r2, r7
  400f40:	4631      	mov	r1, r6
  400f42:	4628      	mov	r0, r5
  400f44:	f8df 8198 	ldr.w	r8, [pc, #408]	; 4010e0 <ili9488_init+0x1c0>
  400f48:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  400f4a:	4622      	mov	r2, r4
  400f4c:	4639      	mov	r1, r7
  400f4e:	4628      	mov	r0, r5
  400f50:	4b58      	ldr	r3, [pc, #352]	; (4010b4 <ili9488_init+0x194>)
  400f52:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  400f54:	4631      	mov	r1, r6
  400f56:	4628      	mov	r0, r5
  400f58:	4b57      	ldr	r3, [pc, #348]	; (4010b8 <ili9488_init+0x198>)
  400f5a:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400f5c:	2001      	movs	r0, #1
  400f5e:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400f60:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  400f62:	4622      	mov	r2, r4
  400f64:	4621      	mov	r1, r4
  400f66:	4e55      	ldr	r6, [pc, #340]	; (4010bc <ili9488_init+0x19c>)
  400f68:	47b0      	blx	r6
	ili9488_delay(200);
  400f6a:	20c8      	movs	r0, #200	; 0xc8
  400f6c:	4d54      	ldr	r5, [pc, #336]	; (4010c0 <ili9488_init+0x1a0>)
  400f6e:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  400f70:	4622      	mov	r2, r4
  400f72:	4621      	mov	r1, r4
  400f74:	2011      	movs	r0, #17
  400f76:	47b0      	blx	r6
	ili9488_delay(200);
  400f78:	20c8      	movs	r0, #200	; 0xc8
  400f7a:	47a8      	blx	r5
	reg = 0x81;
  400f7c:	2381      	movs	r3, #129	; 0x81
  400f7e:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  400f82:	f88d 400b 	strb.w	r4, [sp, #11]
  400f86:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400f88:	f04f 0801 	mov.w	r8, #1
  400f8c:	4f4b      	ldr	r7, [pc, #300]	; (4010bc <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  400f8e:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400f90:	4642      	mov	r2, r8
  400f92:	f10d 010a 	add.w	r1, sp, #10
  400f96:	20fb      	movs	r0, #251	; 0xfb
  400f98:	47b8      	blx	r7
		reg++;
  400f9a:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400f9e:	3301      	adds	r3, #1
  400fa0:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400fa4:	9503      	str	r5, [sp, #12]
  400fa6:	9b03      	ldr	r3, [sp, #12]
  400fa8:	2bfe      	cmp	r3, #254	; 0xfe
  400faa:	d805      	bhi.n	400fb8 <ili9488_init+0x98>
  400fac:	9b03      	ldr	r3, [sp, #12]
  400fae:	3301      	adds	r3, #1
  400fb0:	9303      	str	r3, [sp, #12]
  400fb2:	9b03      	ldr	r3, [sp, #12]
  400fb4:	2bfe      	cmp	r3, #254	; 0xfe
  400fb6:	d9f9      	bls.n	400fac <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400fb8:	462a      	mov	r2, r5
  400fba:	4629      	mov	r1, r5
  400fbc:	20d3      	movs	r0, #211	; 0xd3
  400fbe:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400fc0:	2006      	movs	r0, #6
  400fc2:	4b40      	ldr	r3, [pc, #256]	; (4010c4 <ili9488_init+0x1a4>)
  400fc4:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400fc6:	4642      	mov	r2, r8
  400fc8:	f10d 0109 	add.w	r1, sp, #9
  400fcc:	4836      	ldr	r0, [pc, #216]	; (4010a8 <ili9488_init+0x188>)
  400fce:	4b3e      	ldr	r3, [pc, #248]	; (4010c8 <ili9488_init+0x1a8>)
  400fd0:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400fd2:	9503      	str	r5, [sp, #12]
  400fd4:	9b03      	ldr	r3, [sp, #12]
  400fd6:	2bfe      	cmp	r3, #254	; 0xfe
  400fd8:	d805      	bhi.n	400fe6 <ili9488_init+0xc6>
  400fda:	9b03      	ldr	r3, [sp, #12]
  400fdc:	3301      	adds	r3, #1
  400fde:	9303      	str	r3, [sp, #12]
  400fe0:	9b03      	ldr	r3, [sp, #12]
  400fe2:	2bfe      	cmp	r3, #254	; 0xfe
  400fe4:	d9f9      	bls.n	400fda <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400fe6:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400fea:	40b3      	lsls	r3, r6
  400fec:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400fee:	4642      	mov	r2, r8
  400ff0:	f10d 010b 	add.w	r1, sp, #11
  400ff4:	20fb      	movs	r0, #251	; 0xfb
  400ff6:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400ff8:	9503      	str	r5, [sp, #12]
  400ffa:	9a03      	ldr	r2, [sp, #12]
  400ffc:	f640 73fe 	movw	r3, #4094	; 0xffe
  401000:	429a      	cmp	r2, r3
  401002:	d806      	bhi.n	401012 <ili9488_init+0xf2>
  401004:	461a      	mov	r2, r3
  401006:	9b03      	ldr	r3, [sp, #12]
  401008:	3301      	adds	r3, #1
  40100a:	9303      	str	r3, [sp, #12]
  40100c:	9b03      	ldr	r3, [sp, #12]
  40100e:	4293      	cmp	r3, r2
  401010:	d9f9      	bls.n	401006 <ili9488_init+0xe6>
  401012:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  401014:	f116 0f08 	cmn.w	r6, #8
  401018:	d1ba      	bne.n	400f90 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  40101a:	f249 4388 	movw	r3, #38024	; 0x9488
  40101e:	429c      	cmp	r4, r3
  401020:	d003      	beq.n	40102a <ili9488_init+0x10a>
		return 1;
  401022:	2001      	movs	r0, #1
}
  401024:	b007      	add	sp, #28
  401026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  40102a:	ad06      	add	r5, sp, #24
  40102c:	2348      	movs	r3, #72	; 0x48
  40102e:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  401032:	2201      	movs	r2, #1
  401034:	4629      	mov	r1, r5
  401036:	2036      	movs	r0, #54	; 0x36
  401038:	4e20      	ldr	r6, [pc, #128]	; (4010bc <ili9488_init+0x19c>)
  40103a:	47b0      	blx	r6
	ili9488_delay(100);
  40103c:	2064      	movs	r0, #100	; 0x64
  40103e:	4c20      	ldr	r4, [pc, #128]	; (4010c0 <ili9488_init+0x1a0>)
  401040:	47a0      	blx	r4
	param = 0x04;
  401042:	2304      	movs	r3, #4
  401044:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  401048:	2201      	movs	r2, #1
  40104a:	4629      	mov	r1, r5
  40104c:	20cf      	movs	r0, #207	; 0xcf
  40104e:	47b0      	blx	r6
	ili9488_delay(100);
  401050:	2064      	movs	r0, #100	; 0x64
  401052:	47a0      	blx	r4
	param = 0x06;
  401054:	2306      	movs	r3, #6
  401056:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  40105a:	2201      	movs	r2, #1
  40105c:	4629      	mov	r1, r5
  40105e:	203a      	movs	r0, #58	; 0x3a
  401060:	47b0      	blx	r6
	ili9488_delay(100);
  401062:	2064      	movs	r0, #100	; 0x64
  401064:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  401066:	2200      	movs	r2, #0
  401068:	4611      	mov	r1, r2
  40106a:	2013      	movs	r0, #19
  40106c:	47b0      	blx	r6
	ili9488_delay(100);
  40106e:	2064      	movs	r0, #100	; 0x64
  401070:	47a0      	blx	r4
	ili9488_display_on();
  401072:	4b16      	ldr	r3, [pc, #88]	; (4010cc <ili9488_init+0x1ac>)
  401074:	4798      	blx	r3
	ili9488_delay(100);
  401076:	2064      	movs	r0, #100	; 0x64
  401078:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  40107a:	2000      	movs	r0, #0
  40107c:	4b14      	ldr	r3, [pc, #80]	; (4010d0 <ili9488_init+0x1b0>)
  40107e:	4798      	blx	r3
	ili9488_delay(100);
  401080:	2064      	movs	r0, #100	; 0x64
  401082:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  401084:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  401088:	f8b9 2000 	ldrh.w	r2, [r9]
  40108c:	2100      	movs	r1, #0
  40108e:	4608      	mov	r0, r1
  401090:	4c10      	ldr	r4, [pc, #64]	; (4010d4 <ili9488_init+0x1b4>)
  401092:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  401094:	f8d9 0008 	ldr.w	r0, [r9, #8]
  401098:	4b0f      	ldr	r3, [pc, #60]	; (4010d8 <ili9488_init+0x1b8>)
  40109a:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  40109c:	2100      	movs	r1, #0
  40109e:	4608      	mov	r0, r1
  4010a0:	4b0e      	ldr	r3, [pc, #56]	; (4010dc <ili9488_init+0x1bc>)
  4010a2:	4798      	blx	r3
	return 0;
  4010a4:	2000      	movs	r0, #0
  4010a6:	e7bd      	b.n	401024 <ili9488_init+0x104>
  4010a8:	40008000 	.word	0x40008000
  4010ac:	00400799 	.word	0x00400799
  4010b0:	01312d00 	.word	0x01312d00
  4010b4:	00401a99 	.word	0x00401a99
  4010b8:	0040086d 	.word	0x0040086d
  4010bc:	00400d05 	.word	0x00400d05
  4010c0:	00400db9 	.word	0x00400db9
  4010c4:	004014bd 	.word	0x004014bd
  4010c8:	004008d3 	.word	0x004008d3
  4010cc:	00400e81 	.word	0x00400e81
  4010d0:	00400dd5 	.word	0x00400dd5
  4010d4:	00400e01 	.word	0x00400e01
  4010d8:	00400e95 	.word	0x00400e95
  4010dc:	00400ebd 	.word	0x00400ebd
  4010e0:	004007ed 	.word	0x004007ed

004010e4 <ili9488_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
  4010e4:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
  4010e8:	d20f      	bcs.n	40110a <ili9488_draw_pixel+0x26>
  4010ea:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
  4010ee:	d20c      	bcs.n	40110a <ili9488_draw_pixel+0x26>
{
  4010f0:	b508      	push	{r3, lr}
		return 1;
	}

	/* Set cursor */
	ili9488_set_cursor_position(ul_x, ul_y);
  4010f2:	b289      	uxth	r1, r1
  4010f4:	b280      	uxth	r0, r0
  4010f6:	4b06      	ldr	r3, [pc, #24]	; (401110 <ili9488_draw_pixel+0x2c>)
  4010f8:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  4010fa:	4b06      	ldr	r3, [pc, #24]	; (401114 <ili9488_draw_pixel+0x30>)
  4010fc:	4798      	blx	r3
	ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_COLOR_UNIT);
  4010fe:	2103      	movs	r1, #3
  401100:	4805      	ldr	r0, [pc, #20]	; (401118 <ili9488_draw_pixel+0x34>)
  401102:	4b06      	ldr	r3, [pc, #24]	; (40111c <ili9488_draw_pixel+0x38>)
  401104:	4798      	blx	r3
	return 0;
  401106:	2000      	movs	r0, #0
  401108:	bd08      	pop	{r3, pc}
		return 1;
  40110a:	2001      	movs	r0, #1
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop
  401110:	00400ebd 	.word	0x00400ebd
  401114:	00400cc9 	.word	0x00400cc9
  401118:	204009dc 	.word	0x204009dc
  40111c:	00400d79 	.word	0x00400d79

00401120 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401124:	b084      	sub	sp, #16
  401126:	9003      	str	r0, [sp, #12]
  401128:	9102      	str	r1, [sp, #8]
  40112a:	9201      	str	r2, [sp, #4]
  40112c:	aa04      	add	r2, sp, #16
  40112e:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  401132:	4613      	mov	r3, r2
  401134:	aa01      	add	r2, sp, #4
  401136:	a902      	add	r1, sp, #8
  401138:	a803      	add	r0, sp, #12
  40113a:	4c22      	ldr	r4, [pc, #136]	; (4011c4 <ili9488_draw_filled_rectangle+0xa4>)
  40113c:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40113e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  401142:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  401146:	9b00      	ldr	r3, [sp, #0]
  401148:	3301      	adds	r3, #1
  40114a:	1a5b      	subs	r3, r3, r1
  40114c:	9a01      	ldr	r2, [sp, #4]
  40114e:	3201      	adds	r2, #1
  401150:	1a12      	subs	r2, r2, r0
  401152:	b29b      	uxth	r3, r3
  401154:	b292      	uxth	r2, r2
  401156:	4c1c      	ldr	r4, [pc, #112]	; (4011c8 <ili9488_draw_filled_rectangle+0xa8>)
  401158:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  40115a:	4b1c      	ldr	r3, [pc, #112]	; (4011cc <ili9488_draw_filled_rectangle+0xac>)
  40115c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40115e:	9903      	ldr	r1, [sp, #12]
  401160:	9d01      	ldr	r5, [sp, #4]
  401162:	1a69      	subs	r1, r5, r1
  401164:	9d00      	ldr	r5, [sp, #0]
  401166:	3501      	adds	r5, #1
  401168:	9b02      	ldr	r3, [sp, #8]
  40116a:	1aed      	subs	r5, r5, r3
  40116c:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  401170:	4b17      	ldr	r3, [pc, #92]	; (4011d0 <ili9488_draw_filled_rectangle+0xb0>)
  401172:	fba3 2305 	umull	r2, r3, r3, r5
  401176:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  401178:	b163      	cbz	r3, 401194 <ili9488_draw_filled_rectangle+0x74>
  40117a:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  40117c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4011d8 <ili9488_draw_filled_rectangle+0xb8>
  401180:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  401184:	4e13      	ldr	r6, [pc, #76]	; (4011d4 <ili9488_draw_filled_rectangle+0xb4>)
  401186:	4639      	mov	r1, r7
  401188:	4640      	mov	r0, r8
  40118a:	47b0      	blx	r6
	while (blocks--) {
  40118c:	3c01      	subs	r4, #1
  40118e:	f1b4 3fff 	cmp.w	r4, #4294967295
  401192:	d1f8      	bne.n	401186 <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401194:	490e      	ldr	r1, [pc, #56]	; (4011d0 <ili9488_draw_filled_rectangle+0xb0>)
  401196:	fba1 3105 	umull	r3, r1, r1, r5
  40119a:	0a09      	lsrs	r1, r1, #8
  40119c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4011a0:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  4011a4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4011a8:	480b      	ldr	r0, [pc, #44]	; (4011d8 <ili9488_draw_filled_rectangle+0xb8>)
  4011aa:	4b0a      	ldr	r3, [pc, #40]	; (4011d4 <ili9488_draw_filled_rectangle+0xb4>)
  4011ac:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  4011ae:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4011b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4011b6:	2100      	movs	r1, #0
  4011b8:	4608      	mov	r0, r1
  4011ba:	4c03      	ldr	r4, [pc, #12]	; (4011c8 <ili9488_draw_filled_rectangle+0xa8>)
  4011bc:	47a0      	blx	r4

}
  4011be:	b004      	add	sp, #16
  4011c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011c4:	00400c71 	.word	0x00400c71
  4011c8:	00400e01 	.word	0x00400e01
  4011cc:	00400cc9 	.word	0x00400cc9
  4011d0:	cccccccd 	.word	0xcccccccd
  4011d4:	00400d79 	.word	0x00400d79
  4011d8:	204009dc 	.word	0x204009dc

004011dc <ili9488_draw_filled_circle>:
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  4011dc:	2a00      	cmp	r2, #0
  4011de:	d04a      	beq.n	401276 <ili9488_draw_filled_circle+0x9a>
{
  4011e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011e4:	4607      	mov	r7, r0
  4011e6:	4688      	mov	r8, r1
  4011e8:	4615      	mov	r5, r2
		return 1;
	}

	d = 3 - (ul_r << 1);
  4011ea:	0056      	lsls	r6, r2, #1
  4011ec:	f1c6 0603 	rsb	r6, r6, #3
	dwCurX = 0;
  4011f0:	2400      	movs	r4, #0
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  4011f2:	f8df a088 	ldr.w	sl, [pc, #136]	; 40127c <ili9488_draw_filled_circle+0xa0>
  4011f6:	e005      	b.n	401204 <ili9488_draw_filled_circle+0x28>
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY, dwYmin);
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurX, ul_x + dwCurY, ul_y + dwCurX);

		if (d < 0) {
			d += (dwCurX << 2) + 6;
  4011f8:	3606      	adds	r6, #6
  4011fa:	eb06 0684 	add.w	r6, r6, r4, lsl #2
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
			dwCurY--;
		}

		dwCurX++;
  4011fe:	3401      	adds	r4, #1
	while (dwCurX <= dwCurY) {
  401200:	42a5      	cmp	r5, r4
  401202:	d335      	bcc.n	401270 <ili9488_draw_filled_circle+0x94>
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  401204:	42a7      	cmp	r7, r4
  401206:	bf2c      	ite	cs
  401208:	eba7 0b04 	subcs.w	fp, r7, r4
  40120c:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  401210:	45a8      	cmp	r8, r5
  401212:	bf2c      	ite	cs
  401214:	eba8 0105 	subcs.w	r1, r8, r5
  401218:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  40121a:	eb07 0904 	add.w	r9, r7, r4
  40121e:	460b      	mov	r3, r1
  401220:	464a      	mov	r2, r9
  401222:	4658      	mov	r0, fp
  401224:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurY, ul_x + dwCurX, ul_y + dwCurY);
  401226:	eb08 0105 	add.w	r1, r8, r5
  40122a:	460b      	mov	r3, r1
  40122c:	464a      	mov	r2, r9
  40122e:	4658      	mov	r0, fp
  401230:	47d0      	blx	sl
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  401232:	42af      	cmp	r7, r5
  401234:	bf2c      	ite	cs
  401236:	eba7 0b05 	subcs.w	fp, r7, r5
  40123a:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  40123e:	45a0      	cmp	r8, r4
  401240:	bf2c      	ite	cs
  401242:	eba8 0104 	subcs.w	r1, r8, r4
  401246:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY, dwYmin);
  401248:	eb07 0905 	add.w	r9, r7, r5
  40124c:	460b      	mov	r3, r1
  40124e:	464a      	mov	r2, r9
  401250:	4658      	mov	r0, fp
  401252:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurX, ul_x + dwCurY, ul_y + dwCurX);
  401254:	eb08 0104 	add.w	r1, r8, r4
  401258:	460b      	mov	r3, r1
  40125a:	464a      	mov	r2, r9
  40125c:	4658      	mov	r0, fp
  40125e:	47d0      	blx	sl
		if (d < 0) {
  401260:	2e00      	cmp	r6, #0
  401262:	dbc9      	blt.n	4011f8 <ili9488_draw_filled_circle+0x1c>
			d += ((dwCurX - dwCurY) << 2) + 10;
  401264:	1b63      	subs	r3, r4, r5
  401266:	360a      	adds	r6, #10
  401268:	eb06 0683 	add.w	r6, r6, r3, lsl #2
			dwCurY--;
  40126c:	3d01      	subs	r5, #1
  40126e:	e7c6      	b.n	4011fe <ili9488_draw_filled_circle+0x22>
	}

	return 0;
  401270:	2000      	movs	r0, #0
  401272:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return 1;
  401276:	2001      	movs	r0, #1
  401278:	4770      	bx	lr
  40127a:	bf00      	nop
  40127c:	00401121 	.word	0x00401121

00401280 <ili9488_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401284:	b085      	sub	sp, #20
  401286:	9003      	str	r0, [sp, #12]
  401288:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40128a:	7813      	ldrb	r3, [r2, #0]
  40128c:	2b00      	cmp	r3, #0
  40128e:	d048      	beq.n	401322 <ili9488_draw_string+0xa2>
  401290:	468b      	mov	fp, r1
  401292:	9001      	str	r0, [sp, #4]
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  401294:	f8df 8094 	ldr.w	r8, [pc, #148]	; 40132c <ili9488_draw_string+0xac>
  401298:	e033      	b.n	401302 <ili9488_draw_string+0x82>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40129a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  40129e:	9b03      	ldr	r3, [sp, #12]
  4012a0:	9301      	str	r3, [sp, #4]
  4012a2:	e029      	b.n	4012f8 <ili9488_draw_string+0x78>
  4012a4:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  4012a6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4012aa:	d009      	beq.n	4012c0 <ili9488_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4012ac:	782b      	ldrb	r3, [r5, #0]
  4012ae:	4123      	asrs	r3, r4
  4012b0:	f013 0f01 	tst.w	r3, #1
  4012b4:	d0f6      	beq.n	4012a4 <ili9488_draw_string+0x24>
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  4012b6:	ebaa 0104 	sub.w	r1, sl, r4
  4012ba:	4630      	mov	r0, r6
  4012bc:	47c0      	blx	r8
  4012be:	e7f1      	b.n	4012a4 <ili9488_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  4012c0:	2407      	movs	r4, #7
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  4012c2:	f10b 090f 	add.w	r9, fp, #15
  4012c6:	e002      	b.n	4012ce <ili9488_draw_string+0x4e>
  4012c8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  4012ca:	2c01      	cmp	r4, #1
  4012cc:	d009      	beq.n	4012e2 <ili9488_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4012ce:	787b      	ldrb	r3, [r7, #1]
  4012d0:	4123      	asrs	r3, r4
  4012d2:	f013 0f01 	tst.w	r3, #1
  4012d6:	d0f7      	beq.n	4012c8 <ili9488_draw_string+0x48>
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  4012d8:	eba9 0104 	sub.w	r1, r9, r4
  4012dc:	4630      	mov	r0, r6
  4012de:	47c0      	blx	r8
  4012e0:	e7f2      	b.n	4012c8 <ili9488_draw_string+0x48>
  4012e2:	3502      	adds	r5, #2
  4012e4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4012e6:	9b00      	ldr	r3, [sp, #0]
  4012e8:	42b3      	cmp	r3, r6
  4012ea:	d002      	beq.n	4012f2 <ili9488_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4012ec:	2407      	movs	r4, #7
  4012ee:	462f      	mov	r7, r5
  4012f0:	e7dc      	b.n	4012ac <ili9488_draw_string+0x2c>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4012f2:	9b01      	ldr	r3, [sp, #4]
  4012f4:	330c      	adds	r3, #12
  4012f6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  4012f8:	9a02      	ldr	r2, [sp, #8]
  4012fa:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4012fe:	9202      	str	r2, [sp, #8]
  401300:	b17b      	cbz	r3, 401322 <ili9488_draw_string+0xa2>
		if (*p_str == '\n') {
  401302:	2b0a      	cmp	r3, #10
  401304:	d0c9      	beq.n	40129a <ili9488_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  401306:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40130a:	4d07      	ldr	r5, [pc, #28]	; (401328 <ili9488_draw_string+0xa8>)
  40130c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  401310:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  401314:	9e01      	ldr	r6, [sp, #4]
  401316:	4633      	mov	r3, r6
  401318:	330a      	adds	r3, #10
  40131a:	9300      	str	r3, [sp, #0]
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  40131c:	f10b 0a07 	add.w	sl, fp, #7
  401320:	e7e4      	b.n	4012ec <ili9488_draw_string+0x6c>
		}
		p_str++;
	}
}
  401322:	b005      	add	sp, #20
  401324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401328:	00408ebc 	.word	0x00408ebc
  40132c:	004010e5 	.word	0x004010e5

00401330 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401330:	6301      	str	r1, [r0, #48]	; 0x30
  401332:	4770      	bx	lr

00401334 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401334:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401336:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40133a:	d03a      	beq.n	4013b2 <pio_set_peripheral+0x7e>
  40133c:	d813      	bhi.n	401366 <pio_set_peripheral+0x32>
  40133e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401342:	d025      	beq.n	401390 <pio_set_peripheral+0x5c>
  401344:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401348:	d10a      	bne.n	401360 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40134a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40134c:	4313      	orrs	r3, r2
  40134e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401350:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401352:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401354:	400b      	ands	r3, r1
  401356:	ea23 0302 	bic.w	r3, r3, r2
  40135a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40135c:	6042      	str	r2, [r0, #4]
  40135e:	4770      	bx	lr
	switch (ul_type) {
  401360:	2900      	cmp	r1, #0
  401362:	d1fb      	bne.n	40135c <pio_set_peripheral+0x28>
  401364:	4770      	bx	lr
  401366:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40136a:	d021      	beq.n	4013b0 <pio_set_peripheral+0x7c>
  40136c:	d809      	bhi.n	401382 <pio_set_peripheral+0x4e>
  40136e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401372:	d1f3      	bne.n	40135c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401374:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401376:	4313      	orrs	r3, r2
  401378:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40137a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40137c:	4313      	orrs	r3, r2
  40137e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401380:	e7ec      	b.n	40135c <pio_set_peripheral+0x28>
	switch (ul_type) {
  401382:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401386:	d013      	beq.n	4013b0 <pio_set_peripheral+0x7c>
  401388:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40138c:	d010      	beq.n	4013b0 <pio_set_peripheral+0x7c>
  40138e:	e7e5      	b.n	40135c <pio_set_peripheral+0x28>
{
  401390:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401392:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401394:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401396:	43d3      	mvns	r3, r2
  401398:	4021      	ands	r1, r4
  40139a:	461c      	mov	r4, r3
  40139c:	4019      	ands	r1, r3
  40139e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4013a0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4013a2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4013a4:	400b      	ands	r3, r1
  4013a6:	4023      	ands	r3, r4
  4013a8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4013aa:	6042      	str	r2, [r0, #4]
}
  4013ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013b0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4013b2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4013b4:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4013b6:	400b      	ands	r3, r1
  4013b8:	ea23 0302 	bic.w	r3, r3, r2
  4013bc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4013be:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4013c0:	4313      	orrs	r3, r2
  4013c2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4013c4:	e7ca      	b.n	40135c <pio_set_peripheral+0x28>

004013c6 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4013c6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4013c8:	f012 0f01 	tst.w	r2, #1
  4013cc:	d10d      	bne.n	4013ea <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4013ce:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4013d0:	f012 0f0a 	tst.w	r2, #10
  4013d4:	d00b      	beq.n	4013ee <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4013d6:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4013d8:	f012 0f02 	tst.w	r2, #2
  4013dc:	d109      	bne.n	4013f2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4013de:	f012 0f08 	tst.w	r2, #8
  4013e2:	d008      	beq.n	4013f6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4013e4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4013e8:	e005      	b.n	4013f6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4013ea:	6641      	str	r1, [r0, #100]	; 0x64
  4013ec:	e7f0      	b.n	4013d0 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4013ee:	6241      	str	r1, [r0, #36]	; 0x24
  4013f0:	e7f2      	b.n	4013d8 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4013f2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4013f6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4013f8:	6001      	str	r1, [r0, #0]
  4013fa:	4770      	bx	lr

004013fc <pio_set_output>:
{
  4013fc:	b410      	push	{r4}
  4013fe:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401400:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401402:	b94c      	cbnz	r4, 401418 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401404:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401406:	b14b      	cbz	r3, 40141c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401408:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40140a:	b94a      	cbnz	r2, 401420 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40140c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40140e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401410:	6001      	str	r1, [r0, #0]
}
  401412:	f85d 4b04 	ldr.w	r4, [sp], #4
  401416:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401418:	6641      	str	r1, [r0, #100]	; 0x64
  40141a:	e7f4      	b.n	401406 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40141c:	6541      	str	r1, [r0, #84]	; 0x54
  40141e:	e7f4      	b.n	40140a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401420:	6301      	str	r1, [r0, #48]	; 0x30
  401422:	e7f4      	b.n	40140e <pio_set_output+0x12>

00401424 <pio_configure>:
{
  401424:	b570      	push	{r4, r5, r6, lr}
  401426:	b082      	sub	sp, #8
  401428:	4605      	mov	r5, r0
  40142a:	4616      	mov	r6, r2
  40142c:	461c      	mov	r4, r3
	switch (ul_type) {
  40142e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401432:	d014      	beq.n	40145e <pio_configure+0x3a>
  401434:	d90a      	bls.n	40144c <pio_configure+0x28>
  401436:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40143a:	d024      	beq.n	401486 <pio_configure+0x62>
  40143c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401440:	d021      	beq.n	401486 <pio_configure+0x62>
  401442:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401446:	d017      	beq.n	401478 <pio_configure+0x54>
		return 0;
  401448:	2000      	movs	r0, #0
  40144a:	e01a      	b.n	401482 <pio_configure+0x5e>
	switch (ul_type) {
  40144c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401450:	d005      	beq.n	40145e <pio_configure+0x3a>
  401452:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401456:	d002      	beq.n	40145e <pio_configure+0x3a>
  401458:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40145c:	d1f4      	bne.n	401448 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40145e:	4632      	mov	r2, r6
  401460:	4628      	mov	r0, r5
  401462:	4b11      	ldr	r3, [pc, #68]	; (4014a8 <pio_configure+0x84>)
  401464:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401466:	f014 0f01 	tst.w	r4, #1
  40146a:	d102      	bne.n	401472 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40146c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40146e:	2001      	movs	r0, #1
  401470:	e007      	b.n	401482 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401472:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401474:	2001      	movs	r0, #1
  401476:	e004      	b.n	401482 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401478:	461a      	mov	r2, r3
  40147a:	4631      	mov	r1, r6
  40147c:	4b0b      	ldr	r3, [pc, #44]	; (4014ac <pio_configure+0x88>)
  40147e:	4798      	blx	r3
	return 1;
  401480:	2001      	movs	r0, #1
}
  401482:	b002      	add	sp, #8
  401484:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401486:	f004 0301 	and.w	r3, r4, #1
  40148a:	9300      	str	r3, [sp, #0]
  40148c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401490:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401494:	bf14      	ite	ne
  401496:	2200      	movne	r2, #0
  401498:	2201      	moveq	r2, #1
  40149a:	4631      	mov	r1, r6
  40149c:	4628      	mov	r0, r5
  40149e:	4c04      	ldr	r4, [pc, #16]	; (4014b0 <pio_configure+0x8c>)
  4014a0:	47a0      	blx	r4
	return 1;
  4014a2:	2001      	movs	r0, #1
		break;
  4014a4:	e7ed      	b.n	401482 <pio_configure+0x5e>
  4014a6:	bf00      	nop
  4014a8:	00401335 	.word	0x00401335
  4014ac:	004013c7 	.word	0x004013c7
  4014b0:	004013fd 	.word	0x004013fd

004014b4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4014b4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4014b6:	4770      	bx	lr

004014b8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4014b8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4014ba:	4770      	bx	lr

004014bc <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4014bc:	4b05      	ldr	r3, [pc, #20]	; (4014d4 <pio_set_pin_high+0x18>)
  4014be:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  4014c2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4014c4:	f000 001f 	and.w	r0, r0, #31
  4014c8:	2201      	movs	r2, #1
  4014ca:	fa02 f000 	lsl.w	r0, r2, r0
  4014ce:	6318      	str	r0, [r3, #48]	; 0x30
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	00200707 	.word	0x00200707

004014d8 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4014d8:	4b05      	ldr	r3, [pc, #20]	; (4014f0 <pio_set_pin_low+0x18>)
  4014da:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  4014de:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4014e0:	f000 001f 	and.w	r0, r0, #31
  4014e4:	2201      	movs	r2, #1
  4014e6:	fa02 f000 	lsl.w	r0, r2, r0
  4014ea:	6358      	str	r0, [r3, #52]	; 0x34
  4014ec:	4770      	bx	lr
  4014ee:	bf00      	nop
  4014f0:	00200707 	.word	0x00200707

004014f4 <pio_configure_pin>:
{
  4014f4:	b570      	push	{r4, r5, r6, lr}
  4014f6:	b082      	sub	sp, #8
  4014f8:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4014fa:	4c46      	ldr	r4, [pc, #280]	; (401614 <pio_configure_pin+0x120>)
  4014fc:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  401500:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401502:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401506:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40150a:	d059      	beq.n	4015c0 <pio_configure_pin+0xcc>
  40150c:	d80a      	bhi.n	401524 <pio_configure_pin+0x30>
  40150e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401512:	d02f      	beq.n	401574 <pio_configure_pin+0x80>
  401514:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401518:	d03f      	beq.n	40159a <pio_configure_pin+0xa6>
  40151a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40151e:	d016      	beq.n	40154e <pio_configure_pin+0x5a>
		return 0;
  401520:	2000      	movs	r0, #0
  401522:	e012      	b.n	40154a <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  401524:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401528:	d05d      	beq.n	4015e6 <pio_configure_pin+0xf2>
  40152a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40152e:	d05a      	beq.n	4015e6 <pio_configure_pin+0xf2>
  401530:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401534:	d1f4      	bne.n	401520 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401536:	f000 011f 	and.w	r1, r0, #31
  40153a:	2601      	movs	r6, #1
  40153c:	462a      	mov	r2, r5
  40153e:	fa06 f101 	lsl.w	r1, r6, r1
  401542:	4620      	mov	r0, r4
  401544:	4b34      	ldr	r3, [pc, #208]	; (401618 <pio_configure_pin+0x124>)
  401546:	4798      	blx	r3
	return 1;
  401548:	4630      	mov	r0, r6
}
  40154a:	b002      	add	sp, #8
  40154c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40154e:	f000 001f 	and.w	r0, r0, #31
  401552:	2601      	movs	r6, #1
  401554:	4086      	lsls	r6, r0
  401556:	4632      	mov	r2, r6
  401558:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40155c:	4620      	mov	r0, r4
  40155e:	4b2f      	ldr	r3, [pc, #188]	; (40161c <pio_configure_pin+0x128>)
  401560:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401562:	f015 0f01 	tst.w	r5, #1
  401566:	d102      	bne.n	40156e <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  401568:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40156a:	2001      	movs	r0, #1
  40156c:	e7ed      	b.n	40154a <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40156e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401570:	2001      	movs	r0, #1
  401572:	e7ea      	b.n	40154a <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401574:	f000 001f 	and.w	r0, r0, #31
  401578:	2601      	movs	r6, #1
  40157a:	4086      	lsls	r6, r0
  40157c:	4632      	mov	r2, r6
  40157e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401582:	4620      	mov	r0, r4
  401584:	4b25      	ldr	r3, [pc, #148]	; (40161c <pio_configure_pin+0x128>)
  401586:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401588:	f015 0f01 	tst.w	r5, #1
  40158c:	d102      	bne.n	401594 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  40158e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401590:	2001      	movs	r0, #1
  401592:	e7da      	b.n	40154a <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401594:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401596:	2001      	movs	r0, #1
  401598:	e7d7      	b.n	40154a <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40159a:	f000 001f 	and.w	r0, r0, #31
  40159e:	2601      	movs	r6, #1
  4015a0:	4086      	lsls	r6, r0
  4015a2:	4632      	mov	r2, r6
  4015a4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4015a8:	4620      	mov	r0, r4
  4015aa:	4b1c      	ldr	r3, [pc, #112]	; (40161c <pio_configure_pin+0x128>)
  4015ac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4015ae:	f015 0f01 	tst.w	r5, #1
  4015b2:	d102      	bne.n	4015ba <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  4015b4:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4015b6:	2001      	movs	r0, #1
  4015b8:	e7c7      	b.n	40154a <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4015ba:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4015bc:	2001      	movs	r0, #1
  4015be:	e7c4      	b.n	40154a <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4015c0:	f000 001f 	and.w	r0, r0, #31
  4015c4:	2601      	movs	r6, #1
  4015c6:	4086      	lsls	r6, r0
  4015c8:	4632      	mov	r2, r6
  4015ca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4015ce:	4620      	mov	r0, r4
  4015d0:	4b12      	ldr	r3, [pc, #72]	; (40161c <pio_configure_pin+0x128>)
  4015d2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4015d4:	f015 0f01 	tst.w	r5, #1
  4015d8:	d102      	bne.n	4015e0 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  4015da:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4015dc:	2001      	movs	r0, #1
  4015de:	e7b4      	b.n	40154a <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4015e0:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4015e2:	2001      	movs	r0, #1
  4015e4:	e7b1      	b.n	40154a <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4015e6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4015ea:	f000 011f 	and.w	r1, r0, #31
  4015ee:	2601      	movs	r6, #1
  4015f0:	ea05 0306 	and.w	r3, r5, r6
  4015f4:	9300      	str	r3, [sp, #0]
  4015f6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4015fa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4015fe:	bf14      	ite	ne
  401600:	2200      	movne	r2, #0
  401602:	2201      	moveq	r2, #1
  401604:	fa06 f101 	lsl.w	r1, r6, r1
  401608:	4620      	mov	r0, r4
  40160a:	4c05      	ldr	r4, [pc, #20]	; (401620 <pio_configure_pin+0x12c>)
  40160c:	47a0      	blx	r4
	return 1;
  40160e:	4630      	mov	r0, r6
		break;
  401610:	e79b      	b.n	40154a <pio_configure_pin+0x56>
  401612:	bf00      	nop
  401614:	00200707 	.word	0x00200707
  401618:	004013c7 	.word	0x004013c7
  40161c:	00401335 	.word	0x00401335
  401620:	004013fd 	.word	0x004013fd

00401624 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401628:	4604      	mov	r4, r0
  40162a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40162c:	4b0e      	ldr	r3, [pc, #56]	; (401668 <pio_handler_process+0x44>)
  40162e:	4798      	blx	r3
  401630:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401632:	4620      	mov	r0, r4
  401634:	4b0d      	ldr	r3, [pc, #52]	; (40166c <pio_handler_process+0x48>)
  401636:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401638:	4005      	ands	r5, r0
  40163a:	d013      	beq.n	401664 <pio_handler_process+0x40>
  40163c:	4c0c      	ldr	r4, [pc, #48]	; (401670 <pio_handler_process+0x4c>)
  40163e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401642:	e003      	b.n	40164c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401644:	42b4      	cmp	r4, r6
  401646:	d00d      	beq.n	401664 <pio_handler_process+0x40>
  401648:	3410      	adds	r4, #16
		while (status != 0) {
  40164a:	b15d      	cbz	r5, 401664 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40164c:	6820      	ldr	r0, [r4, #0]
  40164e:	4540      	cmp	r0, r8
  401650:	d1f8      	bne.n	401644 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401652:	6861      	ldr	r1, [r4, #4]
  401654:	4229      	tst	r1, r5
  401656:	d0f5      	beq.n	401644 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401658:	68e3      	ldr	r3, [r4, #12]
  40165a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40165c:	6863      	ldr	r3, [r4, #4]
  40165e:	ea25 0503 	bic.w	r5, r5, r3
  401662:	e7ef      	b.n	401644 <pio_handler_process+0x20>
  401664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401668:	004014b5 	.word	0x004014b5
  40166c:	004014b9 	.word	0x004014b9
  401670:	20400d9c 	.word	0x20400d9c

00401674 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401674:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401676:	210a      	movs	r1, #10
  401678:	4801      	ldr	r0, [pc, #4]	; (401680 <PIOA_Handler+0xc>)
  40167a:	4b02      	ldr	r3, [pc, #8]	; (401684 <PIOA_Handler+0x10>)
  40167c:	4798      	blx	r3
  40167e:	bd08      	pop	{r3, pc}
  401680:	400e0e00 	.word	0x400e0e00
  401684:	00401625 	.word	0x00401625

00401688 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401688:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40168a:	210b      	movs	r1, #11
  40168c:	4801      	ldr	r0, [pc, #4]	; (401694 <PIOB_Handler+0xc>)
  40168e:	4b02      	ldr	r3, [pc, #8]	; (401698 <PIOB_Handler+0x10>)
  401690:	4798      	blx	r3
  401692:	bd08      	pop	{r3, pc}
  401694:	400e1000 	.word	0x400e1000
  401698:	00401625 	.word	0x00401625

0040169c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40169c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40169e:	210c      	movs	r1, #12
  4016a0:	4801      	ldr	r0, [pc, #4]	; (4016a8 <PIOC_Handler+0xc>)
  4016a2:	4b02      	ldr	r3, [pc, #8]	; (4016ac <PIOC_Handler+0x10>)
  4016a4:	4798      	blx	r3
  4016a6:	bd08      	pop	{r3, pc}
  4016a8:	400e1200 	.word	0x400e1200
  4016ac:	00401625 	.word	0x00401625

004016b0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4016b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4016b2:	2110      	movs	r1, #16
  4016b4:	4801      	ldr	r0, [pc, #4]	; (4016bc <PIOD_Handler+0xc>)
  4016b6:	4b02      	ldr	r3, [pc, #8]	; (4016c0 <PIOD_Handler+0x10>)
  4016b8:	4798      	blx	r3
  4016ba:	bd08      	pop	{r3, pc}
  4016bc:	400e1400 	.word	0x400e1400
  4016c0:	00401625 	.word	0x00401625

004016c4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4016c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4016c6:	2111      	movs	r1, #17
  4016c8:	4801      	ldr	r0, [pc, #4]	; (4016d0 <PIOE_Handler+0xc>)
  4016ca:	4b02      	ldr	r3, [pc, #8]	; (4016d4 <PIOE_Handler+0x10>)
  4016cc:	4798      	blx	r3
  4016ce:	bd08      	pop	{r3, pc}
  4016d0:	400e1600 	.word	0x400e1600
  4016d4:	00401625 	.word	0x00401625

004016d8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4016d8:	2803      	cmp	r0, #3
  4016da:	d011      	beq.n	401700 <pmc_mck_set_division+0x28>
  4016dc:	2804      	cmp	r0, #4
  4016de:	d012      	beq.n	401706 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4016e0:	2802      	cmp	r0, #2
  4016e2:	bf0c      	ite	eq
  4016e4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4016e8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4016ea:	4a08      	ldr	r2, [pc, #32]	; (40170c <pmc_mck_set_division+0x34>)
  4016ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4016ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4016f2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4016f4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4016f6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4016f8:	f013 0f08 	tst.w	r3, #8
  4016fc:	d0fb      	beq.n	4016f6 <pmc_mck_set_division+0x1e>
}
  4016fe:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401700:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401704:	e7f1      	b.n	4016ea <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401706:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40170a:	e7ee      	b.n	4016ea <pmc_mck_set_division+0x12>
  40170c:	400e0600 	.word	0x400e0600

00401710 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401710:	4a17      	ldr	r2, [pc, #92]	; (401770 <pmc_switch_mck_to_pllack+0x60>)
  401712:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401714:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401718:	4318      	orrs	r0, r3
  40171a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40171c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40171e:	f013 0f08 	tst.w	r3, #8
  401722:	d10a      	bne.n	40173a <pmc_switch_mck_to_pllack+0x2a>
  401724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401728:	4911      	ldr	r1, [pc, #68]	; (401770 <pmc_switch_mck_to_pllack+0x60>)
  40172a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40172c:	f012 0f08 	tst.w	r2, #8
  401730:	d103      	bne.n	40173a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401732:	3b01      	subs	r3, #1
  401734:	d1f9      	bne.n	40172a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401736:	2001      	movs	r0, #1
  401738:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40173a:	4a0d      	ldr	r2, [pc, #52]	; (401770 <pmc_switch_mck_to_pllack+0x60>)
  40173c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40173e:	f023 0303 	bic.w	r3, r3, #3
  401742:	f043 0302 	orr.w	r3, r3, #2
  401746:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401748:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40174a:	f013 0f08 	tst.w	r3, #8
  40174e:	d10a      	bne.n	401766 <pmc_switch_mck_to_pllack+0x56>
  401750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401754:	4906      	ldr	r1, [pc, #24]	; (401770 <pmc_switch_mck_to_pllack+0x60>)
  401756:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401758:	f012 0f08 	tst.w	r2, #8
  40175c:	d105      	bne.n	40176a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40175e:	3b01      	subs	r3, #1
  401760:	d1f9      	bne.n	401756 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401762:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401764:	4770      	bx	lr
	return 0;
  401766:	2000      	movs	r0, #0
  401768:	4770      	bx	lr
  40176a:	2000      	movs	r0, #0
  40176c:	4770      	bx	lr
  40176e:	bf00      	nop
  401770:	400e0600 	.word	0x400e0600

00401774 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401774:	b9a0      	cbnz	r0, 4017a0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401776:	480e      	ldr	r0, [pc, #56]	; (4017b0 <pmc_switch_mainck_to_xtal+0x3c>)
  401778:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40177a:	0209      	lsls	r1, r1, #8
  40177c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40177e:	4a0d      	ldr	r2, [pc, #52]	; (4017b4 <pmc_switch_mainck_to_xtal+0x40>)
  401780:	401a      	ands	r2, r3
  401782:	4b0d      	ldr	r3, [pc, #52]	; (4017b8 <pmc_switch_mainck_to_xtal+0x44>)
  401784:	4313      	orrs	r3, r2
  401786:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401788:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40178a:	4602      	mov	r2, r0
  40178c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40178e:	f013 0f01 	tst.w	r3, #1
  401792:	d0fb      	beq.n	40178c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401794:	4a06      	ldr	r2, [pc, #24]	; (4017b0 <pmc_switch_mainck_to_xtal+0x3c>)
  401796:	6a11      	ldr	r1, [r2, #32]
  401798:	4b08      	ldr	r3, [pc, #32]	; (4017bc <pmc_switch_mainck_to_xtal+0x48>)
  40179a:	430b      	orrs	r3, r1
  40179c:	6213      	str	r3, [r2, #32]
  40179e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4017a0:	4903      	ldr	r1, [pc, #12]	; (4017b0 <pmc_switch_mainck_to_xtal+0x3c>)
  4017a2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4017a4:	4a06      	ldr	r2, [pc, #24]	; (4017c0 <pmc_switch_mainck_to_xtal+0x4c>)
  4017a6:	401a      	ands	r2, r3
  4017a8:	4b06      	ldr	r3, [pc, #24]	; (4017c4 <pmc_switch_mainck_to_xtal+0x50>)
  4017aa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4017ac:	620b      	str	r3, [r1, #32]
  4017ae:	4770      	bx	lr
  4017b0:	400e0600 	.word	0x400e0600
  4017b4:	ffc8fffc 	.word	0xffc8fffc
  4017b8:	00370001 	.word	0x00370001
  4017bc:	01370000 	.word	0x01370000
  4017c0:	fec8fffc 	.word	0xfec8fffc
  4017c4:	01370002 	.word	0x01370002

004017c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4017c8:	4b02      	ldr	r3, [pc, #8]	; (4017d4 <pmc_osc_is_ready_mainck+0xc>)
  4017ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4017cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop
  4017d4:	400e0600 	.word	0x400e0600

004017d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4017d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4017dc:	4b01      	ldr	r3, [pc, #4]	; (4017e4 <pmc_disable_pllack+0xc>)
  4017de:	629a      	str	r2, [r3, #40]	; 0x28
  4017e0:	4770      	bx	lr
  4017e2:	bf00      	nop
  4017e4:	400e0600 	.word	0x400e0600

004017e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4017e8:	4b02      	ldr	r3, [pc, #8]	; (4017f4 <pmc_is_locked_pllack+0xc>)
  4017ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4017ec:	f000 0002 	and.w	r0, r0, #2
  4017f0:	4770      	bx	lr
  4017f2:	bf00      	nop
  4017f4:	400e0600 	.word	0x400e0600

004017f8 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4017f8:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4017fc:	4b05      	ldr	r3, [pc, #20]	; (401814 <pmc_enable_periph_clk+0x1c>)
  4017fe:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401802:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  401806:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40180a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40180e:	2000      	movs	r0, #0
  401810:	4770      	bx	lr
  401812:	bf00      	nop
  401814:	400e0600 	.word	0x400e0600

00401818 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  401818:	b921      	cbnz	r1, 401824 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40181a:	6843      	ldr	r3, [r0, #4]
  40181c:	f023 0301 	bic.w	r3, r3, #1
  401820:	6043      	str	r3, [r0, #4]
  401822:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  401824:	6843      	ldr	r3, [r0, #4]
  401826:	f043 0301 	orr.w	r3, r3, #1
  40182a:	6043      	str	r3, [r0, #4]
  40182c:	4770      	bx	lr

0040182e <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  40182e:	6201      	str	r1, [r0, #32]
  401830:	4770      	bx	lr

00401832 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  401832:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  401834:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  401836:	6884      	ldr	r4, [r0, #8]
  401838:	42a5      	cmp	r5, r4
  40183a:	d003      	beq.n	401844 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  40183c:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40183e:	6884      	ldr	r4, [r0, #8]
  401840:	42ac      	cmp	r4, r5
  401842:	d1fb      	bne.n	40183c <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  401844:	b161      	cbz	r1, 401860 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401846:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40184a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40184e:	f3c4 4003 	ubfx	r0, r4, #16, #4
  401852:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401856:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40185a:	bf18      	it	ne
  40185c:	300c      	addne	r0, #12
  40185e:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  401860:	b142      	cbz	r2, 401874 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  401862:	f3c4 3102 	ubfx	r1, r4, #12, #3
  401866:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40186a:	f3c4 2003 	ubfx	r0, r4, #8, #4
  40186e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401872:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  401874:	b143      	cbz	r3, 401888 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401876:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40187a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40187e:	f004 040f 	and.w	r4, r4, #15
  401882:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401886:	601c      	str	r4, [r3, #0]
	}
}
  401888:	bc30      	pop	{r4, r5}
  40188a:	4770      	bx	lr

0040188c <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  40188c:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  40188e:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  401890:	f014 0f01 	tst.w	r4, #1
  401894:	d005      	beq.n	4018a2 <rtc_set_time+0x16>
  401896:	290c      	cmp	r1, #12
  401898:	d903      	bls.n	4018a2 <rtc_set_time+0x16>
			ul_hour -= 12;
  40189a:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  40189c:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4018a0:	e000      	b.n	4018a4 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4018a2:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4018a4:	4c1c      	ldr	r4, [pc, #112]	; (401918 <rtc_set_time+0x8c>)
  4018a6:	fba4 5603 	umull	r5, r6, r4, r3
  4018aa:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4018ac:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4018b0:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4018b4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4018b8:	fba4 6502 	umull	r6, r5, r4, r2
  4018bc:	08ed      	lsrs	r5, r5, #3
  4018be:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4018c2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4018c6:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  4018ca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  4018ce:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4018d0:	fba4 4201 	umull	r4, r2, r4, r1
  4018d4:	08d2      	lsrs	r2, r2, #3
  4018d6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4018da:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4018de:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4018e2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4018e6:	6983      	ldr	r3, [r0, #24]
  4018e8:	f013 0f04 	tst.w	r3, #4
  4018ec:	d0fb      	beq.n	4018e6 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4018ee:	6803      	ldr	r3, [r0, #0]
  4018f0:	f043 0301 	orr.w	r3, r3, #1
  4018f4:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4018f6:	6983      	ldr	r3, [r0, #24]
  4018f8:	f013 0f01 	tst.w	r3, #1
  4018fc:	d0fb      	beq.n	4018f6 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4018fe:	2301      	movs	r3, #1
  401900:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  401902:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  401904:	6803      	ldr	r3, [r0, #0]
  401906:	f023 0301 	bic.w	r3, r3, #1
  40190a:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  40190c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40190e:	f000 0001 	and.w	r0, r0, #1
  401912:	bcf0      	pop	{r4, r5, r6, r7}
  401914:	4770      	bx	lr
  401916:	bf00      	nop
  401918:	cccccccd 	.word	0xcccccccd

0040191c <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  40191c:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40191e:	4d2a      	ldr	r5, [pc, #168]	; (4019c8 <rtc_set_date+0xac>)
  401920:	fba5 4603 	umull	r4, r6, r5, r3
  401924:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  401926:	9c03      	ldr	r4, [sp, #12]
  401928:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40192a:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40192e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401932:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401936:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40193a:	fba5 6402 	umull	r6, r4, r5, r2
  40193e:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401940:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401944:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401948:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40194c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  401950:	4b1e      	ldr	r3, [pc, #120]	; (4019cc <rtc_set_date+0xb0>)
  401952:	fba3 4301 	umull	r4, r3, r3, r1
  401956:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401958:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40195c:	4b1c      	ldr	r3, [pc, #112]	; (4019d0 <rtc_set_date+0xb4>)
  40195e:	fba3 4301 	umull	r4, r3, r3, r1
  401962:	095b      	lsrs	r3, r3, #5
  401964:	fba5 6403 	umull	r6, r4, r5, r3
  401968:	08e4      	lsrs	r4, r4, #3
  40196a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40196e:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401972:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  401974:	fba5 4301 	umull	r4, r3, r5, r1
  401978:	08db      	lsrs	r3, r3, #3
  40197a:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40197e:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401982:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401986:	fba5 1503 	umull	r1, r5, r5, r3
  40198a:	08ed      	lsrs	r5, r5, #3
  40198c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401990:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401994:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  401998:	6983      	ldr	r3, [r0, #24]
  40199a:	f013 0f04 	tst.w	r3, #4
  40199e:	d0fb      	beq.n	401998 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4019a0:	6803      	ldr	r3, [r0, #0]
  4019a2:	f043 0302 	orr.w	r3, r3, #2
  4019a6:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4019a8:	6983      	ldr	r3, [r0, #24]
  4019aa:	f013 0f01 	tst.w	r3, #1
  4019ae:	d0fb      	beq.n	4019a8 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4019b0:	2301      	movs	r3, #1
  4019b2:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4019b4:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4019b6:	6803      	ldr	r3, [r0, #0]
  4019b8:	f023 0302 	bic.w	r3, r3, #2
  4019bc:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4019be:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4019c0:	f000 0002 	and.w	r0, r0, #2
  4019c4:	bc70      	pop	{r4, r5, r6}
  4019c6:	4770      	bx	lr
  4019c8:	cccccccd 	.word	0xcccccccd
  4019cc:	10624dd3 	.word	0x10624dd3
  4019d0:	51eb851f 	.word	0x51eb851f

004019d4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4019d4:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4019d6:	4b07      	ldr	r3, [pc, #28]	; (4019f4 <spi_enable_clock+0x20>)
  4019d8:	4298      	cmp	r0, r3
  4019da:	d003      	beq.n	4019e4 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4019dc:	4b06      	ldr	r3, [pc, #24]	; (4019f8 <spi_enable_clock+0x24>)
  4019de:	4298      	cmp	r0, r3
  4019e0:	d004      	beq.n	4019ec <spi_enable_clock+0x18>
  4019e2:	bd08      	pop	{r3, pc}
  4019e4:	2015      	movs	r0, #21
  4019e6:	4b05      	ldr	r3, [pc, #20]	; (4019fc <spi_enable_clock+0x28>)
  4019e8:	4798      	blx	r3
  4019ea:	bd08      	pop	{r3, pc}
  4019ec:	202a      	movs	r0, #42	; 0x2a
  4019ee:	4b03      	ldr	r3, [pc, #12]	; (4019fc <spi_enable_clock+0x28>)
  4019f0:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4019f2:	e7f6      	b.n	4019e2 <spi_enable_clock+0xe>
  4019f4:	40008000 	.word	0x40008000
  4019f8:	40058000 	.word	0x40058000
  4019fc:	004017f9 	.word	0x004017f9

00401a00 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401a00:	6843      	ldr	r3, [r0, #4]
  401a02:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401a06:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401a08:	6843      	ldr	r3, [r0, #4]
  401a0a:	0409      	lsls	r1, r1, #16
  401a0c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401a10:	4319      	orrs	r1, r3
  401a12:	6041      	str	r1, [r0, #4]
  401a14:	4770      	bx	lr

00401a16 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401a16:	6843      	ldr	r3, [r0, #4]
  401a18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401a1c:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401a1e:	6843      	ldr	r3, [r0, #4]
  401a20:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401a24:	6041      	str	r1, [r0, #4]
  401a26:	4770      	bx	lr

00401a28 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401a28:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401a2a:	f643 2499 	movw	r4, #15001	; 0x3a99
  401a2e:	6905      	ldr	r5, [r0, #16]
  401a30:	f015 0f02 	tst.w	r5, #2
  401a34:	d103      	bne.n	401a3e <spi_write+0x16>
		if (!timeout--) {
  401a36:	3c01      	subs	r4, #1
  401a38:	d1f9      	bne.n	401a2e <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  401a3a:	2001      	movs	r0, #1
  401a3c:	e00c      	b.n	401a58 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401a3e:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401a40:	f014 0f02 	tst.w	r4, #2
  401a44:	d006      	beq.n	401a54 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401a46:	0412      	lsls	r2, r2, #16
  401a48:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401a4c:	4311      	orrs	r1, r2
		if (uc_last) {
  401a4e:	b10b      	cbz	r3, 401a54 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401a50:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401a54:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401a56:	2000      	movs	r0, #0
}
  401a58:	bc30      	pop	{r4, r5}
  401a5a:	4770      	bx	lr

00401a5c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401a5c:	b932      	cbnz	r2, 401a6c <spi_set_clock_polarity+0x10>
  401a5e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401a62:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a64:	f023 0301 	bic.w	r3, r3, #1
  401a68:	6303      	str	r3, [r0, #48]	; 0x30
  401a6a:	4770      	bx	lr
  401a6c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401a70:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a72:	f043 0301 	orr.w	r3, r3, #1
  401a76:	6303      	str	r3, [r0, #48]	; 0x30
  401a78:	4770      	bx	lr

00401a7a <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401a7a:	b932      	cbnz	r2, 401a8a <spi_set_clock_phase+0x10>
  401a7c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401a80:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a82:	f023 0302 	bic.w	r3, r3, #2
  401a86:	6303      	str	r3, [r0, #48]	; 0x30
  401a88:	4770      	bx	lr
  401a8a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401a8e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401a90:	f043 0302 	orr.w	r3, r3, #2
  401a94:	6303      	str	r3, [r0, #48]	; 0x30
  401a96:	4770      	bx	lr

00401a98 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401a98:	2a04      	cmp	r2, #4
  401a9a:	d003      	beq.n	401aa4 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401a9c:	b16a      	cbz	r2, 401aba <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401a9e:	2a08      	cmp	r2, #8
  401aa0:	d016      	beq.n	401ad0 <spi_configure_cs_behavior+0x38>
  401aa2:	4770      	bx	lr
  401aa4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401aa8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401aaa:	f023 0308 	bic.w	r3, r3, #8
  401aae:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401ab0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ab2:	f043 0304 	orr.w	r3, r3, #4
  401ab6:	6303      	str	r3, [r0, #48]	; 0x30
  401ab8:	4770      	bx	lr
  401aba:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401abe:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ac0:	f023 0308 	bic.w	r3, r3, #8
  401ac4:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401ac6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ac8:	f023 0304 	bic.w	r3, r3, #4
  401acc:	6303      	str	r3, [r0, #48]	; 0x30
  401ace:	4770      	bx	lr
  401ad0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401ad4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ad6:	f043 0308 	orr.w	r3, r3, #8
  401ada:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401adc:	e7e1      	b.n	401aa2 <spi_configure_cs_behavior+0xa>

00401ade <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401ade:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401ae2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401ae4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401ae8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401aea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401aec:	431a      	orrs	r2, r3
  401aee:	630a      	str	r2, [r1, #48]	; 0x30
  401af0:	4770      	bx	lr

00401af2 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401af2:	1e43      	subs	r3, r0, #1
  401af4:	4419      	add	r1, r3
  401af6:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401afa:	1e43      	subs	r3, r0, #1
  401afc:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401afe:	bf94      	ite	ls
  401b00:	b200      	sxthls	r0, r0
		return -1;
  401b02:	f04f 30ff 	movhi.w	r0, #4294967295
}
  401b06:	4770      	bx	lr

00401b08 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  401b08:	b17a      	cbz	r2, 401b2a <spi_set_baudrate_div+0x22>
{
  401b0a:	b410      	push	{r4}
  401b0c:	4614      	mov	r4, r2
  401b0e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401b12:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401b14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401b18:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401b1a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401b1c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401b20:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401b22:	2000      	movs	r0, #0
}
  401b24:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b28:	4770      	bx	lr
        return -1;
  401b2a:	f04f 30ff 	mov.w	r0, #4294967295
  401b2e:	4770      	bx	lr

00401b30 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401b30:	b410      	push	{r4}
  401b32:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401b36:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401b38:	b280      	uxth	r0, r0
  401b3a:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401b3c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401b3e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401b46:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401b48:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b4c:	4770      	bx	lr
	...

00401b50 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401b50:	4b28      	ldr	r3, [pc, #160]	; (401bf4 <twihs_set_speed+0xa4>)
  401b52:	4299      	cmp	r1, r3
  401b54:	d84b      	bhi.n	401bee <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401b56:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401b5a:	4299      	cmp	r1, r3
  401b5c:	d92d      	bls.n	401bba <twihs_set_speed+0x6a>
{
  401b5e:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b60:	4c25      	ldr	r4, [pc, #148]	; (401bf8 <twihs_set_speed+0xa8>)
  401b62:	fba4 3402 	umull	r3, r4, r4, r2
  401b66:	0ba4      	lsrs	r4, r4, #14
  401b68:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b6a:	4b24      	ldr	r3, [pc, #144]	; (401bfc <twihs_set_speed+0xac>)
  401b6c:	440b      	add	r3, r1
  401b6e:	009b      	lsls	r3, r3, #2
  401b70:	fbb2 f2f3 	udiv	r2, r2, r3
  401b74:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b76:	2cff      	cmp	r4, #255	; 0xff
  401b78:	d91d      	bls.n	401bb6 <twihs_set_speed+0x66>
  401b7a:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401b7c:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401b7e:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b80:	2cff      	cmp	r4, #255	; 0xff
  401b82:	d901      	bls.n	401b88 <twihs_set_speed+0x38>
  401b84:	2906      	cmp	r1, #6
  401b86:	d9f9      	bls.n	401b7c <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b88:	2aff      	cmp	r2, #255	; 0xff
  401b8a:	d907      	bls.n	401b9c <twihs_set_speed+0x4c>
  401b8c:	2906      	cmp	r1, #6
  401b8e:	d805      	bhi.n	401b9c <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401b90:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401b92:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b94:	2aff      	cmp	r2, #255	; 0xff
  401b96:	d901      	bls.n	401b9c <twihs_set_speed+0x4c>
  401b98:	2906      	cmp	r1, #6
  401b9a:	d9f9      	bls.n	401b90 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401b9c:	0213      	lsls	r3, r2, #8
  401b9e:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401ba0:	0409      	lsls	r1, r1, #16
  401ba2:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401ba6:	430b      	orrs	r3, r1
  401ba8:	b2e4      	uxtb	r4, r4
  401baa:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401bac:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401bae:	2000      	movs	r0, #0
}
  401bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401bb4:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401bb6:	2100      	movs	r1, #0
  401bb8:	e7e6      	b.n	401b88 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401bba:	0049      	lsls	r1, r1, #1
  401bbc:	fbb2 f2f1 	udiv	r2, r2, r1
  401bc0:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bc2:	2aff      	cmp	r2, #255	; 0xff
  401bc4:	d911      	bls.n	401bea <twihs_set_speed+0x9a>
  401bc6:	2300      	movs	r3, #0
			ckdiv++;
  401bc8:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401bca:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bcc:	2aff      	cmp	r2, #255	; 0xff
  401bce:	d901      	bls.n	401bd4 <twihs_set_speed+0x84>
  401bd0:	2b06      	cmp	r3, #6
  401bd2:	d9f9      	bls.n	401bc8 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401bd4:	0211      	lsls	r1, r2, #8
  401bd6:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401bd8:	041b      	lsls	r3, r3, #16
  401bda:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401bde:	430b      	orrs	r3, r1
  401be0:	b2d2      	uxtb	r2, r2
  401be2:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401be4:	6102      	str	r2, [r0, #16]
	return PASS;
  401be6:	2000      	movs	r0, #0
  401be8:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401bea:	2300      	movs	r3, #0
  401bec:	e7f2      	b.n	401bd4 <twihs_set_speed+0x84>
		return FAIL;
  401bee:	2001      	movs	r0, #1
  401bf0:	4770      	bx	lr
  401bf2:	bf00      	nop
  401bf4:	00061a80 	.word	0x00061a80
  401bf8:	057619f1 	.word	0x057619f1
  401bfc:	3ffd1200 	.word	0x3ffd1200

00401c00 <twihs_master_init>:
{
  401c00:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  401c02:	f04f 32ff 	mov.w	r2, #4294967295
  401c06:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  401c08:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401c0a:	2280      	movs	r2, #128	; 0x80
  401c0c:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  401c0e:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401c10:	2208      	movs	r2, #8
  401c12:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401c14:	2220      	movs	r2, #32
  401c16:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401c18:	2204      	movs	r2, #4
  401c1a:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401c1c:	680a      	ldr	r2, [r1, #0]
  401c1e:	6849      	ldr	r1, [r1, #4]
  401c20:	4b03      	ldr	r3, [pc, #12]	; (401c30 <twihs_master_init+0x30>)
  401c22:	4798      	blx	r3
}
  401c24:	2801      	cmp	r0, #1
  401c26:	bf14      	ite	ne
  401c28:	2000      	movne	r0, #0
  401c2a:	2001      	moveq	r0, #1
  401c2c:	bd08      	pop	{r3, pc}
  401c2e:	bf00      	nop
  401c30:	00401b51 	.word	0x00401b51

00401c34 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401c34:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  401c36:	2a00      	cmp	r2, #0
  401c38:	d04c      	beq.n	401cd4 <twihs_master_read+0xa0>
{
  401c3a:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401c3c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401c3e:	2600      	movs	r6, #0
  401c40:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401c42:	684b      	ldr	r3, [r1, #4]
  401c44:	021b      	lsls	r3, r3, #8
  401c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401c4a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401c4e:	7c0d      	ldrb	r5, [r1, #16]
  401c50:	042d      	lsls	r5, r5, #16
  401c52:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401c56:	432b      	orrs	r3, r5
  401c58:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401c5a:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c5c:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401c5e:	b15d      	cbz	r5, 401c78 <twihs_master_read+0x44>
	val = addr[0];
  401c60:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401c62:	2d01      	cmp	r5, #1
  401c64:	dd02      	ble.n	401c6c <twihs_master_read+0x38>
		val |= addr[1];
  401c66:	784e      	ldrb	r6, [r1, #1]
  401c68:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401c6c:	2d02      	cmp	r5, #2
  401c6e:	dd04      	ble.n	401c7a <twihs_master_read+0x46>
		val |= addr[2];
  401c70:	7889      	ldrb	r1, [r1, #2]
  401c72:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  401c76:	e000      	b.n	401c7a <twihs_master_read+0x46>
		return 0;
  401c78:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c7a:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401c7c:	2301      	movs	r3, #1
  401c7e:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401c80:	2502      	movs	r5, #2
  401c82:	e012      	b.n	401caa <twihs_master_read+0x76>
  401c84:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401c86:	f013 0f02 	tst.w	r3, #2
  401c8a:	d01b      	beq.n	401cc4 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401c8c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c8e:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401c90:	6a03      	ldr	r3, [r0, #32]
  401c92:	f013 0f01 	tst.w	r3, #1
  401c96:	d0fb      	beq.n	401c90 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401c98:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401c9a:	2000      	movs	r0, #0
}
  401c9c:	bc70      	pop	{r4, r5, r6}
  401c9e:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401ca0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401ca2:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401ca6:	3a01      	subs	r2, #1
  401ca8:	d0f2      	beq.n	401c90 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401caa:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401cac:	f413 7f80 	tst.w	r3, #256	; 0x100
  401cb0:	d114      	bne.n	401cdc <twihs_master_read+0xa8>
  401cb2:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401cb6:	2a01      	cmp	r2, #1
  401cb8:	d0e4      	beq.n	401c84 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401cba:	f013 0f02 	tst.w	r3, #2
  401cbe:	d1ef      	bne.n	401ca0 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401cc0:	2a00      	cmp	r2, #0
  401cc2:	d0e5      	beq.n	401c90 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401cc4:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401cc6:	f413 7f80 	tst.w	r3, #256	; 0x100
  401cca:	d105      	bne.n	401cd8 <twihs_master_read+0xa4>
		if (!timeout--) {
  401ccc:	3901      	subs	r1, #1
  401cce:	d1f2      	bne.n	401cb6 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401cd0:	2009      	movs	r0, #9
  401cd2:	e7e3      	b.n	401c9c <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401cd4:	2001      	movs	r0, #1
  401cd6:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401cd8:	2005      	movs	r0, #5
  401cda:	e7df      	b.n	401c9c <twihs_master_read+0x68>
  401cdc:	2005      	movs	r0, #5
  401cde:	e7dd      	b.n	401c9c <twihs_master_read+0x68>

00401ce0 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401ce0:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401ce2:	2b00      	cmp	r3, #0
  401ce4:	d043      	beq.n	401d6e <twihs_master_write+0x8e>
{
  401ce6:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401ce8:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401cea:	2600      	movs	r6, #0
  401cec:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401cee:	7c0a      	ldrb	r2, [r1, #16]
  401cf0:	0412      	lsls	r2, r2, #16
  401cf2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401cf6:	684d      	ldr	r5, [r1, #4]
  401cf8:	022d      	lsls	r5, r5, #8
  401cfa:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401cfe:	432a      	orrs	r2, r5
  401d00:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401d02:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401d04:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401d06:	b15d      	cbz	r5, 401d20 <twihs_master_write+0x40>
	val = addr[0];
  401d08:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401d0a:	2d01      	cmp	r5, #1
  401d0c:	dd02      	ble.n	401d14 <twihs_master_write+0x34>
		val |= addr[1];
  401d0e:	784e      	ldrb	r6, [r1, #1]
  401d10:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401d14:	2d02      	cmp	r5, #2
  401d16:	dd04      	ble.n	401d22 <twihs_master_write+0x42>
		val |= addr[2];
  401d18:	7889      	ldrb	r1, [r1, #2]
  401d1a:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401d1e:	e000      	b.n	401d22 <twihs_master_write+0x42>
		return 0;
  401d20:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401d22:	60c2      	str	r2, [r0, #12]
  401d24:	e004      	b.n	401d30 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401d26:	f814 2b01 	ldrb.w	r2, [r4], #1
  401d2a:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401d2c:	3b01      	subs	r3, #1
  401d2e:	d00f      	beq.n	401d50 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401d30:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401d32:	f412 7f80 	tst.w	r2, #256	; 0x100
  401d36:	d11e      	bne.n	401d76 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401d38:	f012 0f04 	tst.w	r2, #4
  401d3c:	d1f3      	bne.n	401d26 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401d3e:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401d40:	f412 7f80 	tst.w	r2, #256	; 0x100
  401d44:	d115      	bne.n	401d72 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401d46:	f012 0f04 	tst.w	r2, #4
  401d4a:	d1ec      	bne.n	401d26 <twihs_master_write+0x46>
	while (cnt > 0) {
  401d4c:	2b00      	cmp	r3, #0
  401d4e:	d1f6      	bne.n	401d3e <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401d50:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401d52:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d56:	d111      	bne.n	401d7c <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401d58:	f013 0f04 	tst.w	r3, #4
  401d5c:	d0f8      	beq.n	401d50 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401d5e:	2302      	movs	r3, #2
  401d60:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401d62:	6a03      	ldr	r3, [r0, #32]
  401d64:	f013 0f01 	tst.w	r3, #1
  401d68:	d0fb      	beq.n	401d62 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401d6a:	2000      	movs	r0, #0
  401d6c:	e004      	b.n	401d78 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401d6e:	2001      	movs	r0, #1
  401d70:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401d72:	2005      	movs	r0, #5
  401d74:	e000      	b.n	401d78 <twihs_master_write+0x98>
  401d76:	2005      	movs	r0, #5
}
  401d78:	bc70      	pop	{r4, r5, r6}
  401d7a:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401d7c:	2005      	movs	r0, #5
  401d7e:	e7fb      	b.n	401d78 <twihs_master_write+0x98>

00401d80 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401d80:	6943      	ldr	r3, [r0, #20]
  401d82:	f013 0f02 	tst.w	r3, #2
  401d86:	d002      	beq.n	401d8e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401d88:	61c1      	str	r1, [r0, #28]
	return 0;
  401d8a:	2000      	movs	r0, #0
  401d8c:	4770      	bx	lr
		return 1;
  401d8e:	2001      	movs	r0, #1
}
  401d90:	4770      	bx	lr

00401d92 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401d92:	6943      	ldr	r3, [r0, #20]
  401d94:	f013 0f01 	tst.w	r3, #1
  401d98:	d003      	beq.n	401da2 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401d9a:	6983      	ldr	r3, [r0, #24]
  401d9c:	700b      	strb	r3, [r1, #0]
	return 0;
  401d9e:	2000      	movs	r0, #0
  401da0:	4770      	bx	lr
		return 1;
  401da2:	2001      	movs	r0, #1
}
  401da4:	4770      	bx	lr

00401da6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401da6:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401da8:	010b      	lsls	r3, r1, #4
  401daa:	4293      	cmp	r3, r2
  401dac:	d914      	bls.n	401dd8 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401dae:	00c9      	lsls	r1, r1, #3
  401db0:	084b      	lsrs	r3, r1, #1
  401db2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401db6:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401dba:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401dbc:	1e5c      	subs	r4, r3, #1
  401dbe:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401dc2:	428c      	cmp	r4, r1
  401dc4:	d901      	bls.n	401dca <usart_set_async_baudrate+0x24>
		return 1;
  401dc6:	2001      	movs	r0, #1
  401dc8:	e017      	b.n	401dfa <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401dca:	6841      	ldr	r1, [r0, #4]
  401dcc:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401dd0:	6041      	str	r1, [r0, #4]
  401dd2:	e00c      	b.n	401dee <usart_set_async_baudrate+0x48>
		return 1;
  401dd4:	2001      	movs	r0, #1
  401dd6:	e010      	b.n	401dfa <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401dd8:	0859      	lsrs	r1, r3, #1
  401dda:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401dde:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401de2:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401de4:	1e5c      	subs	r4, r3, #1
  401de6:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401dea:	428c      	cmp	r4, r1
  401dec:	d8f2      	bhi.n	401dd4 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401dee:	0412      	lsls	r2, r2, #16
  401df0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401df4:	431a      	orrs	r2, r3
  401df6:	6202      	str	r2, [r0, #32]

	return 0;
  401df8:	2000      	movs	r0, #0
}
  401dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
  401dfe:	4770      	bx	lr

00401e00 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401e00:	4b08      	ldr	r3, [pc, #32]	; (401e24 <usart_reset+0x24>)
  401e02:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401e06:	2300      	movs	r3, #0
  401e08:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401e0a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401e0c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401e0e:	2388      	movs	r3, #136	; 0x88
  401e10:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401e12:	2324      	movs	r3, #36	; 0x24
  401e14:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401e16:	f44f 7380 	mov.w	r3, #256	; 0x100
  401e1a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401e1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401e20:	6003      	str	r3, [r0, #0]
  401e22:	4770      	bx	lr
  401e24:	55534100 	.word	0x55534100

00401e28 <usart_init_rs232>:
{
  401e28:	b570      	push	{r4, r5, r6, lr}
  401e2a:	4605      	mov	r5, r0
  401e2c:	460c      	mov	r4, r1
  401e2e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401e30:	4b0f      	ldr	r3, [pc, #60]	; (401e70 <usart_init_rs232+0x48>)
  401e32:	4798      	blx	r3
	ul_reg_val = 0;
  401e34:	2200      	movs	r2, #0
  401e36:	4b0f      	ldr	r3, [pc, #60]	; (401e74 <usart_init_rs232+0x4c>)
  401e38:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401e3a:	b1a4      	cbz	r4, 401e66 <usart_init_rs232+0x3e>
  401e3c:	4632      	mov	r2, r6
  401e3e:	6821      	ldr	r1, [r4, #0]
  401e40:	4628      	mov	r0, r5
  401e42:	4b0d      	ldr	r3, [pc, #52]	; (401e78 <usart_init_rs232+0x50>)
  401e44:	4798      	blx	r3
  401e46:	4602      	mov	r2, r0
  401e48:	b978      	cbnz	r0, 401e6a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e4a:	6863      	ldr	r3, [r4, #4]
  401e4c:	68a1      	ldr	r1, [r4, #8]
  401e4e:	430b      	orrs	r3, r1
  401e50:	6921      	ldr	r1, [r4, #16]
  401e52:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401e54:	68e1      	ldr	r1, [r4, #12]
  401e56:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e58:	4906      	ldr	r1, [pc, #24]	; (401e74 <usart_init_rs232+0x4c>)
  401e5a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401e5c:	6869      	ldr	r1, [r5, #4]
  401e5e:	430b      	orrs	r3, r1
  401e60:	606b      	str	r3, [r5, #4]
}
  401e62:	4610      	mov	r0, r2
  401e64:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401e66:	2201      	movs	r2, #1
  401e68:	e7fb      	b.n	401e62 <usart_init_rs232+0x3a>
  401e6a:	2201      	movs	r2, #1
  401e6c:	e7f9      	b.n	401e62 <usart_init_rs232+0x3a>
  401e6e:	bf00      	nop
  401e70:	00401e01 	.word	0x00401e01
  401e74:	20400e0c 	.word	0x20400e0c
  401e78:	00401da7 	.word	0x00401da7

00401e7c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401e7c:	2340      	movs	r3, #64	; 0x40
  401e7e:	6003      	str	r3, [r0, #0]
  401e80:	4770      	bx	lr

00401e82 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401e82:	2310      	movs	r3, #16
  401e84:	6003      	str	r3, [r0, #0]
  401e86:	4770      	bx	lr

00401e88 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401e88:	6943      	ldr	r3, [r0, #20]
  401e8a:	f013 0f02 	tst.w	r3, #2
  401e8e:	d004      	beq.n	401e9a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401e90:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401e94:	61c1      	str	r1, [r0, #28]
	return 0;
  401e96:	2000      	movs	r0, #0
  401e98:	4770      	bx	lr
		return 1;
  401e9a:	2001      	movs	r0, #1
}
  401e9c:	4770      	bx	lr

00401e9e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401e9e:	6943      	ldr	r3, [r0, #20]
  401ea0:	f013 0f01 	tst.w	r3, #1
  401ea4:	d005      	beq.n	401eb2 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401ea6:	6983      	ldr	r3, [r0, #24]
  401ea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401eac:	600b      	str	r3, [r1, #0]
	return 0;
  401eae:	2000      	movs	r0, #0
  401eb0:	4770      	bx	lr
		return 1;
  401eb2:	2001      	movs	r0, #1
}
  401eb4:	4770      	bx	lr

00401eb6 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401eb6:	e7fe      	b.n	401eb6 <Dummy_Handler>

00401eb8 <Reset_Handler>:
{
  401eb8:	b500      	push	{lr}
  401eba:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401ebc:	4b25      	ldr	r3, [pc, #148]	; (401f54 <Reset_Handler+0x9c>)
  401ebe:	4a26      	ldr	r2, [pc, #152]	; (401f58 <Reset_Handler+0xa0>)
  401ec0:	429a      	cmp	r2, r3
  401ec2:	d010      	beq.n	401ee6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401ec4:	4b25      	ldr	r3, [pc, #148]	; (401f5c <Reset_Handler+0xa4>)
  401ec6:	4a23      	ldr	r2, [pc, #140]	; (401f54 <Reset_Handler+0x9c>)
  401ec8:	429a      	cmp	r2, r3
  401eca:	d20c      	bcs.n	401ee6 <Reset_Handler+0x2e>
  401ecc:	3b01      	subs	r3, #1
  401ece:	1a9b      	subs	r3, r3, r2
  401ed0:	f023 0303 	bic.w	r3, r3, #3
  401ed4:	3304      	adds	r3, #4
  401ed6:	4413      	add	r3, r2
  401ed8:	491f      	ldr	r1, [pc, #124]	; (401f58 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401eda:	f851 0b04 	ldr.w	r0, [r1], #4
  401ede:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401ee2:	429a      	cmp	r2, r3
  401ee4:	d1f9      	bne.n	401eda <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401ee6:	4b1e      	ldr	r3, [pc, #120]	; (401f60 <Reset_Handler+0xa8>)
  401ee8:	4a1e      	ldr	r2, [pc, #120]	; (401f64 <Reset_Handler+0xac>)
  401eea:	429a      	cmp	r2, r3
  401eec:	d20a      	bcs.n	401f04 <Reset_Handler+0x4c>
  401eee:	3b01      	subs	r3, #1
  401ef0:	1a9b      	subs	r3, r3, r2
  401ef2:	f023 0303 	bic.w	r3, r3, #3
  401ef6:	3304      	adds	r3, #4
  401ef8:	4413      	add	r3, r2
                *pDest++ = 0;
  401efa:	2100      	movs	r1, #0
  401efc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401f00:	4293      	cmp	r3, r2
  401f02:	d1fb      	bne.n	401efc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401f04:	4a18      	ldr	r2, [pc, #96]	; (401f68 <Reset_Handler+0xb0>)
  401f06:	4b19      	ldr	r3, [pc, #100]	; (401f6c <Reset_Handler+0xb4>)
  401f08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401f0c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401f0e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f12:	fab3 f383 	clz	r3, r3
  401f16:	095b      	lsrs	r3, r3, #5
  401f18:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f1a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401f1c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f20:	2200      	movs	r2, #0
  401f22:	4b13      	ldr	r3, [pc, #76]	; (401f70 <Reset_Handler+0xb8>)
  401f24:	701a      	strb	r2, [r3, #0]
	return flags;
  401f26:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401f28:	4a12      	ldr	r2, [pc, #72]	; (401f74 <Reset_Handler+0xbc>)
  401f2a:	6813      	ldr	r3, [r2, #0]
  401f2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401f30:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401f32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401f36:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401f3a:	b129      	cbz	r1, 401f48 <Reset_Handler+0x90>
		cpu_irq_enable();
  401f3c:	2201      	movs	r2, #1
  401f3e:	4b0c      	ldr	r3, [pc, #48]	; (401f70 <Reset_Handler+0xb8>)
  401f40:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401f42:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401f46:	b662      	cpsie	i
        __libc_init_array();
  401f48:	4b0b      	ldr	r3, [pc, #44]	; (401f78 <Reset_Handler+0xc0>)
  401f4a:	4798      	blx	r3
        main();
  401f4c:	4b0b      	ldr	r3, [pc, #44]	; (401f7c <Reset_Handler+0xc4>)
  401f4e:	4798      	blx	r3
  401f50:	e7fe      	b.n	401f50 <Reset_Handler+0x98>
  401f52:	bf00      	nop
  401f54:	20400000 	.word	0x20400000
  401f58:	004099fc 	.word	0x004099fc
  401f5c:	204009c0 	.word	0x204009c0
  401f60:	20400ea4 	.word	0x20400ea4
  401f64:	204009c0 	.word	0x204009c0
  401f68:	e000ed00 	.word	0xe000ed00
  401f6c:	00400000 	.word	0x00400000
  401f70:	2040000a 	.word	0x2040000a
  401f74:	e000ed88 	.word	0xe000ed88
  401f78:	00402975 	.word	0x00402975
  401f7c:	00402719 	.word	0x00402719

00401f80 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401f80:	4b3b      	ldr	r3, [pc, #236]	; (402070 <SystemCoreClockUpdate+0xf0>)
  401f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f84:	f003 0303 	and.w	r3, r3, #3
  401f88:	2b01      	cmp	r3, #1
  401f8a:	d01d      	beq.n	401fc8 <SystemCoreClockUpdate+0x48>
  401f8c:	b183      	cbz	r3, 401fb0 <SystemCoreClockUpdate+0x30>
  401f8e:	2b02      	cmp	r3, #2
  401f90:	d036      	beq.n	402000 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401f92:	4b37      	ldr	r3, [pc, #220]	; (402070 <SystemCoreClockUpdate+0xf0>)
  401f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f96:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401f9a:	2b70      	cmp	r3, #112	; 0x70
  401f9c:	d05f      	beq.n	40205e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401f9e:	4b34      	ldr	r3, [pc, #208]	; (402070 <SystemCoreClockUpdate+0xf0>)
  401fa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401fa2:	4934      	ldr	r1, [pc, #208]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401fa4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401fa8:	680b      	ldr	r3, [r1, #0]
  401faa:	40d3      	lsrs	r3, r2
  401fac:	600b      	str	r3, [r1, #0]
  401fae:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401fb0:	4b31      	ldr	r3, [pc, #196]	; (402078 <SystemCoreClockUpdate+0xf8>)
  401fb2:	695b      	ldr	r3, [r3, #20]
  401fb4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401fb8:	bf14      	ite	ne
  401fba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401fbe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401fc2:	4b2c      	ldr	r3, [pc, #176]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401fc4:	601a      	str	r2, [r3, #0]
  401fc6:	e7e4      	b.n	401f92 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401fc8:	4b29      	ldr	r3, [pc, #164]	; (402070 <SystemCoreClockUpdate+0xf0>)
  401fca:	6a1b      	ldr	r3, [r3, #32]
  401fcc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401fd0:	d003      	beq.n	401fda <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401fd2:	4a2a      	ldr	r2, [pc, #168]	; (40207c <SystemCoreClockUpdate+0xfc>)
  401fd4:	4b27      	ldr	r3, [pc, #156]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401fd6:	601a      	str	r2, [r3, #0]
  401fd8:	e7db      	b.n	401f92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401fda:	4a29      	ldr	r2, [pc, #164]	; (402080 <SystemCoreClockUpdate+0x100>)
  401fdc:	4b25      	ldr	r3, [pc, #148]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401fde:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401fe0:	4b23      	ldr	r3, [pc, #140]	; (402070 <SystemCoreClockUpdate+0xf0>)
  401fe2:	6a1b      	ldr	r3, [r3, #32]
  401fe4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fe8:	2b10      	cmp	r3, #16
  401fea:	d005      	beq.n	401ff8 <SystemCoreClockUpdate+0x78>
  401fec:	2b20      	cmp	r3, #32
  401fee:	d1d0      	bne.n	401f92 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401ff0:	4a22      	ldr	r2, [pc, #136]	; (40207c <SystemCoreClockUpdate+0xfc>)
  401ff2:	4b20      	ldr	r3, [pc, #128]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401ff4:	601a      	str	r2, [r3, #0]
          break;
  401ff6:	e7cc      	b.n	401f92 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401ff8:	4a22      	ldr	r2, [pc, #136]	; (402084 <SystemCoreClockUpdate+0x104>)
  401ffa:	4b1e      	ldr	r3, [pc, #120]	; (402074 <SystemCoreClockUpdate+0xf4>)
  401ffc:	601a      	str	r2, [r3, #0]
          break;
  401ffe:	e7c8      	b.n	401f92 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402000:	4b1b      	ldr	r3, [pc, #108]	; (402070 <SystemCoreClockUpdate+0xf0>)
  402002:	6a1b      	ldr	r3, [r3, #32]
  402004:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402008:	d016      	beq.n	402038 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40200a:	4a1c      	ldr	r2, [pc, #112]	; (40207c <SystemCoreClockUpdate+0xfc>)
  40200c:	4b19      	ldr	r3, [pc, #100]	; (402074 <SystemCoreClockUpdate+0xf4>)
  40200e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402010:	4b17      	ldr	r3, [pc, #92]	; (402070 <SystemCoreClockUpdate+0xf0>)
  402012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402014:	f003 0303 	and.w	r3, r3, #3
  402018:	2b02      	cmp	r3, #2
  40201a:	d1ba      	bne.n	401f92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40201c:	4a14      	ldr	r2, [pc, #80]	; (402070 <SystemCoreClockUpdate+0xf0>)
  40201e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402020:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402022:	4814      	ldr	r0, [pc, #80]	; (402074 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402024:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402028:	6803      	ldr	r3, [r0, #0]
  40202a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40202e:	b2d2      	uxtb	r2, r2
  402030:	fbb3 f3f2 	udiv	r3, r3, r2
  402034:	6003      	str	r3, [r0, #0]
  402036:	e7ac      	b.n	401f92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402038:	4a11      	ldr	r2, [pc, #68]	; (402080 <SystemCoreClockUpdate+0x100>)
  40203a:	4b0e      	ldr	r3, [pc, #56]	; (402074 <SystemCoreClockUpdate+0xf4>)
  40203c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40203e:	4b0c      	ldr	r3, [pc, #48]	; (402070 <SystemCoreClockUpdate+0xf0>)
  402040:	6a1b      	ldr	r3, [r3, #32]
  402042:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402046:	2b10      	cmp	r3, #16
  402048:	d005      	beq.n	402056 <SystemCoreClockUpdate+0xd6>
  40204a:	2b20      	cmp	r3, #32
  40204c:	d1e0      	bne.n	402010 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40204e:	4a0b      	ldr	r2, [pc, #44]	; (40207c <SystemCoreClockUpdate+0xfc>)
  402050:	4b08      	ldr	r3, [pc, #32]	; (402074 <SystemCoreClockUpdate+0xf4>)
  402052:	601a      	str	r2, [r3, #0]
          break;
  402054:	e7dc      	b.n	402010 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402056:	4a0b      	ldr	r2, [pc, #44]	; (402084 <SystemCoreClockUpdate+0x104>)
  402058:	4b06      	ldr	r3, [pc, #24]	; (402074 <SystemCoreClockUpdate+0xf4>)
  40205a:	601a      	str	r2, [r3, #0]
          break;
  40205c:	e7d8      	b.n	402010 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40205e:	4a05      	ldr	r2, [pc, #20]	; (402074 <SystemCoreClockUpdate+0xf4>)
  402060:	6813      	ldr	r3, [r2, #0]
  402062:	4909      	ldr	r1, [pc, #36]	; (402088 <SystemCoreClockUpdate+0x108>)
  402064:	fba1 1303 	umull	r1, r3, r1, r3
  402068:	085b      	lsrs	r3, r3, #1
  40206a:	6013      	str	r3, [r2, #0]
  40206c:	4770      	bx	lr
  40206e:	bf00      	nop
  402070:	400e0600 	.word	0x400e0600
  402074:	2040000c 	.word	0x2040000c
  402078:	400e1810 	.word	0x400e1810
  40207c:	00b71b00 	.word	0x00b71b00
  402080:	003d0900 	.word	0x003d0900
  402084:	007a1200 	.word	0x007a1200
  402088:	aaaaaaab 	.word	0xaaaaaaab

0040208c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40208c:	4b16      	ldr	r3, [pc, #88]	; (4020e8 <system_init_flash+0x5c>)
  40208e:	4298      	cmp	r0, r3
  402090:	d913      	bls.n	4020ba <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402092:	4b16      	ldr	r3, [pc, #88]	; (4020ec <system_init_flash+0x60>)
  402094:	4298      	cmp	r0, r3
  402096:	d915      	bls.n	4020c4 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402098:	4b15      	ldr	r3, [pc, #84]	; (4020f0 <system_init_flash+0x64>)
  40209a:	4298      	cmp	r0, r3
  40209c:	d916      	bls.n	4020cc <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40209e:	4b15      	ldr	r3, [pc, #84]	; (4020f4 <system_init_flash+0x68>)
  4020a0:	4298      	cmp	r0, r3
  4020a2:	d917      	bls.n	4020d4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4020a4:	4b14      	ldr	r3, [pc, #80]	; (4020f8 <system_init_flash+0x6c>)
  4020a6:	4298      	cmp	r0, r3
  4020a8:	d918      	bls.n	4020dc <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4020aa:	4b14      	ldr	r3, [pc, #80]	; (4020fc <system_init_flash+0x70>)
  4020ac:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4020ae:	bf94      	ite	ls
  4020b0:	4a13      	ldrls	r2, [pc, #76]	; (402100 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4020b2:	4a14      	ldrhi	r2, [pc, #80]	; (402104 <system_init_flash+0x78>)
  4020b4:	4b14      	ldr	r3, [pc, #80]	; (402108 <system_init_flash+0x7c>)
  4020b6:	601a      	str	r2, [r3, #0]
  4020b8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4020ba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4020be:	4b12      	ldr	r3, [pc, #72]	; (402108 <system_init_flash+0x7c>)
  4020c0:	601a      	str	r2, [r3, #0]
  4020c2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4020c4:	4a11      	ldr	r2, [pc, #68]	; (40210c <system_init_flash+0x80>)
  4020c6:	4b10      	ldr	r3, [pc, #64]	; (402108 <system_init_flash+0x7c>)
  4020c8:	601a      	str	r2, [r3, #0]
  4020ca:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4020cc:	4a10      	ldr	r2, [pc, #64]	; (402110 <system_init_flash+0x84>)
  4020ce:	4b0e      	ldr	r3, [pc, #56]	; (402108 <system_init_flash+0x7c>)
  4020d0:	601a      	str	r2, [r3, #0]
  4020d2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4020d4:	4a0f      	ldr	r2, [pc, #60]	; (402114 <system_init_flash+0x88>)
  4020d6:	4b0c      	ldr	r3, [pc, #48]	; (402108 <system_init_flash+0x7c>)
  4020d8:	601a      	str	r2, [r3, #0]
  4020da:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4020dc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4020e0:	4b09      	ldr	r3, [pc, #36]	; (402108 <system_init_flash+0x7c>)
  4020e2:	601a      	str	r2, [r3, #0]
  4020e4:	4770      	bx	lr
  4020e6:	bf00      	nop
  4020e8:	015ef3bf 	.word	0x015ef3bf
  4020ec:	02bde77f 	.word	0x02bde77f
  4020f0:	041cdb3f 	.word	0x041cdb3f
  4020f4:	057bceff 	.word	0x057bceff
  4020f8:	06dac2bf 	.word	0x06dac2bf
  4020fc:	0839b67f 	.word	0x0839b67f
  402100:	04000500 	.word	0x04000500
  402104:	04000600 	.word	0x04000600
  402108:	400e0c00 	.word	0x400e0c00
  40210c:	04000100 	.word	0x04000100
  402110:	04000200 	.word	0x04000200
  402114:	04000300 	.word	0x04000300

00402118 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402118:	4b0a      	ldr	r3, [pc, #40]	; (402144 <_sbrk+0x2c>)
  40211a:	681b      	ldr	r3, [r3, #0]
  40211c:	b153      	cbz	r3, 402134 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40211e:	4b09      	ldr	r3, [pc, #36]	; (402144 <_sbrk+0x2c>)
  402120:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402122:	181a      	adds	r2, r3, r0
  402124:	4908      	ldr	r1, [pc, #32]	; (402148 <_sbrk+0x30>)
  402126:	4291      	cmp	r1, r2
  402128:	db08      	blt.n	40213c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40212a:	4610      	mov	r0, r2
  40212c:	4a05      	ldr	r2, [pc, #20]	; (402144 <_sbrk+0x2c>)
  40212e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402130:	4618      	mov	r0, r3
  402132:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402134:	4a05      	ldr	r2, [pc, #20]	; (40214c <_sbrk+0x34>)
  402136:	4b03      	ldr	r3, [pc, #12]	; (402144 <_sbrk+0x2c>)
  402138:	601a      	str	r2, [r3, #0]
  40213a:	e7f0      	b.n	40211e <_sbrk+0x6>
		return (caddr_t) -1;	
  40213c:	f04f 30ff 	mov.w	r0, #4294967295
}
  402140:	4770      	bx	lr
  402142:	bf00      	nop
  402144:	20400e10 	.word	0x20400e10
  402148:	2045fffc 	.word	0x2045fffc
  40214c:	204030a8 	.word	0x204030a8

00402150 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402150:	f04f 30ff 	mov.w	r0, #4294967295
  402154:	4770      	bx	lr

00402156 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402156:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40215a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40215c:	2000      	movs	r0, #0
  40215e:	4770      	bx	lr

00402160 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402160:	2001      	movs	r0, #1
  402162:	4770      	bx	lr

00402164 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402164:	2000      	movs	r0, #0
  402166:	4770      	bx	lr

00402168 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402168:	b5f0      	push	{r4, r5, r6, r7, lr}
  40216a:	b083      	sub	sp, #12
  40216c:	4605      	mov	r5, r0
  40216e:	460c      	mov	r4, r1
	uint32_t val = 0;
  402170:	2300      	movs	r3, #0
  402172:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402174:	4b2a      	ldr	r3, [pc, #168]	; (402220 <usart_serial_getchar+0xb8>)
  402176:	4298      	cmp	r0, r3
  402178:	d013      	beq.n	4021a2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40217a:	4b2a      	ldr	r3, [pc, #168]	; (402224 <usart_serial_getchar+0xbc>)
  40217c:	4298      	cmp	r0, r3
  40217e:	d018      	beq.n	4021b2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402180:	4b29      	ldr	r3, [pc, #164]	; (402228 <usart_serial_getchar+0xc0>)
  402182:	4298      	cmp	r0, r3
  402184:	d01d      	beq.n	4021c2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402186:	4b29      	ldr	r3, [pc, #164]	; (40222c <usart_serial_getchar+0xc4>)
  402188:	429d      	cmp	r5, r3
  40218a:	d022      	beq.n	4021d2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40218c:	4b28      	ldr	r3, [pc, #160]	; (402230 <usart_serial_getchar+0xc8>)
  40218e:	429d      	cmp	r5, r3
  402190:	d027      	beq.n	4021e2 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402192:	4b28      	ldr	r3, [pc, #160]	; (402234 <usart_serial_getchar+0xcc>)
  402194:	429d      	cmp	r5, r3
  402196:	d02e      	beq.n	4021f6 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402198:	4b27      	ldr	r3, [pc, #156]	; (402238 <usart_serial_getchar+0xd0>)
  40219a:	429d      	cmp	r5, r3
  40219c:	d035      	beq.n	40220a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40219e:	b003      	add	sp, #12
  4021a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4021a2:	461f      	mov	r7, r3
  4021a4:	4e25      	ldr	r6, [pc, #148]	; (40223c <usart_serial_getchar+0xd4>)
  4021a6:	4621      	mov	r1, r4
  4021a8:	4638      	mov	r0, r7
  4021aa:	47b0      	blx	r6
  4021ac:	2800      	cmp	r0, #0
  4021ae:	d1fa      	bne.n	4021a6 <usart_serial_getchar+0x3e>
  4021b0:	e7e9      	b.n	402186 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4021b2:	461f      	mov	r7, r3
  4021b4:	4e21      	ldr	r6, [pc, #132]	; (40223c <usart_serial_getchar+0xd4>)
  4021b6:	4621      	mov	r1, r4
  4021b8:	4638      	mov	r0, r7
  4021ba:	47b0      	blx	r6
  4021bc:	2800      	cmp	r0, #0
  4021be:	d1fa      	bne.n	4021b6 <usart_serial_getchar+0x4e>
  4021c0:	e7e4      	b.n	40218c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4021c2:	461f      	mov	r7, r3
  4021c4:	4e1d      	ldr	r6, [pc, #116]	; (40223c <usart_serial_getchar+0xd4>)
  4021c6:	4621      	mov	r1, r4
  4021c8:	4638      	mov	r0, r7
  4021ca:	47b0      	blx	r6
  4021cc:	2800      	cmp	r0, #0
  4021ce:	d1fa      	bne.n	4021c6 <usart_serial_getchar+0x5e>
  4021d0:	e7df      	b.n	402192 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4021d2:	461f      	mov	r7, r3
  4021d4:	4e19      	ldr	r6, [pc, #100]	; (40223c <usart_serial_getchar+0xd4>)
  4021d6:	4621      	mov	r1, r4
  4021d8:	4638      	mov	r0, r7
  4021da:	47b0      	blx	r6
  4021dc:	2800      	cmp	r0, #0
  4021de:	d1fa      	bne.n	4021d6 <usart_serial_getchar+0x6e>
  4021e0:	e7da      	b.n	402198 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4021e2:	461e      	mov	r6, r3
  4021e4:	4d16      	ldr	r5, [pc, #88]	; (402240 <usart_serial_getchar+0xd8>)
  4021e6:	a901      	add	r1, sp, #4
  4021e8:	4630      	mov	r0, r6
  4021ea:	47a8      	blx	r5
  4021ec:	2800      	cmp	r0, #0
  4021ee:	d1fa      	bne.n	4021e6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4021f0:	9b01      	ldr	r3, [sp, #4]
  4021f2:	7023      	strb	r3, [r4, #0]
  4021f4:	e7d3      	b.n	40219e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4021f6:	461e      	mov	r6, r3
  4021f8:	4d11      	ldr	r5, [pc, #68]	; (402240 <usart_serial_getchar+0xd8>)
  4021fa:	a901      	add	r1, sp, #4
  4021fc:	4630      	mov	r0, r6
  4021fe:	47a8      	blx	r5
  402200:	2800      	cmp	r0, #0
  402202:	d1fa      	bne.n	4021fa <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402204:	9b01      	ldr	r3, [sp, #4]
  402206:	7023      	strb	r3, [r4, #0]
  402208:	e7c9      	b.n	40219e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40220a:	461e      	mov	r6, r3
  40220c:	4d0c      	ldr	r5, [pc, #48]	; (402240 <usart_serial_getchar+0xd8>)
  40220e:	a901      	add	r1, sp, #4
  402210:	4630      	mov	r0, r6
  402212:	47a8      	blx	r5
  402214:	2800      	cmp	r0, #0
  402216:	d1fa      	bne.n	40220e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402218:	9b01      	ldr	r3, [sp, #4]
  40221a:	7023      	strb	r3, [r4, #0]
}
  40221c:	e7bf      	b.n	40219e <usart_serial_getchar+0x36>
  40221e:	bf00      	nop
  402220:	400e0800 	.word	0x400e0800
  402224:	400e0a00 	.word	0x400e0a00
  402228:	400e1a00 	.word	0x400e1a00
  40222c:	400e1c00 	.word	0x400e1c00
  402230:	40024000 	.word	0x40024000
  402234:	40028000 	.word	0x40028000
  402238:	4002c000 	.word	0x4002c000
  40223c:	00401d93 	.word	0x00401d93
  402240:	00401e9f 	.word	0x00401e9f

00402244 <usart_serial_putchar>:
{
  402244:	b570      	push	{r4, r5, r6, lr}
  402246:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402248:	4b2a      	ldr	r3, [pc, #168]	; (4022f4 <usart_serial_putchar+0xb0>)
  40224a:	4298      	cmp	r0, r3
  40224c:	d013      	beq.n	402276 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  40224e:	4b2a      	ldr	r3, [pc, #168]	; (4022f8 <usart_serial_putchar+0xb4>)
  402250:	4298      	cmp	r0, r3
  402252:	d019      	beq.n	402288 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402254:	4b29      	ldr	r3, [pc, #164]	; (4022fc <usart_serial_putchar+0xb8>)
  402256:	4298      	cmp	r0, r3
  402258:	d01f      	beq.n	40229a <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40225a:	4b29      	ldr	r3, [pc, #164]	; (402300 <usart_serial_putchar+0xbc>)
  40225c:	4298      	cmp	r0, r3
  40225e:	d025      	beq.n	4022ac <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402260:	4b28      	ldr	r3, [pc, #160]	; (402304 <usart_serial_putchar+0xc0>)
  402262:	4298      	cmp	r0, r3
  402264:	d02b      	beq.n	4022be <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  402266:	4b28      	ldr	r3, [pc, #160]	; (402308 <usart_serial_putchar+0xc4>)
  402268:	4298      	cmp	r0, r3
  40226a:	d031      	beq.n	4022d0 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  40226c:	4b27      	ldr	r3, [pc, #156]	; (40230c <usart_serial_putchar+0xc8>)
  40226e:	4298      	cmp	r0, r3
  402270:	d037      	beq.n	4022e2 <usart_serial_putchar+0x9e>
	return 0;
  402272:	2000      	movs	r0, #0
}
  402274:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402276:	461e      	mov	r6, r3
  402278:	4d25      	ldr	r5, [pc, #148]	; (402310 <usart_serial_putchar+0xcc>)
  40227a:	4621      	mov	r1, r4
  40227c:	4630      	mov	r0, r6
  40227e:	47a8      	blx	r5
  402280:	2800      	cmp	r0, #0
  402282:	d1fa      	bne.n	40227a <usart_serial_putchar+0x36>
		return 1;
  402284:	2001      	movs	r0, #1
  402286:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402288:	461e      	mov	r6, r3
  40228a:	4d21      	ldr	r5, [pc, #132]	; (402310 <usart_serial_putchar+0xcc>)
  40228c:	4621      	mov	r1, r4
  40228e:	4630      	mov	r0, r6
  402290:	47a8      	blx	r5
  402292:	2800      	cmp	r0, #0
  402294:	d1fa      	bne.n	40228c <usart_serial_putchar+0x48>
		return 1;
  402296:	2001      	movs	r0, #1
  402298:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40229a:	461e      	mov	r6, r3
  40229c:	4d1c      	ldr	r5, [pc, #112]	; (402310 <usart_serial_putchar+0xcc>)
  40229e:	4621      	mov	r1, r4
  4022a0:	4630      	mov	r0, r6
  4022a2:	47a8      	blx	r5
  4022a4:	2800      	cmp	r0, #0
  4022a6:	d1fa      	bne.n	40229e <usart_serial_putchar+0x5a>
		return 1;
  4022a8:	2001      	movs	r0, #1
  4022aa:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4022ac:	461e      	mov	r6, r3
  4022ae:	4d18      	ldr	r5, [pc, #96]	; (402310 <usart_serial_putchar+0xcc>)
  4022b0:	4621      	mov	r1, r4
  4022b2:	4630      	mov	r0, r6
  4022b4:	47a8      	blx	r5
  4022b6:	2800      	cmp	r0, #0
  4022b8:	d1fa      	bne.n	4022b0 <usart_serial_putchar+0x6c>
		return 1;
  4022ba:	2001      	movs	r0, #1
  4022bc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4022be:	461e      	mov	r6, r3
  4022c0:	4d14      	ldr	r5, [pc, #80]	; (402314 <usart_serial_putchar+0xd0>)
  4022c2:	4621      	mov	r1, r4
  4022c4:	4630      	mov	r0, r6
  4022c6:	47a8      	blx	r5
  4022c8:	2800      	cmp	r0, #0
  4022ca:	d1fa      	bne.n	4022c2 <usart_serial_putchar+0x7e>
		return 1;
  4022cc:	2001      	movs	r0, #1
  4022ce:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4022d0:	461e      	mov	r6, r3
  4022d2:	4d10      	ldr	r5, [pc, #64]	; (402314 <usart_serial_putchar+0xd0>)
  4022d4:	4621      	mov	r1, r4
  4022d6:	4630      	mov	r0, r6
  4022d8:	47a8      	blx	r5
  4022da:	2800      	cmp	r0, #0
  4022dc:	d1fa      	bne.n	4022d4 <usart_serial_putchar+0x90>
		return 1;
  4022de:	2001      	movs	r0, #1
  4022e0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4022e2:	461e      	mov	r6, r3
  4022e4:	4d0b      	ldr	r5, [pc, #44]	; (402314 <usart_serial_putchar+0xd0>)
  4022e6:	4621      	mov	r1, r4
  4022e8:	4630      	mov	r0, r6
  4022ea:	47a8      	blx	r5
  4022ec:	2800      	cmp	r0, #0
  4022ee:	d1fa      	bne.n	4022e6 <usart_serial_putchar+0xa2>
		return 1;
  4022f0:	2001      	movs	r0, #1
  4022f2:	bd70      	pop	{r4, r5, r6, pc}
  4022f4:	400e0800 	.word	0x400e0800
  4022f8:	400e0a00 	.word	0x400e0a00
  4022fc:	400e1a00 	.word	0x400e1a00
  402300:	400e1c00 	.word	0x400e1c00
  402304:	40024000 	.word	0x40024000
  402308:	40028000 	.word	0x40028000
  40230c:	4002c000 	.word	0x4002c000
  402310:	00401d81 	.word	0x00401d81
  402314:	00401e89 	.word	0x00401e89

00402318 <RTC_init>:
	mxt_write_config_reg(device, mxt_get_object_address(device,
			MXT_GEN_COMMANDPROCESSOR_T6, 0)
			+ MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
}

void RTC_init(){
  402318:	b530      	push	{r4, r5, lr}
  40231a:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  40231c:	2002      	movs	r0, #2
  40231e:	4b13      	ldr	r3, [pc, #76]	; (40236c <RTC_init+0x54>)
  402320:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  402322:	4c13      	ldr	r4, [pc, #76]	; (402370 <RTC_init+0x58>)
  402324:	2100      	movs	r1, #0
  402326:	4620      	mov	r0, r4
  402328:	4b12      	ldr	r3, [pc, #72]	; (402374 <RTC_init+0x5c>)
  40232a:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  40232c:	230c      	movs	r3, #12
  40232e:	9300      	str	r3, [sp, #0]
  402330:	2313      	movs	r3, #19
  402332:	2203      	movs	r2, #3
  402334:	f240 71e3 	movw	r1, #2019	; 0x7e3
  402338:	4620      	mov	r0, r4
  40233a:	4d0f      	ldr	r5, [pc, #60]	; (402378 <RTC_init+0x60>)
  40233c:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40233e:	2300      	movs	r3, #0
  402340:	461a      	mov	r2, r3
  402342:	4619      	mov	r1, r3
  402344:	4620      	mov	r0, r4
  402346:	4d0d      	ldr	r5, [pc, #52]	; (40237c <RTC_init+0x64>)
  402348:	47a8      	blx	r5
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40234a:	4b0d      	ldr	r3, [pc, #52]	; (402380 <RTC_init+0x68>)
  40234c:	2204      	movs	r2, #4
  40234e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402352:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402356:	2100      	movs	r1, #0
  402358:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40235c:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 0);
	NVIC_EnableIRQ(RTC_IRQn);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  40235e:	2102      	movs	r1, #2
  402360:	4620      	mov	r0, r4
  402362:	4b08      	ldr	r3, [pc, #32]	; (402384 <RTC_init+0x6c>)
  402364:	4798      	blx	r3

}
  402366:	b003      	add	sp, #12
  402368:	bd30      	pop	{r4, r5, pc}
  40236a:	bf00      	nop
  40236c:	004017f9 	.word	0x004017f9
  402370:	400e1860 	.word	0x400e1860
  402374:	00401819 	.word	0x00401819
  402378:	0040191d 	.word	0x0040191d
  40237c:	0040188d 	.word	0x0040188d
  402380:	e000e100 	.word	0xe000e100
  402384:	0040182f 	.word	0x0040182f

00402388 <draw_screen>:

void draw_screen(void) {
  402388:	b510      	push	{r4, lr}
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40238a:	4806      	ldr	r0, [pc, #24]	; (4023a4 <draw_screen+0x1c>)
  40238c:	4b06      	ldr	r3, [pc, #24]	; (4023a8 <draw_screen+0x20>)
  40238e:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  402390:	f240 13df 	movw	r3, #479	; 0x1df
  402394:	f240 123f 	movw	r2, #319	; 0x13f
  402398:	2100      	movs	r1, #0
  40239a:	4608      	mov	r0, r1
  40239c:	4c03      	ldr	r4, [pc, #12]	; (4023ac <draw_screen+0x24>)
  40239e:	47a0      	blx	r4
  4023a0:	bd10      	pop	{r4, pc}
  4023a2:	bf00      	nop
  4023a4:	00fcfcfc 	.word	0x00fcfcfc
  4023a8:	00400e95 	.word	0x00400e95
  4023ac:	00401121 	.word	0x00401121

004023b0 <draw_button>:

void draw_button(uint32_t clicked) {
	static uint32_t last_state = 255; // undefined
	uint8_t stingLCD[256];

	if(clicked == last_state) return;
  4023b0:	4b37      	ldr	r3, [pc, #220]	; (402490 <draw_button+0xe0>)
  4023b2:	681b      	ldr	r3, [r3, #0]
  4023b4:	4283      	cmp	r3, r0
  4023b6:	d069      	beq.n	40248c <draw_button+0xdc>
void draw_button(uint32_t clicked) {
  4023b8:	b570      	push	{r4, r5, r6, lr}
  4023ba:	4604      	mov	r4, r0
	
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  4023bc:	2000      	movs	r0, #0
  4023be:	4d35      	ldr	r5, [pc, #212]	; (402494 <draw_button+0xe4>)
  4023c0:	47a8      	blx	r5
	ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  4023c2:	f240 133b 	movw	r3, #315	; 0x13b
  4023c6:	22dc      	movs	r2, #220	; 0xdc
  4023c8:	21a5      	movs	r1, #165	; 0xa5
  4023ca:	2064      	movs	r0, #100	; 0x64
  4023cc:	4e32      	ldr	r6, [pc, #200]	; (402498 <draw_button+0xe8>)
  4023ce:	47b0      	blx	r6
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  4023d0:	4832      	ldr	r0, [pc, #200]	; (40249c <draw_button+0xec>)
  4023d2:	47a8      	blx	r5
	ili9488_draw_filled_circle(275, 50,25);
  4023d4:	2219      	movs	r2, #25
  4023d6:	2132      	movs	r1, #50	; 0x32
  4023d8:	f240 1013 	movw	r0, #275	; 0x113
  4023dc:	4b30      	ldr	r3, [pc, #192]	; (4024a0 <draw_button+0xf0>)
  4023de:	4798      	blx	r3
	if (locked){
  4023e0:	4b30      	ldr	r3, [pc, #192]	; (4024a4 <draw_button+0xf4>)
  4023e2:	781b      	ldrb	r3, [r3, #0]
  4023e4:	bb03      	cbnz	r3, 402428 <draw_button+0x78>
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
		ili9488_draw_filled_circle(275, 50,25);
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
	}
	else {
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  4023e6:	4830      	ldr	r0, [pc, #192]	; (4024a8 <draw_button+0xf8>)
  4023e8:	4d2a      	ldr	r5, [pc, #168]	; (402494 <draw_button+0xe4>)
  4023ea:	47a8      	blx	r5
		ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  4023ec:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4023f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4023f4:	2100      	movs	r1, #0
  4023f6:	4608      	mov	r0, r1
  4023f8:	4e27      	ldr	r6, [pc, #156]	; (402498 <draw_button+0xe8>)
  4023fa:	47b0      	blx	r6
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  4023fc:	4827      	ldr	r0, [pc, #156]	; (40249c <draw_button+0xec>)
  4023fe:	47a8      	blx	r5
		ili9488_draw_filled_circle(275, 50,25);
  402400:	2219      	movs	r2, #25
  402402:	2132      	movs	r1, #50	; 0x32
  402404:	f240 1013 	movw	r0, #275	; 0x113
  402408:	4b25      	ldr	r3, [pc, #148]	; (4024a0 <draw_button+0xf0>)
  40240a:	4798      	blx	r3
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40240c:	2000      	movs	r0, #0
  40240e:	47a8      	blx	r5
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  402410:	f240 133b 	movw	r3, #315	; 0x13b
  402414:	22dc      	movs	r2, #220	; 0xdc
  402416:	21a5      	movs	r1, #165	; 0xa5
  402418:	2064      	movs	r0, #100	; 0x64
  40241a:	47b0      	blx	r6
		
		if(clicked==1) {
  40241c:	2c01      	cmp	r4, #1
  40241e:	d019      	beq.n	402454 <draw_button+0xa4>
		
			RTC_init();
			start = true;
		
			} 
		if(clicked == 0) {
  402420:	b334      	cbz	r4, 402470 <draw_button+0xc0>
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
			ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
			start = false;
			
		}
		last_state = clicked;
  402422:	4b1b      	ldr	r3, [pc, #108]	; (402490 <draw_button+0xe0>)
  402424:	601c      	str	r4, [r3, #0]
  402426:	bd70      	pop	{r4, r5, r6, pc}
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  402428:	2000      	movs	r0, #0
  40242a:	462c      	mov	r4, r5
  40242c:	47a8      	blx	r5
		ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  40242e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  402432:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402436:	2100      	movs	r1, #0
  402438:	4608      	mov	r0, r1
  40243a:	47b0      	blx	r6
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  40243c:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  402440:	47a0      	blx	r4
		ili9488_draw_filled_circle(275, 50,25);
  402442:	2219      	movs	r2, #25
  402444:	2132      	movs	r1, #50	; 0x32
  402446:	f240 1013 	movw	r0, #275	; 0x113
  40244a:	4b15      	ldr	r3, [pc, #84]	; (4024a0 <draw_button+0xf0>)
  40244c:	4798      	blx	r3
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40244e:	4816      	ldr	r0, [pc, #88]	; (4024a8 <draw_button+0xf8>)
  402450:	47a0      	blx	r4
  402452:	bd70      	pop	{r4, r5, r6, pc}
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  402454:	4811      	ldr	r0, [pc, #68]	; (40249c <draw_button+0xec>)
  402456:	47a8      	blx	r5
			ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y+BUTTON_H/2-BUTTON_BORDER);
  402458:	f240 1339 	movw	r3, #313	; 0x139
  40245c:	22da      	movs	r2, #218	; 0xda
  40245e:	21f2      	movs	r1, #242	; 0xf2
  402460:	2066      	movs	r0, #102	; 0x66
  402462:	47b0      	blx	r6
			RTC_init();
  402464:	4b11      	ldr	r3, [pc, #68]	; (4024ac <draw_button+0xfc>)
  402466:	4798      	blx	r3
			start = true;
  402468:	2201      	movs	r2, #1
  40246a:	4b11      	ldr	r3, [pc, #68]	; (4024b0 <draw_button+0x100>)
  40246c:	701a      	strb	r2, [r3, #0]
  40246e:	e7d8      	b.n	402422 <draw_button+0x72>
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  402470:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  402474:	4b07      	ldr	r3, [pc, #28]	; (402494 <draw_button+0xe4>)
  402476:	4798      	blx	r3
			ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
  402478:	23ee      	movs	r3, #238	; 0xee
  40247a:	22da      	movs	r2, #218	; 0xda
  40247c:	21a7      	movs	r1, #167	; 0xa7
  40247e:	2066      	movs	r0, #102	; 0x66
  402480:	4d05      	ldr	r5, [pc, #20]	; (402498 <draw_button+0xe8>)
  402482:	47a8      	blx	r5
			start = false;
  402484:	2200      	movs	r2, #0
  402486:	4b0a      	ldr	r3, [pc, #40]	; (4024b0 <draw_button+0x100>)
  402488:	701a      	strb	r2, [r3, #0]
  40248a:	e7ca      	b.n	402422 <draw_button+0x72>
  40248c:	4770      	bx	lr
  40248e:	bf00      	nop
  402490:	20400010 	.word	0x20400010
  402494:	00400e95 	.word	0x00400e95
  402498:	00401121 	.word	0x00401121
  40249c:	00fc6044 	.word	0x00fc6044
  4024a0:	004011dd 	.word	0x004011dd
  4024a4:	20400e18 	.word	0x20400e18
  4024a8:	00fcfcfc 	.word	0x00fcfcfc
  4024ac:	00402319 	.word	0x00402319
  4024b0:	20400e19 	.word	0x20400e19

004024b4 <update_screen>:
	// saida: 0 - 320
	return ILI9488_LCD_HEIGHT*touch_x/4096;
}
volatile int c =0;
volatile int clkd;
void update_screen(uint32_t tx, uint32_t ty) {
  4024b4:	b530      	push	{r4, r5, lr}
  4024b6:	b0c1      	sub	sp, #260	; 0x104
  4024b8:	4604      	mov	r4, r0
  4024ba:	460d      	mov	r5, r1
	if(locked==false){
  4024bc:	4b21      	ldr	r3, [pc, #132]	; (402544 <update_screen+0x90>)
  4024be:	781b      	ldrb	r3, [r3, #0]
  4024c0:	b973      	cbnz	r3, 4024e0 <update_screen+0x2c>
		if(tx >= BUTTON_X-BUTTON_W/2 && tx <= BUTTON_X + BUTTON_W/2) {
  4024c2:	f1a0 0364 	sub.w	r3, r0, #100	; 0x64
  4024c6:	2b78      	cmp	r3, #120	; 0x78
  4024c8:	d80a      	bhi.n	4024e0 <update_screen+0x2c>
			if(ty >= BUTTON_Y-BUTTON_H/2 && ty <= BUTTON_Y) {
  4024ca:	f1a1 03a5 	sub.w	r3, r1, #165	; 0xa5
  4024ce:	2b4b      	cmp	r3, #75	; 0x4b
  4024d0:	d820      	bhi.n	402514 <update_screen+0x60>
				//draw_button(1);
				clkd =1;
  4024d2:	2201      	movs	r2, #1
  4024d4:	4b1c      	ldr	r3, [pc, #112]	; (402548 <update_screen+0x94>)
  4024d6:	601a      	str	r2, [r3, #0]
			} 
			else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
				//draw_button(0);
				clkd =0;
			}
			draw_button(clkd);
  4024d8:	4b1b      	ldr	r3, [pc, #108]	; (402548 <update_screen+0x94>)
  4024da:	6818      	ldr	r0, [r3, #0]
  4024dc:	4b1b      	ldr	r3, [pc, #108]	; (40254c <update_screen+0x98>)
  4024de:	4798      	blx	r3
		}
	}
	
	if(tx >=275 && tx <= 315 && ty >= 25 && ty <= 50) {
  4024e0:	f2a4 1413 	subw	r4, r4, #275	; 0x113
  4024e4:	2c28      	cmp	r4, #40	; 0x28
  4024e6:	d813      	bhi.n	402510 <update_screen+0x5c>
  4024e8:	3d19      	subs	r5, #25
  4024ea:	2d19      	cmp	r5, #25
  4024ec:	d810      	bhi.n	402510 <update_screen+0x5c>
		c++;
  4024ee:	4b18      	ldr	r3, [pc, #96]	; (402550 <update_screen+0x9c>)
  4024f0:	681a      	ldr	r2, [r3, #0]
  4024f2:	3201      	adds	r2, #1
  4024f4:	601a      	str	r2, [r3, #0]
		if(c%2!=0){
  4024f6:	681b      	ldr	r3, [r3, #0]
  4024f8:	f013 0f01 	tst.w	r3, #1
  4024fc:	d008      	beq.n	402510 <update_screen+0x5c>
			if (locked){
  4024fe:	4b11      	ldr	r3, [pc, #68]	; (402544 <update_screen+0x90>)
  402500:	781b      	ldrb	r3, [r3, #0]
  402502:	b97b      	cbnz	r3, 402524 <update_screen+0x70>
				uint8_t stingLCD[256];
				sprintf(stingLCD, "%d ",clkd);
				ili9488_draw_string(40, 400, stingLCD);
			}
			else{
				locked=true;
  402504:	2201      	movs	r2, #1
  402506:	4b0f      	ldr	r3, [pc, #60]	; (402544 <update_screen+0x90>)
  402508:	701a      	strb	r2, [r3, #0]
			}
			draw_button(3);
  40250a:	2003      	movs	r0, #3
  40250c:	4b0f      	ldr	r3, [pc, #60]	; (40254c <update_screen+0x98>)
  40250e:	4798      	blx	r3

		}
	}
	
}
  402510:	b041      	add	sp, #260	; 0x104
  402512:	bd30      	pop	{r4, r5, pc}
			else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
  402514:	f1a1 03f1 	sub.w	r3, r1, #241	; 0xf1
  402518:	2b49      	cmp	r3, #73	; 0x49
  40251a:	d8dd      	bhi.n	4024d8 <update_screen+0x24>
				clkd =0;
  40251c:	2200      	movs	r2, #0
  40251e:	4b0a      	ldr	r3, [pc, #40]	; (402548 <update_screen+0x94>)
  402520:	601a      	str	r2, [r3, #0]
  402522:	e7d9      	b.n	4024d8 <update_screen+0x24>
				locked=false;
  402524:	2200      	movs	r2, #0
  402526:	4b07      	ldr	r3, [pc, #28]	; (402544 <update_screen+0x90>)
  402528:	701a      	strb	r2, [r3, #0]
				sprintf(stingLCD, "%d ",clkd);
  40252a:	4b07      	ldr	r3, [pc, #28]	; (402548 <update_screen+0x94>)
  40252c:	681a      	ldr	r2, [r3, #0]
  40252e:	4909      	ldr	r1, [pc, #36]	; (402554 <update_screen+0xa0>)
  402530:	4668      	mov	r0, sp
  402532:	4b09      	ldr	r3, [pc, #36]	; (402558 <update_screen+0xa4>)
  402534:	4798      	blx	r3
				ili9488_draw_string(40, 400, stingLCD);
  402536:	466a      	mov	r2, sp
  402538:	f44f 71c8 	mov.w	r1, #400	; 0x190
  40253c:	2028      	movs	r0, #40	; 0x28
  40253e:	4b07      	ldr	r3, [pc, #28]	; (40255c <update_screen+0xa8>)
  402540:	4798      	blx	r3
  402542:	e7e2      	b.n	40250a <update_screen+0x56>
  402544:	20400e18 	.word	0x20400e18
  402548:	20400e64 	.word	0x20400e64
  40254c:	004023b1 	.word	0x004023b1
  402550:	20400e14 	.word	0x20400e14
  402554:	00409728 	.word	0x00409728
  402558:	004031d5 	.word	0x004031d5
  40255c:	00401281 	.word	0x00401281

00402560 <mxt_handler>:

void mxt_handler(struct mxt_device *device)
{
  402560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402564:	b0ce      	sub	sp, #312	; 0x138
  402566:	4605      	mov	r5, r0
	/* USART tx buffer initialized to 0 */
	char tx_buf[STRING_LENGTH * MAX_ENTRIES] = {0};
  402568:	22d2      	movs	r2, #210	; 0xd2
  40256a:	2100      	movs	r1, #0
  40256c:	a819      	add	r0, sp, #100	; 0x64
  40256e:	4b23      	ldr	r3, [pc, #140]	; (4025fc <mxt_handler+0x9c>)
  402570:	4798      	blx	r3
	uint8_t i = 0; /* Iterator */
  402572:	2400      	movs	r4, #0
	do {
		/* Temporary buffer for each new touch event line */
		char buf[STRING_LENGTH];
	
		/* Read next next touch event in the queue, discard if read fails */
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  402574:	4f22      	ldr	r7, [pc, #136]	; (402600 <mxt_handler+0xa0>)
		 // eixos trocados (quando na vertical LCD)
		uint32_t conv_x = convert_axis_system_x(touch_event.y);
		uint32_t conv_y = convert_axis_system_y(touch_event.x);
		
		/* Format a new entry in the data string that will be sent over USART */
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  402576:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40261c <mxt_handler+0xbc>
  40257a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 402620 <mxt_handler+0xc0>
  40257e:	e005      	b.n	40258c <mxt_handler+0x2c>
		strcat(tx_buf, buf);
		i++;

		/* Check if there is still messages in the queue and
		 * if we have reached the maximum numbers of events */
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  402580:	4628      	mov	r0, r5
  402582:	4b20      	ldr	r3, [pc, #128]	; (402604 <mxt_handler+0xa4>)
  402584:	4798      	blx	r3
  402586:	2c02      	cmp	r4, #2
  402588:	d82a      	bhi.n	4025e0 <mxt_handler+0x80>
  40258a:	b348      	cbz	r0, 4025e0 <mxt_handler+0x80>
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  40258c:	a916      	add	r1, sp, #88	; 0x58
  40258e:	4628      	mov	r0, r5
  402590:	47b8      	blx	r7
  402592:	2800      	cmp	r0, #0
  402594:	d1f4      	bne.n	402580 <mxt_handler+0x20>
		uint32_t conv_x = convert_axis_system_x(touch_event.y);
  402596:	f8bd 105c 	ldrh.w	r1, [sp, #92]	; 0x5c
	return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  40259a:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  40259e:	f3c6 1693 	ubfx	r6, r6, #6, #20
  4025a2:	f5c6 76a0 	rsb	r6, r6, #320	; 0x140
		uint32_t conv_y = convert_axis_system_y(touch_event.x);
  4025a6:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
	return ILI9488_LCD_HEIGHT*touch_x/4096;
  4025aa:	ebc3 1a03 	rsb	sl, r3, r3, lsl #4
  4025ae:	f3ca 1ad3 	ubfx	sl, sl, #7, #20
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  4025b2:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
  4025b6:	f8cd a00c 	str.w	sl, [sp, #12]
  4025ba:	9602      	str	r6, [sp, #8]
  4025bc:	f89d 0059 	ldrb.w	r0, [sp, #89]	; 0x59
  4025c0:	9001      	str	r0, [sp, #4]
  4025c2:	9100      	str	r1, [sp, #0]
  4025c4:	4649      	mov	r1, r9
  4025c6:	a804      	add	r0, sp, #16
  4025c8:	47c0      	blx	r8
		update_screen(conv_x, conv_y);
  4025ca:	4651      	mov	r1, sl
  4025cc:	4630      	mov	r0, r6
  4025ce:	4b0e      	ldr	r3, [pc, #56]	; (402608 <mxt_handler+0xa8>)
  4025d0:	4798      	blx	r3
		strcat(tx_buf, buf);
  4025d2:	a904      	add	r1, sp, #16
  4025d4:	a819      	add	r0, sp, #100	; 0x64
  4025d6:	4b0d      	ldr	r3, [pc, #52]	; (40260c <mxt_handler+0xac>)
  4025d8:	4798      	blx	r3
		i++;
  4025da:	3401      	adds	r4, #1
  4025dc:	b2e4      	uxtb	r4, r4
  4025de:	e7cf      	b.n	402580 <mxt_handler+0x20>

	/* If there is any entries in the buffer, send them over USART */
	if (i > 0) {
  4025e0:	b914      	cbnz	r4, 4025e8 <mxt_handler+0x88>
		usart_serial_write_packet(USART_SERIAL_EXAMPLE, (uint8_t *)tx_buf, strlen(tx_buf));
	}
}
  4025e2:	b04e      	add	sp, #312	; 0x138
  4025e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		usart_serial_write_packet(USART_SERIAL_EXAMPLE, (uint8_t *)tx_buf, strlen(tx_buf));
  4025e8:	a819      	add	r0, sp, #100	; 0x64
  4025ea:	4b09      	ldr	r3, [pc, #36]	; (402610 <mxt_handler+0xb0>)
  4025ec:	4798      	blx	r3
  4025ee:	4602      	mov	r2, r0
  4025f0:	a919      	add	r1, sp, #100	; 0x64
  4025f2:	4808      	ldr	r0, [pc, #32]	; (402614 <mxt_handler+0xb4>)
  4025f4:	4b08      	ldr	r3, [pc, #32]	; (402618 <mxt_handler+0xb8>)
  4025f6:	4798      	blx	r3
}
  4025f8:	e7f3      	b.n	4025e2 <mxt_handler+0x82>
  4025fa:	bf00      	nop
  4025fc:	00402f5d 	.word	0x00402f5d
  402600:	004005dd 	.word	0x004005dd
  402604:	0040056d 	.word	0x0040056d
  402608:	004024b5 	.word	0x004024b5
  40260c:	00403221 	.word	0x00403221
  402610:	00403341 	.word	0x00403341
  402614:	40028000 	.word	0x40028000
  402618:	004006c1 	.word	0x004006c1
  40261c:	004096f0 	.word	0x004096f0
  402620:	004031d5 	.word	0x004031d5

00402624 <clear_LCD>:
void clear_LCD(int a, int b){
  402624:	b570      	push	{r4, r5, r6, lr}
  402626:	4604      	mov	r4, r0
  402628:	460d      	mov	r5, r1
	if (locked){
  40262a:	4b0e      	ldr	r3, [pc, #56]	; (402664 <clear_LCD+0x40>)
  40262c:	781b      	ldrb	r3, [r3, #0]
  40262e:	b963      	cbnz	r3, 40264a <clear_LCD+0x26>
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
		ili9488_draw_filled_rectangle(0, a, ILI9488_LCD_WIDTH-1, b);
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
	}
	else{
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  402630:	480d      	ldr	r0, [pc, #52]	; (402668 <clear_LCD+0x44>)
  402632:	4e0e      	ldr	r6, [pc, #56]	; (40266c <clear_LCD+0x48>)
  402634:	47b0      	blx	r6
		ili9488_draw_filled_rectangle(0, a, ILI9488_LCD_WIDTH-1, b);
  402636:	462b      	mov	r3, r5
  402638:	f240 123f 	movw	r2, #319	; 0x13f
  40263c:	4621      	mov	r1, r4
  40263e:	2000      	movs	r0, #0
  402640:	4c0b      	ldr	r4, [pc, #44]	; (402670 <clear_LCD+0x4c>)
  402642:	47a0      	blx	r4
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  402644:	2000      	movs	r0, #0
  402646:	47b0      	blx	r6
  402648:	bd70      	pop	{r4, r5, r6, pc}
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40264a:	2000      	movs	r0, #0
  40264c:	4e07      	ldr	r6, [pc, #28]	; (40266c <clear_LCD+0x48>)
  40264e:	47b0      	blx	r6
		ili9488_draw_filled_rectangle(0, a, ILI9488_LCD_WIDTH-1, b);
  402650:	462b      	mov	r3, r5
  402652:	f240 123f 	movw	r2, #319	; 0x13f
  402656:	4621      	mov	r1, r4
  402658:	2000      	movs	r0, #0
  40265a:	4c05      	ldr	r4, [pc, #20]	; (402670 <clear_LCD+0x4c>)
  40265c:	47a0      	blx	r4
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40265e:	4802      	ldr	r0, [pc, #8]	; (402668 <clear_LCD+0x44>)
  402660:	47b0      	blx	r6
  402662:	bd70      	pop	{r4, r5, r6, pc}
  402664:	20400e18 	.word	0x20400e18
  402668:	00fcfcfc 	.word	0x00fcfcfc
  40266c:	00400e95 	.word	0x00400e95
  402670:	00401121 	.word	0x00401121

00402674 <crono>:
	}
}

void crono(int tempo){
  402674:	b5f0      	push	{r4, r5, r6, r7, lr}
  402676:	b0c3      	sub	sp, #268	; 0x10c
  402678:	4604      	mov	r4, r0
	clear_LCD(390,415);
  40267a:	f240 119f 	movw	r1, #415	; 0x19f
  40267e:	f44f 70c3 	mov.w	r0, #390	; 0x186
  402682:	4b1a      	ldr	r3, [pc, #104]	; (4026ec <crono+0x78>)
  402684:	4798      	blx	r3
	if (start==true){
  402686:	4b1a      	ldr	r3, [pc, #104]	; (4026f0 <crono+0x7c>)
  402688:	781b      	ldrb	r3, [r3, #0]
  40268a:	b90b      	cbnz	r3, 402690 <crono+0x1c>
			ili9488_draw_string(5, 350, stingLCD);
			start=false;
		}
	}
	else{return;}
}
  40268c:	b043      	add	sp, #268	; 0x10c
  40268e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		rtc_get_time(RTC, &hour, &minu, &seg);
  402690:	4e18      	ldr	r6, [pc, #96]	; (4026f4 <crono+0x80>)
  402692:	4d19      	ldr	r5, [pc, #100]	; (4026f8 <crono+0x84>)
  402694:	4633      	mov	r3, r6
  402696:	462a      	mov	r2, r5
  402698:	4918      	ldr	r1, [pc, #96]	; (4026fc <crono+0x88>)
  40269a:	4819      	ldr	r0, [pc, #100]	; (402700 <crono+0x8c>)
  40269c:	4f19      	ldr	r7, [pc, #100]	; (402704 <crono+0x90>)
  40269e:	47b8      	blx	r7
		sprintf(stingLCD, "%d :%d de %d min.",minu,seg,tempo);
  4026a0:	6833      	ldr	r3, [r6, #0]
  4026a2:	9400      	str	r4, [sp, #0]
  4026a4:	682a      	ldr	r2, [r5, #0]
  4026a6:	4918      	ldr	r1, [pc, #96]	; (402708 <crono+0x94>)
  4026a8:	a802      	add	r0, sp, #8
  4026aa:	4e18      	ldr	r6, [pc, #96]	; (40270c <crono+0x98>)
  4026ac:	47b0      	blx	r6
		ili9488_draw_string(40, 400, stingLCD);
  4026ae:	aa02      	add	r2, sp, #8
  4026b0:	f44f 71c8 	mov.w	r1, #400	; 0x190
  4026b4:	2028      	movs	r0, #40	; 0x28
  4026b6:	4b16      	ldr	r3, [pc, #88]	; (402710 <crono+0x9c>)
  4026b8:	4798      	blx	r3
		if(minu == tempo){
  4026ba:	682b      	ldr	r3, [r5, #0]
  4026bc:	42a3      	cmp	r3, r4
  4026be:	d1e5      	bne.n	40268c <crono+0x18>
			sprintf(stingLCD, "ACABOU A LAVAGEM SEU CORNO");
  4026c0:	ac02      	add	r4, sp, #8
  4026c2:	4d14      	ldr	r5, [pc, #80]	; (402714 <crono+0xa0>)
  4026c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4026c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4026c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4026cc:	c403      	stmia	r4!, {r0, r1}
  4026ce:	f824 2b02 	strh.w	r2, [r4], #2
  4026d2:	0c12      	lsrs	r2, r2, #16
  4026d4:	7022      	strb	r2, [r4, #0]
			ili9488_draw_string(5, 350, stingLCD);
  4026d6:	aa02      	add	r2, sp, #8
  4026d8:	f44f 71af 	mov.w	r1, #350	; 0x15e
  4026dc:	2005      	movs	r0, #5
  4026de:	4b0c      	ldr	r3, [pc, #48]	; (402710 <crono+0x9c>)
  4026e0:	4798      	blx	r3
			start=false;
  4026e2:	2200      	movs	r2, #0
  4026e4:	4b02      	ldr	r3, [pc, #8]	; (4026f0 <crono+0x7c>)
  4026e6:	701a      	strb	r2, [r3, #0]
  4026e8:	e7d0      	b.n	40268c <crono+0x18>
  4026ea:	bf00      	nop
  4026ec:	00402625 	.word	0x00402625
  4026f0:	20400e19 	.word	0x20400e19
  4026f4:	20400e5c 	.word	0x20400e5c
  4026f8:	20400e60 	.word	0x20400e60
  4026fc:	20400e68 	.word	0x20400e68
  402700:	400e1860 	.word	0x400e1860
  402704:	00401833 	.word	0x00401833
  402708:	0040969c 	.word	0x0040969c
  40270c:	004031d5 	.word	0x004031d5
  402710:	00401281 	.word	0x00401281
  402714:	004096b0 	.word	0x004096b0

00402718 <main>:


int main(void)
{
  402718:	b580      	push	{r7, lr}
  40271a:	b0a4      	sub	sp, #144	; 0x90
		.charlength   = USART_SERIAL_CHAR_LENGTH,
		.paritytype   = USART_SERIAL_PARITY,
		.stopbits     = USART_SERIAL_STOP_BIT
	};

	sysclk_init(); /* Initialize system clocks */
  40271c:	4b71      	ldr	r3, [pc, #452]	; (4028e4 <main+0x1cc>)
  40271e:	4798      	blx	r3
	board_init();  /* Initialize board */
  402720:	4b71      	ldr	r3, [pc, #452]	; (4028e8 <main+0x1d0>)
  402722:	4798      	blx	r3
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  402724:	4871      	ldr	r0, [pc, #452]	; (4028ec <main+0x1d4>)
  402726:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40272a:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  40272c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  402730:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  402732:	4b6f      	ldr	r3, [pc, #444]	; (4028f0 <main+0x1d8>)
  402734:	6083      	str	r3, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  402736:	60c3      	str	r3, [r0, #12]
	ili9488_init(&g_ili9488_display_opt);
  402738:	4b6e      	ldr	r3, [pc, #440]	; (4028f4 <main+0x1dc>)
  40273a:	4798      	blx	r3
	configure_lcd();
	draw_screen();
  40273c:	4b6e      	ldr	r3, [pc, #440]	; (4028f8 <main+0x1e0>)
  40273e:	4798      	blx	r3
	draw_button(0);
  402740:	2000      	movs	r0, #0
  402742:	4b6e      	ldr	r3, [pc, #440]	; (4028fc <main+0x1e4>)
  402744:	4798      	blx	r3
	uint8_t t8_object[] = {
  402746:	4c6e      	ldr	r4, [pc, #440]	; (402900 <main+0x1e8>)
  402748:	ab04      	add	r3, sp, #16
  40274a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  40274e:	c303      	stmia	r3!, {r0, r1}
  402750:	801a      	strh	r2, [r3, #0]
	uint8_t t9_object[] = {
  402752:	ad13      	add	r5, sp, #76	; 0x4c
  402754:	f104 060c 	add.w	r6, r4, #12
  402758:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40275a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40275c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40275e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402760:	6833      	ldr	r3, [r6, #0]
  402762:	602b      	str	r3, [r5, #0]
	uint8_t t46_object[] = {
  402764:	ab01      	add	r3, sp, #4
  402766:	f104 0230 	add.w	r2, r4, #48	; 0x30
  40276a:	ca07      	ldmia	r2, {r0, r1, r2}
  40276c:	c303      	stmia	r3!, {r0, r1}
  40276e:	701a      	strb	r2, [r3, #0]
	uint8_t t56_object[] = {
  402770:	ad0a      	add	r5, sp, #40	; 0x28
  402772:	343c      	adds	r4, #60	; 0x3c
  402774:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402776:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402778:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  40277a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40277c:	6823      	ldr	r3, [r4, #0]
  40277e:	702b      	strb	r3, [r5, #0]
	twihs_master_options_t twi_opt = {
  402780:	2400      	movs	r4, #0
  402782:	9409      	str	r4, [sp, #36]	; 0x24
  402784:	4b5f      	ldr	r3, [pc, #380]	; (402904 <main+0x1ec>)
  402786:	9308      	str	r3, [sp, #32]
  402788:	264a      	movs	r6, #74	; 0x4a
  40278a:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  40278e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 40296c <main+0x254>
  402792:	f8cd 801c 	str.w	r8, [sp, #28]
  402796:	2013      	movs	r0, #19
  402798:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 402970 <main+0x258>
  40279c:	47c8      	blx	r9
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  40279e:	4d5a      	ldr	r5, [pc, #360]	; (402908 <main+0x1f0>)
  4027a0:	a907      	add	r1, sp, #28
  4027a2:	4628      	mov	r0, r5
  4027a4:	4b59      	ldr	r3, [pc, #356]	; (40290c <main+0x1f4>)
  4027a6:	4798      	blx	r3
	status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  4027a8:	2302      	movs	r3, #2
  4027aa:	4632      	mov	r2, r6
  4027ac:	4629      	mov	r1, r5
  4027ae:	a81c      	add	r0, sp, #112	; 0x70
  4027b0:	4d57      	ldr	r5, [pc, #348]	; (402910 <main+0x1f8>)
  4027b2:	47a8      	blx	r5
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4027b4:	4622      	mov	r2, r4
  4027b6:	2106      	movs	r1, #6
  4027b8:	a81c      	add	r0, sp, #112	; 0x70
  4027ba:	4d56      	ldr	r5, [pc, #344]	; (402914 <main+0x1fc>)
  4027bc:	47a8      	blx	r5
  4027be:	2201      	movs	r2, #1
  4027c0:	4601      	mov	r1, r0
  4027c2:	a81c      	add	r0, sp, #112	; 0x70
  4027c4:	4e54      	ldr	r6, [pc, #336]	; (402918 <main+0x200>)
  4027c6:	47b0      	blx	r6
	delay_ms(MXT_RESET_TIME);
  4027c8:	4854      	ldr	r0, [pc, #336]	; (40291c <main+0x204>)
  4027ca:	4b55      	ldr	r3, [pc, #340]	; (402920 <main+0x208>)
  4027cc:	4798      	blx	r3
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4027ce:	4622      	mov	r2, r4
  4027d0:	2107      	movs	r1, #7
  4027d2:	a81c      	add	r0, sp, #112	; 0x70
  4027d4:	47a8      	blx	r5
  4027d6:	2220      	movs	r2, #32
  4027d8:	4601      	mov	r1, r0
  4027da:	a81c      	add	r0, sp, #112	; 0x70
  4027dc:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4027de:	4622      	mov	r2, r4
  4027e0:	2107      	movs	r1, #7
  4027e2:	a81c      	add	r0, sp, #112	; 0x70
  4027e4:	47a8      	blx	r5
  4027e6:	1c41      	adds	r1, r0, #1
  4027e8:	2210      	movs	r2, #16
  4027ea:	b289      	uxth	r1, r1
  4027ec:	a81c      	add	r0, sp, #112	; 0x70
  4027ee:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4027f0:	4622      	mov	r2, r4
  4027f2:	2107      	movs	r1, #7
  4027f4:	a81c      	add	r0, sp, #112	; 0x70
  4027f6:	47a8      	blx	r5
  4027f8:	1c81      	adds	r1, r0, #2
  4027fa:	224b      	movs	r2, #75	; 0x4b
  4027fc:	b289      	uxth	r1, r1
  4027fe:	a81c      	add	r0, sp, #112	; 0x70
  402800:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  402802:	4622      	mov	r2, r4
  402804:	2107      	movs	r1, #7
  402806:	a81c      	add	r0, sp, #112	; 0x70
  402808:	47a8      	blx	r5
  40280a:	1cc1      	adds	r1, r0, #3
  40280c:	2284      	movs	r2, #132	; 0x84
  40280e:	b289      	uxth	r1, r1
  402810:	a81c      	add	r0, sp, #112	; 0x70
  402812:	47b0      	blx	r6
	mxt_write_config_object(device, mxt_get_object_address(device,
  402814:	4622      	mov	r2, r4
  402816:	2108      	movs	r1, #8
  402818:	a81c      	add	r0, sp, #112	; 0x70
  40281a:	47a8      	blx	r5
  40281c:	aa04      	add	r2, sp, #16
  40281e:	4601      	mov	r1, r0
  402820:	a81c      	add	r0, sp, #112	; 0x70
  402822:	4f40      	ldr	r7, [pc, #256]	; (402924 <main+0x20c>)
  402824:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402826:	4622      	mov	r2, r4
  402828:	2109      	movs	r1, #9
  40282a:	a81c      	add	r0, sp, #112	; 0x70
  40282c:	47a8      	blx	r5
  40282e:	aa13      	add	r2, sp, #76	; 0x4c
  402830:	4601      	mov	r1, r0
  402832:	a81c      	add	r0, sp, #112	; 0x70
  402834:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402836:	4622      	mov	r2, r4
  402838:	212e      	movs	r1, #46	; 0x2e
  40283a:	a81c      	add	r0, sp, #112	; 0x70
  40283c:	47a8      	blx	r5
  40283e:	aa01      	add	r2, sp, #4
  402840:	4601      	mov	r1, r0
  402842:	a81c      	add	r0, sp, #112	; 0x70
  402844:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402846:	4622      	mov	r2, r4
  402848:	2138      	movs	r1, #56	; 0x38
  40284a:	a81c      	add	r0, sp, #112	; 0x70
  40284c:	47a8      	blx	r5
  40284e:	aa0a      	add	r2, sp, #40	; 0x28
  402850:	4601      	mov	r1, r0
  402852:	a81c      	add	r0, sp, #112	; 0x70
  402854:	47b8      	blx	r7
	mxt_write_config_reg(device, mxt_get_object_address(device,
  402856:	4622      	mov	r2, r4
  402858:	2106      	movs	r1, #6
  40285a:	a81c      	add	r0, sp, #112	; 0x70
  40285c:	47a8      	blx	r5
  40285e:	1c81      	adds	r1, r0, #2
  402860:	2201      	movs	r2, #1
  402862:	b289      	uxth	r1, r1
  402864:	a81c      	add	r0, sp, #112	; 0x70
  402866:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402868:	4d2f      	ldr	r5, [pc, #188]	; (402928 <main+0x210>)
  40286a:	4b30      	ldr	r3, [pc, #192]	; (40292c <main+0x214>)
  40286c:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40286e:	4a30      	ldr	r2, [pc, #192]	; (402930 <main+0x218>)
  402870:	4b30      	ldr	r3, [pc, #192]	; (402934 <main+0x21c>)
  402872:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402874:	4a30      	ldr	r2, [pc, #192]	; (402938 <main+0x220>)
  402876:	4b31      	ldr	r3, [pc, #196]	; (40293c <main+0x224>)
  402878:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40287a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40287e:	9313      	str	r3, [sp, #76]	; 0x4c
	usart_settings.char_length = opt->charlength;
  402880:	23c0      	movs	r3, #192	; 0xc0
  402882:	9314      	str	r3, [sp, #80]	; 0x50
	usart_settings.parity_type = opt->paritytype;
  402884:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402888:	9315      	str	r3, [sp, #84]	; 0x54
	usart_settings.stop_bits= opt->stopbits;
  40288a:	9416      	str	r4, [sp, #88]	; 0x58
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40288c:	9417      	str	r4, [sp, #92]	; 0x5c
  40288e:	200e      	movs	r0, #14
  402890:	47c8      	blx	r9
		usart_init_rs232(p_usart, &usart_settings,
  402892:	4642      	mov	r2, r8
  402894:	a913      	add	r1, sp, #76	; 0x4c
  402896:	4628      	mov	r0, r5
  402898:	4b29      	ldr	r3, [pc, #164]	; (402940 <main+0x228>)
  40289a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40289c:	4628      	mov	r0, r5
  40289e:	4b29      	ldr	r3, [pc, #164]	; (402944 <main+0x22c>)
  4028a0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4028a2:	4628      	mov	r0, r5
  4028a4:	4b28      	ldr	r3, [pc, #160]	; (402948 <main+0x230>)
  4028a6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4028a8:	4e28      	ldr	r6, [pc, #160]	; (40294c <main+0x234>)
  4028aa:	6833      	ldr	r3, [r6, #0]
  4028ac:	4621      	mov	r1, r4
  4028ae:	6898      	ldr	r0, [r3, #8]
  4028b0:	4d27      	ldr	r5, [pc, #156]	; (402950 <main+0x238>)
  4028b2:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4028b4:	6833      	ldr	r3, [r6, #0]
  4028b6:	4621      	mov	r1, r4
  4028b8:	6858      	ldr	r0, [r3, #4]
  4028ba:	47a8      	blx	r5
	mxt_init(&device);
	
	/* Initialize stdio on USART */
	stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);

	printf("\n\rmaXTouch data USART transmitter\n\r");
  4028bc:	4825      	ldr	r0, [pc, #148]	; (402954 <main+0x23c>)
  4028be:	4b26      	ldr	r3, [pc, #152]	; (402958 <main+0x240>)
  4028c0:	4798      	blx	r3
		

	while (true) {
		delay_s(1);
  4028c2:	4e26      	ldr	r6, [pc, #152]	; (40295c <main+0x244>)
  4028c4:	4d16      	ldr	r5, [pc, #88]	; (402920 <main+0x208>)
		/* Check for any pending messages and run message handler if any
		 * message is found in the queue */
		if (mxt_is_message_pending(&device)) {
  4028c6:	4c26      	ldr	r4, [pc, #152]	; (402960 <main+0x248>)
  4028c8:	e002      	b.n	4028d0 <main+0x1b8>
			mxt_handler(&device);
		}
		crono(1);
  4028ca:	2001      	movs	r0, #1
  4028cc:	4b25      	ldr	r3, [pc, #148]	; (402964 <main+0x24c>)
  4028ce:	4798      	blx	r3
		delay_s(1);
  4028d0:	4630      	mov	r0, r6
  4028d2:	47a8      	blx	r5
		if (mxt_is_message_pending(&device)) {
  4028d4:	a81c      	add	r0, sp, #112	; 0x70
  4028d6:	47a0      	blx	r4
  4028d8:	2800      	cmp	r0, #0
  4028da:	d0f6      	beq.n	4028ca <main+0x1b2>
			mxt_handler(&device);
  4028dc:	a81c      	add	r0, sp, #112	; 0x70
  4028de:	4b22      	ldr	r3, [pc, #136]	; (402968 <main+0x250>)
  4028e0:	4798      	blx	r3
  4028e2:	e7f2      	b.n	4028ca <main+0x1b2>
  4028e4:	0040064d 	.word	0x0040064d
  4028e8:	004009b5 	.word	0x004009b5
  4028ec:	20400e6c 	.word	0x20400e6c
  4028f0:	00fcfcfc 	.word	0x00fcfcfc
  4028f4:	00400f21 	.word	0x00400f21
  4028f8:	00402389 	.word	0x00402389
  4028fc:	004023b1 	.word	0x004023b1
  402900:	0040963c 	.word	0x0040963c
  402904:	00061a80 	.word	0x00061a80
  402908:	40018000 	.word	0x40018000
  40290c:	00401c01 	.word	0x00401c01
  402910:	004001d5 	.word	0x004001d5
  402914:	0040046d 	.word	0x0040046d
  402918:	00400525 	.word	0x00400525
  40291c:	003228d8 	.word	0x003228d8
  402920:	20400001 	.word	0x20400001
  402924:	004004ad 	.word	0x004004ad
  402928:	40028000 	.word	0x40028000
  40292c:	20400e58 	.word	0x20400e58
  402930:	00402245 	.word	0x00402245
  402934:	20400e54 	.word	0x20400e54
  402938:	00402169 	.word	0x00402169
  40293c:	20400e50 	.word	0x20400e50
  402940:	00401e29 	.word	0x00401e29
  402944:	00401e7d 	.word	0x00401e7d
  402948:	00401e83 	.word	0x00401e83
  40294c:	20400014 	.word	0x20400014
  402950:	00403035 	.word	0x00403035
  402954:	004096cc 	.word	0x004096cc
  402958:	004029c5 	.word	0x004029c5
  40295c:	0303af6b 	.word	0x0303af6b
  402960:	0040056d 	.word	0x0040056d
  402964:	00402675 	.word	0x00402675
  402968:	00402561 	.word	0x00402561
  40296c:	08f0d180 	.word	0x08f0d180
  402970:	004017f9 	.word	0x004017f9

00402974 <__libc_init_array>:
  402974:	b570      	push	{r4, r5, r6, lr}
  402976:	4e0f      	ldr	r6, [pc, #60]	; (4029b4 <__libc_init_array+0x40>)
  402978:	4d0f      	ldr	r5, [pc, #60]	; (4029b8 <__libc_init_array+0x44>)
  40297a:	1b76      	subs	r6, r6, r5
  40297c:	10b6      	asrs	r6, r6, #2
  40297e:	bf18      	it	ne
  402980:	2400      	movne	r4, #0
  402982:	d005      	beq.n	402990 <__libc_init_array+0x1c>
  402984:	3401      	adds	r4, #1
  402986:	f855 3b04 	ldr.w	r3, [r5], #4
  40298a:	4798      	blx	r3
  40298c:	42a6      	cmp	r6, r4
  40298e:	d1f9      	bne.n	402984 <__libc_init_array+0x10>
  402990:	4e0a      	ldr	r6, [pc, #40]	; (4029bc <__libc_init_array+0x48>)
  402992:	4d0b      	ldr	r5, [pc, #44]	; (4029c0 <__libc_init_array+0x4c>)
  402994:	1b76      	subs	r6, r6, r5
  402996:	f007 f81b 	bl	4099d0 <_init>
  40299a:	10b6      	asrs	r6, r6, #2
  40299c:	bf18      	it	ne
  40299e:	2400      	movne	r4, #0
  4029a0:	d006      	beq.n	4029b0 <__libc_init_array+0x3c>
  4029a2:	3401      	adds	r4, #1
  4029a4:	f855 3b04 	ldr.w	r3, [r5], #4
  4029a8:	4798      	blx	r3
  4029aa:	42a6      	cmp	r6, r4
  4029ac:	d1f9      	bne.n	4029a2 <__libc_init_array+0x2e>
  4029ae:	bd70      	pop	{r4, r5, r6, pc}
  4029b0:	bd70      	pop	{r4, r5, r6, pc}
  4029b2:	bf00      	nop
  4029b4:	004099dc 	.word	0x004099dc
  4029b8:	004099dc 	.word	0x004099dc
  4029bc:	004099e4 	.word	0x004099e4
  4029c0:	004099dc 	.word	0x004099dc

004029c4 <iprintf>:
  4029c4:	b40f      	push	{r0, r1, r2, r3}
  4029c6:	b500      	push	{lr}
  4029c8:	4907      	ldr	r1, [pc, #28]	; (4029e8 <iprintf+0x24>)
  4029ca:	b083      	sub	sp, #12
  4029cc:	ab04      	add	r3, sp, #16
  4029ce:	6808      	ldr	r0, [r1, #0]
  4029d0:	f853 2b04 	ldr.w	r2, [r3], #4
  4029d4:	6881      	ldr	r1, [r0, #8]
  4029d6:	9301      	str	r3, [sp, #4]
  4029d8:	f001 ff8e 	bl	4048f8 <_vfiprintf_r>
  4029dc:	b003      	add	sp, #12
  4029de:	f85d eb04 	ldr.w	lr, [sp], #4
  4029e2:	b004      	add	sp, #16
  4029e4:	4770      	bx	lr
  4029e6:	bf00      	nop
  4029e8:	20400014 	.word	0x20400014

004029ec <malloc>:
  4029ec:	4b02      	ldr	r3, [pc, #8]	; (4029f8 <malloc+0xc>)
  4029ee:	4601      	mov	r1, r0
  4029f0:	6818      	ldr	r0, [r3, #0]
  4029f2:	f000 b803 	b.w	4029fc <_malloc_r>
  4029f6:	bf00      	nop
  4029f8:	20400014 	.word	0x20400014

004029fc <_malloc_r>:
  4029fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a00:	f101 060b 	add.w	r6, r1, #11
  402a04:	2e16      	cmp	r6, #22
  402a06:	b083      	sub	sp, #12
  402a08:	4605      	mov	r5, r0
  402a0a:	f240 809e 	bls.w	402b4a <_malloc_r+0x14e>
  402a0e:	f036 0607 	bics.w	r6, r6, #7
  402a12:	f100 80bd 	bmi.w	402b90 <_malloc_r+0x194>
  402a16:	42b1      	cmp	r1, r6
  402a18:	f200 80ba 	bhi.w	402b90 <_malloc_r+0x194>
  402a1c:	f000 faec 	bl	402ff8 <__malloc_lock>
  402a20:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402a24:	f0c0 8293 	bcc.w	402f4e <_malloc_r+0x552>
  402a28:	0a73      	lsrs	r3, r6, #9
  402a2a:	f000 80b8 	beq.w	402b9e <_malloc_r+0x1a2>
  402a2e:	2b04      	cmp	r3, #4
  402a30:	f200 8179 	bhi.w	402d26 <_malloc_r+0x32a>
  402a34:	09b3      	lsrs	r3, r6, #6
  402a36:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402a3a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402a3e:	00c3      	lsls	r3, r0, #3
  402a40:	4fbf      	ldr	r7, [pc, #764]	; (402d40 <_malloc_r+0x344>)
  402a42:	443b      	add	r3, r7
  402a44:	f1a3 0108 	sub.w	r1, r3, #8
  402a48:	685c      	ldr	r4, [r3, #4]
  402a4a:	42a1      	cmp	r1, r4
  402a4c:	d106      	bne.n	402a5c <_malloc_r+0x60>
  402a4e:	e00c      	b.n	402a6a <_malloc_r+0x6e>
  402a50:	2a00      	cmp	r2, #0
  402a52:	f280 80aa 	bge.w	402baa <_malloc_r+0x1ae>
  402a56:	68e4      	ldr	r4, [r4, #12]
  402a58:	42a1      	cmp	r1, r4
  402a5a:	d006      	beq.n	402a6a <_malloc_r+0x6e>
  402a5c:	6863      	ldr	r3, [r4, #4]
  402a5e:	f023 0303 	bic.w	r3, r3, #3
  402a62:	1b9a      	subs	r2, r3, r6
  402a64:	2a0f      	cmp	r2, #15
  402a66:	ddf3      	ble.n	402a50 <_malloc_r+0x54>
  402a68:	4670      	mov	r0, lr
  402a6a:	693c      	ldr	r4, [r7, #16]
  402a6c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402d54 <_malloc_r+0x358>
  402a70:	4574      	cmp	r4, lr
  402a72:	f000 81ab 	beq.w	402dcc <_malloc_r+0x3d0>
  402a76:	6863      	ldr	r3, [r4, #4]
  402a78:	f023 0303 	bic.w	r3, r3, #3
  402a7c:	1b9a      	subs	r2, r3, r6
  402a7e:	2a0f      	cmp	r2, #15
  402a80:	f300 8190 	bgt.w	402da4 <_malloc_r+0x3a8>
  402a84:	2a00      	cmp	r2, #0
  402a86:	f8c7 e014 	str.w	lr, [r7, #20]
  402a8a:	f8c7 e010 	str.w	lr, [r7, #16]
  402a8e:	f280 809d 	bge.w	402bcc <_malloc_r+0x1d0>
  402a92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402a96:	f080 8161 	bcs.w	402d5c <_malloc_r+0x360>
  402a9a:	08db      	lsrs	r3, r3, #3
  402a9c:	f103 0c01 	add.w	ip, r3, #1
  402aa0:	1099      	asrs	r1, r3, #2
  402aa2:	687a      	ldr	r2, [r7, #4]
  402aa4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402aa8:	f8c4 8008 	str.w	r8, [r4, #8]
  402aac:	2301      	movs	r3, #1
  402aae:	408b      	lsls	r3, r1
  402ab0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402ab4:	4313      	orrs	r3, r2
  402ab6:	3908      	subs	r1, #8
  402ab8:	60e1      	str	r1, [r4, #12]
  402aba:	607b      	str	r3, [r7, #4]
  402abc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402ac0:	f8c8 400c 	str.w	r4, [r8, #12]
  402ac4:	1082      	asrs	r2, r0, #2
  402ac6:	2401      	movs	r4, #1
  402ac8:	4094      	lsls	r4, r2
  402aca:	429c      	cmp	r4, r3
  402acc:	f200 808b 	bhi.w	402be6 <_malloc_r+0x1ea>
  402ad0:	421c      	tst	r4, r3
  402ad2:	d106      	bne.n	402ae2 <_malloc_r+0xe6>
  402ad4:	f020 0003 	bic.w	r0, r0, #3
  402ad8:	0064      	lsls	r4, r4, #1
  402ada:	421c      	tst	r4, r3
  402adc:	f100 0004 	add.w	r0, r0, #4
  402ae0:	d0fa      	beq.n	402ad8 <_malloc_r+0xdc>
  402ae2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402ae6:	46cc      	mov	ip, r9
  402ae8:	4680      	mov	r8, r0
  402aea:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402aee:	459c      	cmp	ip, r3
  402af0:	d107      	bne.n	402b02 <_malloc_r+0x106>
  402af2:	e16d      	b.n	402dd0 <_malloc_r+0x3d4>
  402af4:	2a00      	cmp	r2, #0
  402af6:	f280 817b 	bge.w	402df0 <_malloc_r+0x3f4>
  402afa:	68db      	ldr	r3, [r3, #12]
  402afc:	459c      	cmp	ip, r3
  402afe:	f000 8167 	beq.w	402dd0 <_malloc_r+0x3d4>
  402b02:	6859      	ldr	r1, [r3, #4]
  402b04:	f021 0103 	bic.w	r1, r1, #3
  402b08:	1b8a      	subs	r2, r1, r6
  402b0a:	2a0f      	cmp	r2, #15
  402b0c:	ddf2      	ble.n	402af4 <_malloc_r+0xf8>
  402b0e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402b12:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402b16:	9300      	str	r3, [sp, #0]
  402b18:	199c      	adds	r4, r3, r6
  402b1a:	4628      	mov	r0, r5
  402b1c:	f046 0601 	orr.w	r6, r6, #1
  402b20:	f042 0501 	orr.w	r5, r2, #1
  402b24:	605e      	str	r6, [r3, #4]
  402b26:	f8c8 c00c 	str.w	ip, [r8, #12]
  402b2a:	f8cc 8008 	str.w	r8, [ip, #8]
  402b2e:	617c      	str	r4, [r7, #20]
  402b30:	613c      	str	r4, [r7, #16]
  402b32:	f8c4 e00c 	str.w	lr, [r4, #12]
  402b36:	f8c4 e008 	str.w	lr, [r4, #8]
  402b3a:	6065      	str	r5, [r4, #4]
  402b3c:	505a      	str	r2, [r3, r1]
  402b3e:	f000 fa61 	bl	403004 <__malloc_unlock>
  402b42:	9b00      	ldr	r3, [sp, #0]
  402b44:	f103 0408 	add.w	r4, r3, #8
  402b48:	e01e      	b.n	402b88 <_malloc_r+0x18c>
  402b4a:	2910      	cmp	r1, #16
  402b4c:	d820      	bhi.n	402b90 <_malloc_r+0x194>
  402b4e:	f000 fa53 	bl	402ff8 <__malloc_lock>
  402b52:	2610      	movs	r6, #16
  402b54:	2318      	movs	r3, #24
  402b56:	2002      	movs	r0, #2
  402b58:	4f79      	ldr	r7, [pc, #484]	; (402d40 <_malloc_r+0x344>)
  402b5a:	443b      	add	r3, r7
  402b5c:	f1a3 0208 	sub.w	r2, r3, #8
  402b60:	685c      	ldr	r4, [r3, #4]
  402b62:	4294      	cmp	r4, r2
  402b64:	f000 813d 	beq.w	402de2 <_malloc_r+0x3e6>
  402b68:	6863      	ldr	r3, [r4, #4]
  402b6a:	68e1      	ldr	r1, [r4, #12]
  402b6c:	68a6      	ldr	r6, [r4, #8]
  402b6e:	f023 0303 	bic.w	r3, r3, #3
  402b72:	4423      	add	r3, r4
  402b74:	4628      	mov	r0, r5
  402b76:	685a      	ldr	r2, [r3, #4]
  402b78:	60f1      	str	r1, [r6, #12]
  402b7a:	f042 0201 	orr.w	r2, r2, #1
  402b7e:	608e      	str	r6, [r1, #8]
  402b80:	605a      	str	r2, [r3, #4]
  402b82:	f000 fa3f 	bl	403004 <__malloc_unlock>
  402b86:	3408      	adds	r4, #8
  402b88:	4620      	mov	r0, r4
  402b8a:	b003      	add	sp, #12
  402b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b90:	2400      	movs	r4, #0
  402b92:	230c      	movs	r3, #12
  402b94:	4620      	mov	r0, r4
  402b96:	602b      	str	r3, [r5, #0]
  402b98:	b003      	add	sp, #12
  402b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b9e:	2040      	movs	r0, #64	; 0x40
  402ba0:	f44f 7300 	mov.w	r3, #512	; 0x200
  402ba4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402ba8:	e74a      	b.n	402a40 <_malloc_r+0x44>
  402baa:	4423      	add	r3, r4
  402bac:	68e1      	ldr	r1, [r4, #12]
  402bae:	685a      	ldr	r2, [r3, #4]
  402bb0:	68a6      	ldr	r6, [r4, #8]
  402bb2:	f042 0201 	orr.w	r2, r2, #1
  402bb6:	60f1      	str	r1, [r6, #12]
  402bb8:	4628      	mov	r0, r5
  402bba:	608e      	str	r6, [r1, #8]
  402bbc:	605a      	str	r2, [r3, #4]
  402bbe:	f000 fa21 	bl	403004 <__malloc_unlock>
  402bc2:	3408      	adds	r4, #8
  402bc4:	4620      	mov	r0, r4
  402bc6:	b003      	add	sp, #12
  402bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bcc:	4423      	add	r3, r4
  402bce:	4628      	mov	r0, r5
  402bd0:	685a      	ldr	r2, [r3, #4]
  402bd2:	f042 0201 	orr.w	r2, r2, #1
  402bd6:	605a      	str	r2, [r3, #4]
  402bd8:	f000 fa14 	bl	403004 <__malloc_unlock>
  402bdc:	3408      	adds	r4, #8
  402bde:	4620      	mov	r0, r4
  402be0:	b003      	add	sp, #12
  402be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402be6:	68bc      	ldr	r4, [r7, #8]
  402be8:	6863      	ldr	r3, [r4, #4]
  402bea:	f023 0803 	bic.w	r8, r3, #3
  402bee:	45b0      	cmp	r8, r6
  402bf0:	d304      	bcc.n	402bfc <_malloc_r+0x200>
  402bf2:	eba8 0306 	sub.w	r3, r8, r6
  402bf6:	2b0f      	cmp	r3, #15
  402bf8:	f300 8085 	bgt.w	402d06 <_malloc_r+0x30a>
  402bfc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402d58 <_malloc_r+0x35c>
  402c00:	4b50      	ldr	r3, [pc, #320]	; (402d44 <_malloc_r+0x348>)
  402c02:	f8d9 2000 	ldr.w	r2, [r9]
  402c06:	681b      	ldr	r3, [r3, #0]
  402c08:	3201      	adds	r2, #1
  402c0a:	4433      	add	r3, r6
  402c0c:	eb04 0a08 	add.w	sl, r4, r8
  402c10:	f000 8155 	beq.w	402ebe <_malloc_r+0x4c2>
  402c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402c18:	330f      	adds	r3, #15
  402c1a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402c1e:	f02b 0b0f 	bic.w	fp, fp, #15
  402c22:	4659      	mov	r1, fp
  402c24:	4628      	mov	r0, r5
  402c26:	f000 f9f3 	bl	403010 <_sbrk_r>
  402c2a:	1c41      	adds	r1, r0, #1
  402c2c:	4602      	mov	r2, r0
  402c2e:	f000 80fc 	beq.w	402e2a <_malloc_r+0x42e>
  402c32:	4582      	cmp	sl, r0
  402c34:	f200 80f7 	bhi.w	402e26 <_malloc_r+0x42a>
  402c38:	4b43      	ldr	r3, [pc, #268]	; (402d48 <_malloc_r+0x34c>)
  402c3a:	6819      	ldr	r1, [r3, #0]
  402c3c:	4459      	add	r1, fp
  402c3e:	6019      	str	r1, [r3, #0]
  402c40:	f000 814d 	beq.w	402ede <_malloc_r+0x4e2>
  402c44:	f8d9 0000 	ldr.w	r0, [r9]
  402c48:	3001      	adds	r0, #1
  402c4a:	bf1b      	ittet	ne
  402c4c:	eba2 0a0a 	subne.w	sl, r2, sl
  402c50:	4451      	addne	r1, sl
  402c52:	f8c9 2000 	streq.w	r2, [r9]
  402c56:	6019      	strne	r1, [r3, #0]
  402c58:	f012 0107 	ands.w	r1, r2, #7
  402c5c:	f000 8115 	beq.w	402e8a <_malloc_r+0x48e>
  402c60:	f1c1 0008 	rsb	r0, r1, #8
  402c64:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402c68:	4402      	add	r2, r0
  402c6a:	3108      	adds	r1, #8
  402c6c:	eb02 090b 	add.w	r9, r2, fp
  402c70:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402c74:	eba1 0909 	sub.w	r9, r1, r9
  402c78:	4649      	mov	r1, r9
  402c7a:	4628      	mov	r0, r5
  402c7c:	9301      	str	r3, [sp, #4]
  402c7e:	9200      	str	r2, [sp, #0]
  402c80:	f000 f9c6 	bl	403010 <_sbrk_r>
  402c84:	1c43      	adds	r3, r0, #1
  402c86:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402c8a:	f000 8143 	beq.w	402f14 <_malloc_r+0x518>
  402c8e:	1a80      	subs	r0, r0, r2
  402c90:	4448      	add	r0, r9
  402c92:	f040 0001 	orr.w	r0, r0, #1
  402c96:	6819      	ldr	r1, [r3, #0]
  402c98:	60ba      	str	r2, [r7, #8]
  402c9a:	4449      	add	r1, r9
  402c9c:	42bc      	cmp	r4, r7
  402c9e:	6050      	str	r0, [r2, #4]
  402ca0:	6019      	str	r1, [r3, #0]
  402ca2:	d017      	beq.n	402cd4 <_malloc_r+0x2d8>
  402ca4:	f1b8 0f0f 	cmp.w	r8, #15
  402ca8:	f240 80fb 	bls.w	402ea2 <_malloc_r+0x4a6>
  402cac:	6860      	ldr	r0, [r4, #4]
  402cae:	f1a8 020c 	sub.w	r2, r8, #12
  402cb2:	f022 0207 	bic.w	r2, r2, #7
  402cb6:	eb04 0e02 	add.w	lr, r4, r2
  402cba:	f000 0001 	and.w	r0, r0, #1
  402cbe:	f04f 0c05 	mov.w	ip, #5
  402cc2:	4310      	orrs	r0, r2
  402cc4:	2a0f      	cmp	r2, #15
  402cc6:	6060      	str	r0, [r4, #4]
  402cc8:	f8ce c004 	str.w	ip, [lr, #4]
  402ccc:	f8ce c008 	str.w	ip, [lr, #8]
  402cd0:	f200 8117 	bhi.w	402f02 <_malloc_r+0x506>
  402cd4:	4b1d      	ldr	r3, [pc, #116]	; (402d4c <_malloc_r+0x350>)
  402cd6:	68bc      	ldr	r4, [r7, #8]
  402cd8:	681a      	ldr	r2, [r3, #0]
  402cda:	4291      	cmp	r1, r2
  402cdc:	bf88      	it	hi
  402cde:	6019      	strhi	r1, [r3, #0]
  402ce0:	4b1b      	ldr	r3, [pc, #108]	; (402d50 <_malloc_r+0x354>)
  402ce2:	681a      	ldr	r2, [r3, #0]
  402ce4:	4291      	cmp	r1, r2
  402ce6:	6862      	ldr	r2, [r4, #4]
  402ce8:	bf88      	it	hi
  402cea:	6019      	strhi	r1, [r3, #0]
  402cec:	f022 0203 	bic.w	r2, r2, #3
  402cf0:	4296      	cmp	r6, r2
  402cf2:	eba2 0306 	sub.w	r3, r2, r6
  402cf6:	d801      	bhi.n	402cfc <_malloc_r+0x300>
  402cf8:	2b0f      	cmp	r3, #15
  402cfa:	dc04      	bgt.n	402d06 <_malloc_r+0x30a>
  402cfc:	4628      	mov	r0, r5
  402cfe:	f000 f981 	bl	403004 <__malloc_unlock>
  402d02:	2400      	movs	r4, #0
  402d04:	e740      	b.n	402b88 <_malloc_r+0x18c>
  402d06:	19a2      	adds	r2, r4, r6
  402d08:	f043 0301 	orr.w	r3, r3, #1
  402d0c:	f046 0601 	orr.w	r6, r6, #1
  402d10:	6066      	str	r6, [r4, #4]
  402d12:	4628      	mov	r0, r5
  402d14:	60ba      	str	r2, [r7, #8]
  402d16:	6053      	str	r3, [r2, #4]
  402d18:	f000 f974 	bl	403004 <__malloc_unlock>
  402d1c:	3408      	adds	r4, #8
  402d1e:	4620      	mov	r0, r4
  402d20:	b003      	add	sp, #12
  402d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d26:	2b14      	cmp	r3, #20
  402d28:	d971      	bls.n	402e0e <_malloc_r+0x412>
  402d2a:	2b54      	cmp	r3, #84	; 0x54
  402d2c:	f200 80a3 	bhi.w	402e76 <_malloc_r+0x47a>
  402d30:	0b33      	lsrs	r3, r6, #12
  402d32:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402d36:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402d3a:	00c3      	lsls	r3, r0, #3
  402d3c:	e680      	b.n	402a40 <_malloc_r+0x44>
  402d3e:	bf00      	nop
  402d40:	20400440 	.word	0x20400440
  402d44:	20400e4c 	.word	0x20400e4c
  402d48:	20400e1c 	.word	0x20400e1c
  402d4c:	20400e44 	.word	0x20400e44
  402d50:	20400e48 	.word	0x20400e48
  402d54:	20400448 	.word	0x20400448
  402d58:	20400848 	.word	0x20400848
  402d5c:	0a5a      	lsrs	r2, r3, #9
  402d5e:	2a04      	cmp	r2, #4
  402d60:	d95b      	bls.n	402e1a <_malloc_r+0x41e>
  402d62:	2a14      	cmp	r2, #20
  402d64:	f200 80ae 	bhi.w	402ec4 <_malloc_r+0x4c8>
  402d68:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402d6c:	00c9      	lsls	r1, r1, #3
  402d6e:	325b      	adds	r2, #91	; 0x5b
  402d70:	eb07 0c01 	add.w	ip, r7, r1
  402d74:	5879      	ldr	r1, [r7, r1]
  402d76:	f1ac 0c08 	sub.w	ip, ip, #8
  402d7a:	458c      	cmp	ip, r1
  402d7c:	f000 8088 	beq.w	402e90 <_malloc_r+0x494>
  402d80:	684a      	ldr	r2, [r1, #4]
  402d82:	f022 0203 	bic.w	r2, r2, #3
  402d86:	4293      	cmp	r3, r2
  402d88:	d273      	bcs.n	402e72 <_malloc_r+0x476>
  402d8a:	6889      	ldr	r1, [r1, #8]
  402d8c:	458c      	cmp	ip, r1
  402d8e:	d1f7      	bne.n	402d80 <_malloc_r+0x384>
  402d90:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402d94:	687b      	ldr	r3, [r7, #4]
  402d96:	60e2      	str	r2, [r4, #12]
  402d98:	f8c4 c008 	str.w	ip, [r4, #8]
  402d9c:	6094      	str	r4, [r2, #8]
  402d9e:	f8cc 400c 	str.w	r4, [ip, #12]
  402da2:	e68f      	b.n	402ac4 <_malloc_r+0xc8>
  402da4:	19a1      	adds	r1, r4, r6
  402da6:	f046 0c01 	orr.w	ip, r6, #1
  402daa:	f042 0601 	orr.w	r6, r2, #1
  402dae:	f8c4 c004 	str.w	ip, [r4, #4]
  402db2:	4628      	mov	r0, r5
  402db4:	6179      	str	r1, [r7, #20]
  402db6:	6139      	str	r1, [r7, #16]
  402db8:	f8c1 e00c 	str.w	lr, [r1, #12]
  402dbc:	f8c1 e008 	str.w	lr, [r1, #8]
  402dc0:	604e      	str	r6, [r1, #4]
  402dc2:	50e2      	str	r2, [r4, r3]
  402dc4:	f000 f91e 	bl	403004 <__malloc_unlock>
  402dc8:	3408      	adds	r4, #8
  402dca:	e6dd      	b.n	402b88 <_malloc_r+0x18c>
  402dcc:	687b      	ldr	r3, [r7, #4]
  402dce:	e679      	b.n	402ac4 <_malloc_r+0xc8>
  402dd0:	f108 0801 	add.w	r8, r8, #1
  402dd4:	f018 0f03 	tst.w	r8, #3
  402dd8:	f10c 0c08 	add.w	ip, ip, #8
  402ddc:	f47f ae85 	bne.w	402aea <_malloc_r+0xee>
  402de0:	e02d      	b.n	402e3e <_malloc_r+0x442>
  402de2:	68dc      	ldr	r4, [r3, #12]
  402de4:	42a3      	cmp	r3, r4
  402de6:	bf08      	it	eq
  402de8:	3002      	addeq	r0, #2
  402dea:	f43f ae3e 	beq.w	402a6a <_malloc_r+0x6e>
  402dee:	e6bb      	b.n	402b68 <_malloc_r+0x16c>
  402df0:	4419      	add	r1, r3
  402df2:	461c      	mov	r4, r3
  402df4:	684a      	ldr	r2, [r1, #4]
  402df6:	68db      	ldr	r3, [r3, #12]
  402df8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402dfc:	f042 0201 	orr.w	r2, r2, #1
  402e00:	604a      	str	r2, [r1, #4]
  402e02:	4628      	mov	r0, r5
  402e04:	60f3      	str	r3, [r6, #12]
  402e06:	609e      	str	r6, [r3, #8]
  402e08:	f000 f8fc 	bl	403004 <__malloc_unlock>
  402e0c:	e6bc      	b.n	402b88 <_malloc_r+0x18c>
  402e0e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402e12:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  402e16:	00c3      	lsls	r3, r0, #3
  402e18:	e612      	b.n	402a40 <_malloc_r+0x44>
  402e1a:	099a      	lsrs	r2, r3, #6
  402e1c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402e20:	00c9      	lsls	r1, r1, #3
  402e22:	3238      	adds	r2, #56	; 0x38
  402e24:	e7a4      	b.n	402d70 <_malloc_r+0x374>
  402e26:	42bc      	cmp	r4, r7
  402e28:	d054      	beq.n	402ed4 <_malloc_r+0x4d8>
  402e2a:	68bc      	ldr	r4, [r7, #8]
  402e2c:	6862      	ldr	r2, [r4, #4]
  402e2e:	f022 0203 	bic.w	r2, r2, #3
  402e32:	e75d      	b.n	402cf0 <_malloc_r+0x2f4>
  402e34:	f859 3908 	ldr.w	r3, [r9], #-8
  402e38:	4599      	cmp	r9, r3
  402e3a:	f040 8086 	bne.w	402f4a <_malloc_r+0x54e>
  402e3e:	f010 0f03 	tst.w	r0, #3
  402e42:	f100 30ff 	add.w	r0, r0, #4294967295
  402e46:	d1f5      	bne.n	402e34 <_malloc_r+0x438>
  402e48:	687b      	ldr	r3, [r7, #4]
  402e4a:	ea23 0304 	bic.w	r3, r3, r4
  402e4e:	607b      	str	r3, [r7, #4]
  402e50:	0064      	lsls	r4, r4, #1
  402e52:	429c      	cmp	r4, r3
  402e54:	f63f aec7 	bhi.w	402be6 <_malloc_r+0x1ea>
  402e58:	2c00      	cmp	r4, #0
  402e5a:	f43f aec4 	beq.w	402be6 <_malloc_r+0x1ea>
  402e5e:	421c      	tst	r4, r3
  402e60:	4640      	mov	r0, r8
  402e62:	f47f ae3e 	bne.w	402ae2 <_malloc_r+0xe6>
  402e66:	0064      	lsls	r4, r4, #1
  402e68:	421c      	tst	r4, r3
  402e6a:	f100 0004 	add.w	r0, r0, #4
  402e6e:	d0fa      	beq.n	402e66 <_malloc_r+0x46a>
  402e70:	e637      	b.n	402ae2 <_malloc_r+0xe6>
  402e72:	468c      	mov	ip, r1
  402e74:	e78c      	b.n	402d90 <_malloc_r+0x394>
  402e76:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402e7a:	d815      	bhi.n	402ea8 <_malloc_r+0x4ac>
  402e7c:	0bf3      	lsrs	r3, r6, #15
  402e7e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  402e82:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  402e86:	00c3      	lsls	r3, r0, #3
  402e88:	e5da      	b.n	402a40 <_malloc_r+0x44>
  402e8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402e8e:	e6ed      	b.n	402c6c <_malloc_r+0x270>
  402e90:	687b      	ldr	r3, [r7, #4]
  402e92:	1092      	asrs	r2, r2, #2
  402e94:	2101      	movs	r1, #1
  402e96:	fa01 f202 	lsl.w	r2, r1, r2
  402e9a:	4313      	orrs	r3, r2
  402e9c:	607b      	str	r3, [r7, #4]
  402e9e:	4662      	mov	r2, ip
  402ea0:	e779      	b.n	402d96 <_malloc_r+0x39a>
  402ea2:	2301      	movs	r3, #1
  402ea4:	6053      	str	r3, [r2, #4]
  402ea6:	e729      	b.n	402cfc <_malloc_r+0x300>
  402ea8:	f240 5254 	movw	r2, #1364	; 0x554
  402eac:	4293      	cmp	r3, r2
  402eae:	d822      	bhi.n	402ef6 <_malloc_r+0x4fa>
  402eb0:	0cb3      	lsrs	r3, r6, #18
  402eb2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  402eb6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  402eba:	00c3      	lsls	r3, r0, #3
  402ebc:	e5c0      	b.n	402a40 <_malloc_r+0x44>
  402ebe:	f103 0b10 	add.w	fp, r3, #16
  402ec2:	e6ae      	b.n	402c22 <_malloc_r+0x226>
  402ec4:	2a54      	cmp	r2, #84	; 0x54
  402ec6:	d829      	bhi.n	402f1c <_malloc_r+0x520>
  402ec8:	0b1a      	lsrs	r2, r3, #12
  402eca:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402ece:	00c9      	lsls	r1, r1, #3
  402ed0:	326e      	adds	r2, #110	; 0x6e
  402ed2:	e74d      	b.n	402d70 <_malloc_r+0x374>
  402ed4:	4b20      	ldr	r3, [pc, #128]	; (402f58 <_malloc_r+0x55c>)
  402ed6:	6819      	ldr	r1, [r3, #0]
  402ed8:	4459      	add	r1, fp
  402eda:	6019      	str	r1, [r3, #0]
  402edc:	e6b2      	b.n	402c44 <_malloc_r+0x248>
  402ede:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402ee2:	2800      	cmp	r0, #0
  402ee4:	f47f aeae 	bne.w	402c44 <_malloc_r+0x248>
  402ee8:	eb08 030b 	add.w	r3, r8, fp
  402eec:	68ba      	ldr	r2, [r7, #8]
  402eee:	f043 0301 	orr.w	r3, r3, #1
  402ef2:	6053      	str	r3, [r2, #4]
  402ef4:	e6ee      	b.n	402cd4 <_malloc_r+0x2d8>
  402ef6:	207f      	movs	r0, #127	; 0x7f
  402ef8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402efc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402f00:	e59e      	b.n	402a40 <_malloc_r+0x44>
  402f02:	f104 0108 	add.w	r1, r4, #8
  402f06:	4628      	mov	r0, r5
  402f08:	9300      	str	r3, [sp, #0]
  402f0a:	f003 fdd1 	bl	406ab0 <_free_r>
  402f0e:	9b00      	ldr	r3, [sp, #0]
  402f10:	6819      	ldr	r1, [r3, #0]
  402f12:	e6df      	b.n	402cd4 <_malloc_r+0x2d8>
  402f14:	2001      	movs	r0, #1
  402f16:	f04f 0900 	mov.w	r9, #0
  402f1a:	e6bc      	b.n	402c96 <_malloc_r+0x29a>
  402f1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402f20:	d805      	bhi.n	402f2e <_malloc_r+0x532>
  402f22:	0bda      	lsrs	r2, r3, #15
  402f24:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402f28:	00c9      	lsls	r1, r1, #3
  402f2a:	3277      	adds	r2, #119	; 0x77
  402f2c:	e720      	b.n	402d70 <_malloc_r+0x374>
  402f2e:	f240 5154 	movw	r1, #1364	; 0x554
  402f32:	428a      	cmp	r2, r1
  402f34:	d805      	bhi.n	402f42 <_malloc_r+0x546>
  402f36:	0c9a      	lsrs	r2, r3, #18
  402f38:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402f3c:	00c9      	lsls	r1, r1, #3
  402f3e:	327c      	adds	r2, #124	; 0x7c
  402f40:	e716      	b.n	402d70 <_malloc_r+0x374>
  402f42:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  402f46:	227e      	movs	r2, #126	; 0x7e
  402f48:	e712      	b.n	402d70 <_malloc_r+0x374>
  402f4a:	687b      	ldr	r3, [r7, #4]
  402f4c:	e780      	b.n	402e50 <_malloc_r+0x454>
  402f4e:	08f0      	lsrs	r0, r6, #3
  402f50:	f106 0308 	add.w	r3, r6, #8
  402f54:	e600      	b.n	402b58 <_malloc_r+0x15c>
  402f56:	bf00      	nop
  402f58:	20400e1c 	.word	0x20400e1c

00402f5c <memset>:
  402f5c:	b470      	push	{r4, r5, r6}
  402f5e:	0786      	lsls	r6, r0, #30
  402f60:	d046      	beq.n	402ff0 <memset+0x94>
  402f62:	1e54      	subs	r4, r2, #1
  402f64:	2a00      	cmp	r2, #0
  402f66:	d041      	beq.n	402fec <memset+0x90>
  402f68:	b2ca      	uxtb	r2, r1
  402f6a:	4603      	mov	r3, r0
  402f6c:	e002      	b.n	402f74 <memset+0x18>
  402f6e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402f72:	d33b      	bcc.n	402fec <memset+0x90>
  402f74:	f803 2b01 	strb.w	r2, [r3], #1
  402f78:	079d      	lsls	r5, r3, #30
  402f7a:	d1f8      	bne.n	402f6e <memset+0x12>
  402f7c:	2c03      	cmp	r4, #3
  402f7e:	d92e      	bls.n	402fde <memset+0x82>
  402f80:	b2cd      	uxtb	r5, r1
  402f82:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402f86:	2c0f      	cmp	r4, #15
  402f88:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402f8c:	d919      	bls.n	402fc2 <memset+0x66>
  402f8e:	f103 0210 	add.w	r2, r3, #16
  402f92:	4626      	mov	r6, r4
  402f94:	3e10      	subs	r6, #16
  402f96:	2e0f      	cmp	r6, #15
  402f98:	f842 5c10 	str.w	r5, [r2, #-16]
  402f9c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402fa0:	f842 5c08 	str.w	r5, [r2, #-8]
  402fa4:	f842 5c04 	str.w	r5, [r2, #-4]
  402fa8:	f102 0210 	add.w	r2, r2, #16
  402fac:	d8f2      	bhi.n	402f94 <memset+0x38>
  402fae:	f1a4 0210 	sub.w	r2, r4, #16
  402fb2:	f022 020f 	bic.w	r2, r2, #15
  402fb6:	f004 040f 	and.w	r4, r4, #15
  402fba:	3210      	adds	r2, #16
  402fbc:	2c03      	cmp	r4, #3
  402fbe:	4413      	add	r3, r2
  402fc0:	d90d      	bls.n	402fde <memset+0x82>
  402fc2:	461e      	mov	r6, r3
  402fc4:	4622      	mov	r2, r4
  402fc6:	3a04      	subs	r2, #4
  402fc8:	2a03      	cmp	r2, #3
  402fca:	f846 5b04 	str.w	r5, [r6], #4
  402fce:	d8fa      	bhi.n	402fc6 <memset+0x6a>
  402fd0:	1f22      	subs	r2, r4, #4
  402fd2:	f022 0203 	bic.w	r2, r2, #3
  402fd6:	3204      	adds	r2, #4
  402fd8:	4413      	add	r3, r2
  402fda:	f004 0403 	and.w	r4, r4, #3
  402fde:	b12c      	cbz	r4, 402fec <memset+0x90>
  402fe0:	b2c9      	uxtb	r1, r1
  402fe2:	441c      	add	r4, r3
  402fe4:	f803 1b01 	strb.w	r1, [r3], #1
  402fe8:	429c      	cmp	r4, r3
  402fea:	d1fb      	bne.n	402fe4 <memset+0x88>
  402fec:	bc70      	pop	{r4, r5, r6}
  402fee:	4770      	bx	lr
  402ff0:	4614      	mov	r4, r2
  402ff2:	4603      	mov	r3, r0
  402ff4:	e7c2      	b.n	402f7c <memset+0x20>
  402ff6:	bf00      	nop

00402ff8 <__malloc_lock>:
  402ff8:	4801      	ldr	r0, [pc, #4]	; (403000 <__malloc_lock+0x8>)
  402ffa:	f004 b801 	b.w	407000 <__retarget_lock_acquire_recursive>
  402ffe:	bf00      	nop
  403000:	20400e8c 	.word	0x20400e8c

00403004 <__malloc_unlock>:
  403004:	4801      	ldr	r0, [pc, #4]	; (40300c <__malloc_unlock+0x8>)
  403006:	f003 bffd 	b.w	407004 <__retarget_lock_release_recursive>
  40300a:	bf00      	nop
  40300c:	20400e8c 	.word	0x20400e8c

00403010 <_sbrk_r>:
  403010:	b538      	push	{r3, r4, r5, lr}
  403012:	4c07      	ldr	r4, [pc, #28]	; (403030 <_sbrk_r+0x20>)
  403014:	2300      	movs	r3, #0
  403016:	4605      	mov	r5, r0
  403018:	4608      	mov	r0, r1
  40301a:	6023      	str	r3, [r4, #0]
  40301c:	f7ff f87c 	bl	402118 <_sbrk>
  403020:	1c43      	adds	r3, r0, #1
  403022:	d000      	beq.n	403026 <_sbrk_r+0x16>
  403024:	bd38      	pop	{r3, r4, r5, pc}
  403026:	6823      	ldr	r3, [r4, #0]
  403028:	2b00      	cmp	r3, #0
  40302a:	d0fb      	beq.n	403024 <_sbrk_r+0x14>
  40302c:	602b      	str	r3, [r5, #0]
  40302e:	bd38      	pop	{r3, r4, r5, pc}
  403030:	20400ea0 	.word	0x20400ea0

00403034 <setbuf>:
  403034:	2900      	cmp	r1, #0
  403036:	bf0c      	ite	eq
  403038:	2202      	moveq	r2, #2
  40303a:	2200      	movne	r2, #0
  40303c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403040:	f000 b800 	b.w	403044 <setvbuf>

00403044 <setvbuf>:
  403044:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403048:	4c61      	ldr	r4, [pc, #388]	; (4031d0 <setvbuf+0x18c>)
  40304a:	6825      	ldr	r5, [r4, #0]
  40304c:	b083      	sub	sp, #12
  40304e:	4604      	mov	r4, r0
  403050:	460f      	mov	r7, r1
  403052:	4690      	mov	r8, r2
  403054:	461e      	mov	r6, r3
  403056:	b115      	cbz	r5, 40305e <setvbuf+0x1a>
  403058:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40305a:	2b00      	cmp	r3, #0
  40305c:	d064      	beq.n	403128 <setvbuf+0xe4>
  40305e:	f1b8 0f02 	cmp.w	r8, #2
  403062:	d006      	beq.n	403072 <setvbuf+0x2e>
  403064:	f1b8 0f01 	cmp.w	r8, #1
  403068:	f200 809f 	bhi.w	4031aa <setvbuf+0x166>
  40306c:	2e00      	cmp	r6, #0
  40306e:	f2c0 809c 	blt.w	4031aa <setvbuf+0x166>
  403072:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403074:	07d8      	lsls	r0, r3, #31
  403076:	d534      	bpl.n	4030e2 <setvbuf+0x9e>
  403078:	4621      	mov	r1, r4
  40307a:	4628      	mov	r0, r5
  40307c:	f003 fb9a 	bl	4067b4 <_fflush_r>
  403080:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403082:	b141      	cbz	r1, 403096 <setvbuf+0x52>
  403084:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403088:	4299      	cmp	r1, r3
  40308a:	d002      	beq.n	403092 <setvbuf+0x4e>
  40308c:	4628      	mov	r0, r5
  40308e:	f003 fd0f 	bl	406ab0 <_free_r>
  403092:	2300      	movs	r3, #0
  403094:	6323      	str	r3, [r4, #48]	; 0x30
  403096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40309a:	2200      	movs	r2, #0
  40309c:	61a2      	str	r2, [r4, #24]
  40309e:	6062      	str	r2, [r4, #4]
  4030a0:	061a      	lsls	r2, r3, #24
  4030a2:	d43a      	bmi.n	40311a <setvbuf+0xd6>
  4030a4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4030a8:	f023 0303 	bic.w	r3, r3, #3
  4030ac:	f1b8 0f02 	cmp.w	r8, #2
  4030b0:	81a3      	strh	r3, [r4, #12]
  4030b2:	d01d      	beq.n	4030f0 <setvbuf+0xac>
  4030b4:	ab01      	add	r3, sp, #4
  4030b6:	466a      	mov	r2, sp
  4030b8:	4621      	mov	r1, r4
  4030ba:	4628      	mov	r0, r5
  4030bc:	f003 ffa4 	bl	407008 <__swhatbuf_r>
  4030c0:	89a3      	ldrh	r3, [r4, #12]
  4030c2:	4318      	orrs	r0, r3
  4030c4:	81a0      	strh	r0, [r4, #12]
  4030c6:	2e00      	cmp	r6, #0
  4030c8:	d132      	bne.n	403130 <setvbuf+0xec>
  4030ca:	9e00      	ldr	r6, [sp, #0]
  4030cc:	4630      	mov	r0, r6
  4030ce:	f7ff fc8d 	bl	4029ec <malloc>
  4030d2:	4607      	mov	r7, r0
  4030d4:	2800      	cmp	r0, #0
  4030d6:	d06b      	beq.n	4031b0 <setvbuf+0x16c>
  4030d8:	89a3      	ldrh	r3, [r4, #12]
  4030da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030de:	81a3      	strh	r3, [r4, #12]
  4030e0:	e028      	b.n	403134 <setvbuf+0xf0>
  4030e2:	89a3      	ldrh	r3, [r4, #12]
  4030e4:	0599      	lsls	r1, r3, #22
  4030e6:	d4c7      	bmi.n	403078 <setvbuf+0x34>
  4030e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4030ea:	f003 ff89 	bl	407000 <__retarget_lock_acquire_recursive>
  4030ee:	e7c3      	b.n	403078 <setvbuf+0x34>
  4030f0:	2500      	movs	r5, #0
  4030f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4030f4:	2600      	movs	r6, #0
  4030f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4030fa:	f043 0302 	orr.w	r3, r3, #2
  4030fe:	2001      	movs	r0, #1
  403100:	60a6      	str	r6, [r4, #8]
  403102:	07ce      	lsls	r6, r1, #31
  403104:	81a3      	strh	r3, [r4, #12]
  403106:	6022      	str	r2, [r4, #0]
  403108:	6122      	str	r2, [r4, #16]
  40310a:	6160      	str	r0, [r4, #20]
  40310c:	d401      	bmi.n	403112 <setvbuf+0xce>
  40310e:	0598      	lsls	r0, r3, #22
  403110:	d53e      	bpl.n	403190 <setvbuf+0x14c>
  403112:	4628      	mov	r0, r5
  403114:	b003      	add	sp, #12
  403116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40311a:	6921      	ldr	r1, [r4, #16]
  40311c:	4628      	mov	r0, r5
  40311e:	f003 fcc7 	bl	406ab0 <_free_r>
  403122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403126:	e7bd      	b.n	4030a4 <setvbuf+0x60>
  403128:	4628      	mov	r0, r5
  40312a:	f003 fb9b 	bl	406864 <__sinit>
  40312e:	e796      	b.n	40305e <setvbuf+0x1a>
  403130:	2f00      	cmp	r7, #0
  403132:	d0cb      	beq.n	4030cc <setvbuf+0x88>
  403134:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403136:	2b00      	cmp	r3, #0
  403138:	d033      	beq.n	4031a2 <setvbuf+0x15e>
  40313a:	9b00      	ldr	r3, [sp, #0]
  40313c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403140:	6027      	str	r7, [r4, #0]
  403142:	429e      	cmp	r6, r3
  403144:	bf1c      	itt	ne
  403146:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40314a:	81a2      	strhne	r2, [r4, #12]
  40314c:	f1b8 0f01 	cmp.w	r8, #1
  403150:	bf04      	itt	eq
  403152:	f042 0201 	orreq.w	r2, r2, #1
  403156:	81a2      	strheq	r2, [r4, #12]
  403158:	b292      	uxth	r2, r2
  40315a:	f012 0308 	ands.w	r3, r2, #8
  40315e:	6127      	str	r7, [r4, #16]
  403160:	6166      	str	r6, [r4, #20]
  403162:	d00e      	beq.n	403182 <setvbuf+0x13e>
  403164:	07d1      	lsls	r1, r2, #31
  403166:	d51a      	bpl.n	40319e <setvbuf+0x15a>
  403168:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40316a:	4276      	negs	r6, r6
  40316c:	2300      	movs	r3, #0
  40316e:	f015 0501 	ands.w	r5, r5, #1
  403172:	61a6      	str	r6, [r4, #24]
  403174:	60a3      	str	r3, [r4, #8]
  403176:	d009      	beq.n	40318c <setvbuf+0x148>
  403178:	2500      	movs	r5, #0
  40317a:	4628      	mov	r0, r5
  40317c:	b003      	add	sp, #12
  40317e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403182:	60a3      	str	r3, [r4, #8]
  403184:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403186:	f015 0501 	ands.w	r5, r5, #1
  40318a:	d1f5      	bne.n	403178 <setvbuf+0x134>
  40318c:	0593      	lsls	r3, r2, #22
  40318e:	d4c0      	bmi.n	403112 <setvbuf+0xce>
  403190:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403192:	f003 ff37 	bl	407004 <__retarget_lock_release_recursive>
  403196:	4628      	mov	r0, r5
  403198:	b003      	add	sp, #12
  40319a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40319e:	60a6      	str	r6, [r4, #8]
  4031a0:	e7f0      	b.n	403184 <setvbuf+0x140>
  4031a2:	4628      	mov	r0, r5
  4031a4:	f003 fb5e 	bl	406864 <__sinit>
  4031a8:	e7c7      	b.n	40313a <setvbuf+0xf6>
  4031aa:	f04f 35ff 	mov.w	r5, #4294967295
  4031ae:	e7b0      	b.n	403112 <setvbuf+0xce>
  4031b0:	f8dd 9000 	ldr.w	r9, [sp]
  4031b4:	45b1      	cmp	r9, r6
  4031b6:	d004      	beq.n	4031c2 <setvbuf+0x17e>
  4031b8:	4648      	mov	r0, r9
  4031ba:	f7ff fc17 	bl	4029ec <malloc>
  4031be:	4607      	mov	r7, r0
  4031c0:	b920      	cbnz	r0, 4031cc <setvbuf+0x188>
  4031c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031c6:	f04f 35ff 	mov.w	r5, #4294967295
  4031ca:	e792      	b.n	4030f2 <setvbuf+0xae>
  4031cc:	464e      	mov	r6, r9
  4031ce:	e783      	b.n	4030d8 <setvbuf+0x94>
  4031d0:	20400014 	.word	0x20400014

004031d4 <sprintf>:
  4031d4:	b40e      	push	{r1, r2, r3}
  4031d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031d8:	b09c      	sub	sp, #112	; 0x70
  4031da:	ab21      	add	r3, sp, #132	; 0x84
  4031dc:	490f      	ldr	r1, [pc, #60]	; (40321c <sprintf+0x48>)
  4031de:	f853 2b04 	ldr.w	r2, [r3], #4
  4031e2:	9301      	str	r3, [sp, #4]
  4031e4:	4605      	mov	r5, r0
  4031e6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4031ea:	6808      	ldr	r0, [r1, #0]
  4031ec:	9502      	str	r5, [sp, #8]
  4031ee:	f44f 7702 	mov.w	r7, #520	; 0x208
  4031f2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4031f6:	a902      	add	r1, sp, #8
  4031f8:	9506      	str	r5, [sp, #24]
  4031fa:	f8ad 7014 	strh.w	r7, [sp, #20]
  4031fe:	9404      	str	r4, [sp, #16]
  403200:	9407      	str	r4, [sp, #28]
  403202:	f8ad 6016 	strh.w	r6, [sp, #22]
  403206:	f000 f909 	bl	40341c <_svfprintf_r>
  40320a:	9b02      	ldr	r3, [sp, #8]
  40320c:	2200      	movs	r2, #0
  40320e:	701a      	strb	r2, [r3, #0]
  403210:	b01c      	add	sp, #112	; 0x70
  403212:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403216:	b003      	add	sp, #12
  403218:	4770      	bx	lr
  40321a:	bf00      	nop
  40321c:	20400014 	.word	0x20400014

00403220 <strcat>:
  403220:	0783      	lsls	r3, r0, #30
  403222:	b510      	push	{r4, lr}
  403224:	4604      	mov	r4, r0
  403226:	d110      	bne.n	40324a <strcat+0x2a>
  403228:	6802      	ldr	r2, [r0, #0]
  40322a:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40322e:	ea23 0302 	bic.w	r3, r3, r2
  403232:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403236:	d108      	bne.n	40324a <strcat+0x2a>
  403238:	f850 2f04 	ldr.w	r2, [r0, #4]!
  40323c:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  403240:	ea23 0302 	bic.w	r3, r3, r2
  403244:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403248:	d0f6      	beq.n	403238 <strcat+0x18>
  40324a:	7803      	ldrb	r3, [r0, #0]
  40324c:	b11b      	cbz	r3, 403256 <strcat+0x36>
  40324e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403252:	2b00      	cmp	r3, #0
  403254:	d1fb      	bne.n	40324e <strcat+0x2e>
  403256:	f000 f803 	bl	403260 <strcpy>
  40325a:	4620      	mov	r0, r4
  40325c:	bd10      	pop	{r4, pc}
  40325e:	bf00      	nop

00403260 <strcpy>:
  403260:	ea80 0201 	eor.w	r2, r0, r1
  403264:	4684      	mov	ip, r0
  403266:	f012 0f03 	tst.w	r2, #3
  40326a:	d14f      	bne.n	40330c <strcpy+0xac>
  40326c:	f011 0f03 	tst.w	r1, #3
  403270:	d132      	bne.n	4032d8 <strcpy+0x78>
  403272:	f84d 4d04 	str.w	r4, [sp, #-4]!
  403276:	f011 0f04 	tst.w	r1, #4
  40327a:	f851 3b04 	ldr.w	r3, [r1], #4
  40327e:	d00b      	beq.n	403298 <strcpy+0x38>
  403280:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403284:	439a      	bics	r2, r3
  403286:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40328a:	bf04      	itt	eq
  40328c:	f84c 3b04 	streq.w	r3, [ip], #4
  403290:	f851 3b04 	ldreq.w	r3, [r1], #4
  403294:	d116      	bne.n	4032c4 <strcpy+0x64>
  403296:	bf00      	nop
  403298:	f851 4b04 	ldr.w	r4, [r1], #4
  40329c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4032a0:	439a      	bics	r2, r3
  4032a2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4032a6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  4032aa:	d10b      	bne.n	4032c4 <strcpy+0x64>
  4032ac:	f84c 3b04 	str.w	r3, [ip], #4
  4032b0:	43a2      	bics	r2, r4
  4032b2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4032b6:	bf04      	itt	eq
  4032b8:	f851 3b04 	ldreq.w	r3, [r1], #4
  4032bc:	f84c 4b04 	streq.w	r4, [ip], #4
  4032c0:	d0ea      	beq.n	403298 <strcpy+0x38>
  4032c2:	4623      	mov	r3, r4
  4032c4:	f80c 3b01 	strb.w	r3, [ip], #1
  4032c8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4032cc:	ea4f 2333 	mov.w	r3, r3, ror #8
  4032d0:	d1f8      	bne.n	4032c4 <strcpy+0x64>
  4032d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4032d6:	4770      	bx	lr
  4032d8:	f011 0f01 	tst.w	r1, #1
  4032dc:	d006      	beq.n	4032ec <strcpy+0x8c>
  4032de:	f811 2b01 	ldrb.w	r2, [r1], #1
  4032e2:	f80c 2b01 	strb.w	r2, [ip], #1
  4032e6:	2a00      	cmp	r2, #0
  4032e8:	bf08      	it	eq
  4032ea:	4770      	bxeq	lr
  4032ec:	f011 0f02 	tst.w	r1, #2
  4032f0:	d0bf      	beq.n	403272 <strcpy+0x12>
  4032f2:	f831 2b02 	ldrh.w	r2, [r1], #2
  4032f6:	f012 0fff 	tst.w	r2, #255	; 0xff
  4032fa:	bf16      	itet	ne
  4032fc:	f82c 2b02 	strhne.w	r2, [ip], #2
  403300:	f88c 2000 	strbeq.w	r2, [ip]
  403304:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  403308:	d1b3      	bne.n	403272 <strcpy+0x12>
  40330a:	4770      	bx	lr
  40330c:	f811 2b01 	ldrb.w	r2, [r1], #1
  403310:	f80c 2b01 	strb.w	r2, [ip], #1
  403314:	2a00      	cmp	r2, #0
  403316:	d1f9      	bne.n	40330c <strcpy+0xac>
  403318:	4770      	bx	lr
  40331a:	bf00      	nop
	...

00403340 <strlen>:
  403340:	f890 f000 	pld	[r0]
  403344:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403348:	f020 0107 	bic.w	r1, r0, #7
  40334c:	f06f 0c00 	mvn.w	ip, #0
  403350:	f010 0407 	ands.w	r4, r0, #7
  403354:	f891 f020 	pld	[r1, #32]
  403358:	f040 8049 	bne.w	4033ee <strlen+0xae>
  40335c:	f04f 0400 	mov.w	r4, #0
  403360:	f06f 0007 	mvn.w	r0, #7
  403364:	e9d1 2300 	ldrd	r2, r3, [r1]
  403368:	f891 f040 	pld	[r1, #64]	; 0x40
  40336c:	f100 0008 	add.w	r0, r0, #8
  403370:	fa82 f24c 	uadd8	r2, r2, ip
  403374:	faa4 f28c 	sel	r2, r4, ip
  403378:	fa83 f34c 	uadd8	r3, r3, ip
  40337c:	faa2 f38c 	sel	r3, r2, ip
  403380:	bb4b      	cbnz	r3, 4033d6 <strlen+0x96>
  403382:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403386:	fa82 f24c 	uadd8	r2, r2, ip
  40338a:	f100 0008 	add.w	r0, r0, #8
  40338e:	faa4 f28c 	sel	r2, r4, ip
  403392:	fa83 f34c 	uadd8	r3, r3, ip
  403396:	faa2 f38c 	sel	r3, r2, ip
  40339a:	b9e3      	cbnz	r3, 4033d6 <strlen+0x96>
  40339c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4033a0:	fa82 f24c 	uadd8	r2, r2, ip
  4033a4:	f100 0008 	add.w	r0, r0, #8
  4033a8:	faa4 f28c 	sel	r2, r4, ip
  4033ac:	fa83 f34c 	uadd8	r3, r3, ip
  4033b0:	faa2 f38c 	sel	r3, r2, ip
  4033b4:	b97b      	cbnz	r3, 4033d6 <strlen+0x96>
  4033b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4033ba:	f101 0120 	add.w	r1, r1, #32
  4033be:	fa82 f24c 	uadd8	r2, r2, ip
  4033c2:	f100 0008 	add.w	r0, r0, #8
  4033c6:	faa4 f28c 	sel	r2, r4, ip
  4033ca:	fa83 f34c 	uadd8	r3, r3, ip
  4033ce:	faa2 f38c 	sel	r3, r2, ip
  4033d2:	2b00      	cmp	r3, #0
  4033d4:	d0c6      	beq.n	403364 <strlen+0x24>
  4033d6:	2a00      	cmp	r2, #0
  4033d8:	bf04      	itt	eq
  4033da:	3004      	addeq	r0, #4
  4033dc:	461a      	moveq	r2, r3
  4033de:	ba12      	rev	r2, r2
  4033e0:	fab2 f282 	clz	r2, r2
  4033e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4033e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4033ec:	4770      	bx	lr
  4033ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4033f2:	f004 0503 	and.w	r5, r4, #3
  4033f6:	f1c4 0000 	rsb	r0, r4, #0
  4033fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4033fe:	f014 0f04 	tst.w	r4, #4
  403402:	f891 f040 	pld	[r1, #64]	; 0x40
  403406:	fa0c f505 	lsl.w	r5, ip, r5
  40340a:	ea62 0205 	orn	r2, r2, r5
  40340e:	bf1c      	itt	ne
  403410:	ea63 0305 	ornne	r3, r3, r5
  403414:	4662      	movne	r2, ip
  403416:	f04f 0400 	mov.w	r4, #0
  40341a:	e7a9      	b.n	403370 <strlen+0x30>

0040341c <_svfprintf_r>:
  40341c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403420:	b0c3      	sub	sp, #268	; 0x10c
  403422:	460c      	mov	r4, r1
  403424:	910b      	str	r1, [sp, #44]	; 0x2c
  403426:	4692      	mov	sl, r2
  403428:	930f      	str	r3, [sp, #60]	; 0x3c
  40342a:	900c      	str	r0, [sp, #48]	; 0x30
  40342c:	f003 fdd6 	bl	406fdc <_localeconv_r>
  403430:	6803      	ldr	r3, [r0, #0]
  403432:	931a      	str	r3, [sp, #104]	; 0x68
  403434:	4618      	mov	r0, r3
  403436:	f7ff ff83 	bl	403340 <strlen>
  40343a:	89a3      	ldrh	r3, [r4, #12]
  40343c:	9019      	str	r0, [sp, #100]	; 0x64
  40343e:	0619      	lsls	r1, r3, #24
  403440:	d503      	bpl.n	40344a <_svfprintf_r+0x2e>
  403442:	6923      	ldr	r3, [r4, #16]
  403444:	2b00      	cmp	r3, #0
  403446:	f001 8003 	beq.w	404450 <_svfprintf_r+0x1034>
  40344a:	2300      	movs	r3, #0
  40344c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403450:	9313      	str	r3, [sp, #76]	; 0x4c
  403452:	9315      	str	r3, [sp, #84]	; 0x54
  403454:	9314      	str	r3, [sp, #80]	; 0x50
  403456:	9327      	str	r3, [sp, #156]	; 0x9c
  403458:	9326      	str	r3, [sp, #152]	; 0x98
  40345a:	9318      	str	r3, [sp, #96]	; 0x60
  40345c:	931b      	str	r3, [sp, #108]	; 0x6c
  40345e:	9309      	str	r3, [sp, #36]	; 0x24
  403460:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403464:	46c8      	mov	r8, r9
  403466:	9316      	str	r3, [sp, #88]	; 0x58
  403468:	9317      	str	r3, [sp, #92]	; 0x5c
  40346a:	f89a 3000 	ldrb.w	r3, [sl]
  40346e:	4654      	mov	r4, sl
  403470:	b1e3      	cbz	r3, 4034ac <_svfprintf_r+0x90>
  403472:	2b25      	cmp	r3, #37	; 0x25
  403474:	d102      	bne.n	40347c <_svfprintf_r+0x60>
  403476:	e019      	b.n	4034ac <_svfprintf_r+0x90>
  403478:	2b25      	cmp	r3, #37	; 0x25
  40347a:	d003      	beq.n	403484 <_svfprintf_r+0x68>
  40347c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403480:	2b00      	cmp	r3, #0
  403482:	d1f9      	bne.n	403478 <_svfprintf_r+0x5c>
  403484:	eba4 050a 	sub.w	r5, r4, sl
  403488:	b185      	cbz	r5, 4034ac <_svfprintf_r+0x90>
  40348a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40348c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40348e:	f8c8 a000 	str.w	sl, [r8]
  403492:	3301      	adds	r3, #1
  403494:	442a      	add	r2, r5
  403496:	2b07      	cmp	r3, #7
  403498:	f8c8 5004 	str.w	r5, [r8, #4]
  40349c:	9227      	str	r2, [sp, #156]	; 0x9c
  40349e:	9326      	str	r3, [sp, #152]	; 0x98
  4034a0:	dc7f      	bgt.n	4035a2 <_svfprintf_r+0x186>
  4034a2:	f108 0808 	add.w	r8, r8, #8
  4034a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4034a8:	442b      	add	r3, r5
  4034aa:	9309      	str	r3, [sp, #36]	; 0x24
  4034ac:	7823      	ldrb	r3, [r4, #0]
  4034ae:	2b00      	cmp	r3, #0
  4034b0:	d07f      	beq.n	4035b2 <_svfprintf_r+0x196>
  4034b2:	2300      	movs	r3, #0
  4034b4:	461a      	mov	r2, r3
  4034b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034ba:	4619      	mov	r1, r3
  4034bc:	930d      	str	r3, [sp, #52]	; 0x34
  4034be:	469b      	mov	fp, r3
  4034c0:	f04f 30ff 	mov.w	r0, #4294967295
  4034c4:	7863      	ldrb	r3, [r4, #1]
  4034c6:	900a      	str	r0, [sp, #40]	; 0x28
  4034c8:	f104 0a01 	add.w	sl, r4, #1
  4034cc:	f10a 0a01 	add.w	sl, sl, #1
  4034d0:	f1a3 0020 	sub.w	r0, r3, #32
  4034d4:	2858      	cmp	r0, #88	; 0x58
  4034d6:	f200 83c1 	bhi.w	403c5c <_svfprintf_r+0x840>
  4034da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4034de:	0238      	.short	0x0238
  4034e0:	03bf03bf 	.word	0x03bf03bf
  4034e4:	03bf0240 	.word	0x03bf0240
  4034e8:	03bf03bf 	.word	0x03bf03bf
  4034ec:	03bf03bf 	.word	0x03bf03bf
  4034f0:	024503bf 	.word	0x024503bf
  4034f4:	03bf0203 	.word	0x03bf0203
  4034f8:	026b005d 	.word	0x026b005d
  4034fc:	028603bf 	.word	0x028603bf
  403500:	039d039d 	.word	0x039d039d
  403504:	039d039d 	.word	0x039d039d
  403508:	039d039d 	.word	0x039d039d
  40350c:	039d039d 	.word	0x039d039d
  403510:	03bf039d 	.word	0x03bf039d
  403514:	03bf03bf 	.word	0x03bf03bf
  403518:	03bf03bf 	.word	0x03bf03bf
  40351c:	03bf03bf 	.word	0x03bf03bf
  403520:	03bf03bf 	.word	0x03bf03bf
  403524:	033703bf 	.word	0x033703bf
  403528:	03bf0357 	.word	0x03bf0357
  40352c:	03bf0357 	.word	0x03bf0357
  403530:	03bf03bf 	.word	0x03bf03bf
  403534:	039803bf 	.word	0x039803bf
  403538:	03bf03bf 	.word	0x03bf03bf
  40353c:	03bf03ad 	.word	0x03bf03ad
  403540:	03bf03bf 	.word	0x03bf03bf
  403544:	03bf03bf 	.word	0x03bf03bf
  403548:	03bf0259 	.word	0x03bf0259
  40354c:	031e03bf 	.word	0x031e03bf
  403550:	03bf03bf 	.word	0x03bf03bf
  403554:	03bf03bf 	.word	0x03bf03bf
  403558:	03bf03bf 	.word	0x03bf03bf
  40355c:	03bf03bf 	.word	0x03bf03bf
  403560:	03bf03bf 	.word	0x03bf03bf
  403564:	02db02c6 	.word	0x02db02c6
  403568:	03570357 	.word	0x03570357
  40356c:	028b0357 	.word	0x028b0357
  403570:	03bf02db 	.word	0x03bf02db
  403574:	029003bf 	.word	0x029003bf
  403578:	029d03bf 	.word	0x029d03bf
  40357c:	02b401cc 	.word	0x02b401cc
  403580:	03bf0208 	.word	0x03bf0208
  403584:	03bf01e1 	.word	0x03bf01e1
  403588:	03bf007e 	.word	0x03bf007e
  40358c:	020d03bf 	.word	0x020d03bf
  403590:	980d      	ldr	r0, [sp, #52]	; 0x34
  403592:	930f      	str	r3, [sp, #60]	; 0x3c
  403594:	4240      	negs	r0, r0
  403596:	900d      	str	r0, [sp, #52]	; 0x34
  403598:	f04b 0b04 	orr.w	fp, fp, #4
  40359c:	f89a 3000 	ldrb.w	r3, [sl]
  4035a0:	e794      	b.n	4034cc <_svfprintf_r+0xb0>
  4035a2:	aa25      	add	r2, sp, #148	; 0x94
  4035a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035a8:	f004 fbf4 	bl	407d94 <__ssprint_r>
  4035ac:	b940      	cbnz	r0, 4035c0 <_svfprintf_r+0x1a4>
  4035ae:	46c8      	mov	r8, r9
  4035b0:	e779      	b.n	4034a6 <_svfprintf_r+0x8a>
  4035b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4035b4:	b123      	cbz	r3, 4035c0 <_svfprintf_r+0x1a4>
  4035b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ba:	aa25      	add	r2, sp, #148	; 0x94
  4035bc:	f004 fbea 	bl	407d94 <__ssprint_r>
  4035c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4035c2:	899b      	ldrh	r3, [r3, #12]
  4035c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4035c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4035ca:	bf18      	it	ne
  4035cc:	f04f 33ff 	movne.w	r3, #4294967295
  4035d0:	9309      	str	r3, [sp, #36]	; 0x24
  4035d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4035d4:	b043      	add	sp, #268	; 0x10c
  4035d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035da:	f01b 0f20 	tst.w	fp, #32
  4035de:	9311      	str	r3, [sp, #68]	; 0x44
  4035e0:	f040 81dd 	bne.w	40399e <_svfprintf_r+0x582>
  4035e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035e6:	f01b 0f10 	tst.w	fp, #16
  4035ea:	4613      	mov	r3, r2
  4035ec:	f040 856e 	bne.w	4040cc <_svfprintf_r+0xcb0>
  4035f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4035f4:	f000 856a 	beq.w	4040cc <_svfprintf_r+0xcb0>
  4035f8:	8814      	ldrh	r4, [r2, #0]
  4035fa:	3204      	adds	r2, #4
  4035fc:	2500      	movs	r5, #0
  4035fe:	2301      	movs	r3, #1
  403600:	920f      	str	r2, [sp, #60]	; 0x3c
  403602:	2700      	movs	r7, #0
  403604:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403608:	990a      	ldr	r1, [sp, #40]	; 0x28
  40360a:	1c4a      	adds	r2, r1, #1
  40360c:	f000 8265 	beq.w	403ada <_svfprintf_r+0x6be>
  403610:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403614:	9207      	str	r2, [sp, #28]
  403616:	ea54 0205 	orrs.w	r2, r4, r5
  40361a:	f040 8264 	bne.w	403ae6 <_svfprintf_r+0x6ca>
  40361e:	2900      	cmp	r1, #0
  403620:	f040 843c 	bne.w	403e9c <_svfprintf_r+0xa80>
  403624:	2b00      	cmp	r3, #0
  403626:	f040 84d7 	bne.w	403fd8 <_svfprintf_r+0xbbc>
  40362a:	f01b 0301 	ands.w	r3, fp, #1
  40362e:	930e      	str	r3, [sp, #56]	; 0x38
  403630:	f000 8604 	beq.w	40423c <_svfprintf_r+0xe20>
  403634:	ae42      	add	r6, sp, #264	; 0x108
  403636:	2330      	movs	r3, #48	; 0x30
  403638:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40363c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40363e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403640:	4293      	cmp	r3, r2
  403642:	bfb8      	it	lt
  403644:	4613      	movlt	r3, r2
  403646:	9308      	str	r3, [sp, #32]
  403648:	2300      	movs	r3, #0
  40364a:	9312      	str	r3, [sp, #72]	; 0x48
  40364c:	b117      	cbz	r7, 403654 <_svfprintf_r+0x238>
  40364e:	9b08      	ldr	r3, [sp, #32]
  403650:	3301      	adds	r3, #1
  403652:	9308      	str	r3, [sp, #32]
  403654:	9b07      	ldr	r3, [sp, #28]
  403656:	f013 0302 	ands.w	r3, r3, #2
  40365a:	9310      	str	r3, [sp, #64]	; 0x40
  40365c:	d002      	beq.n	403664 <_svfprintf_r+0x248>
  40365e:	9b08      	ldr	r3, [sp, #32]
  403660:	3302      	adds	r3, #2
  403662:	9308      	str	r3, [sp, #32]
  403664:	9b07      	ldr	r3, [sp, #28]
  403666:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40366a:	f040 830e 	bne.w	403c8a <_svfprintf_r+0x86e>
  40366e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403670:	9a08      	ldr	r2, [sp, #32]
  403672:	eba3 0b02 	sub.w	fp, r3, r2
  403676:	f1bb 0f00 	cmp.w	fp, #0
  40367a:	f340 8306 	ble.w	403c8a <_svfprintf_r+0x86e>
  40367e:	f1bb 0f10 	cmp.w	fp, #16
  403682:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403684:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403686:	dd29      	ble.n	4036dc <_svfprintf_r+0x2c0>
  403688:	4643      	mov	r3, r8
  40368a:	4621      	mov	r1, r4
  40368c:	46a8      	mov	r8, r5
  40368e:	2710      	movs	r7, #16
  403690:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403692:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403694:	e006      	b.n	4036a4 <_svfprintf_r+0x288>
  403696:	f1ab 0b10 	sub.w	fp, fp, #16
  40369a:	f1bb 0f10 	cmp.w	fp, #16
  40369e:	f103 0308 	add.w	r3, r3, #8
  4036a2:	dd18      	ble.n	4036d6 <_svfprintf_r+0x2ba>
  4036a4:	3201      	adds	r2, #1
  4036a6:	48b7      	ldr	r0, [pc, #732]	; (403984 <_svfprintf_r+0x568>)
  4036a8:	9226      	str	r2, [sp, #152]	; 0x98
  4036aa:	3110      	adds	r1, #16
  4036ac:	2a07      	cmp	r2, #7
  4036ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4036b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4036b4:	ddef      	ble.n	403696 <_svfprintf_r+0x27a>
  4036b6:	aa25      	add	r2, sp, #148	; 0x94
  4036b8:	4629      	mov	r1, r5
  4036ba:	4620      	mov	r0, r4
  4036bc:	f004 fb6a 	bl	407d94 <__ssprint_r>
  4036c0:	2800      	cmp	r0, #0
  4036c2:	f47f af7d 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4036c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4036ca:	f1bb 0f10 	cmp.w	fp, #16
  4036ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4036d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036d2:	464b      	mov	r3, r9
  4036d4:	dce6      	bgt.n	4036a4 <_svfprintf_r+0x288>
  4036d6:	4645      	mov	r5, r8
  4036d8:	460c      	mov	r4, r1
  4036da:	4698      	mov	r8, r3
  4036dc:	3201      	adds	r2, #1
  4036de:	4ba9      	ldr	r3, [pc, #676]	; (403984 <_svfprintf_r+0x568>)
  4036e0:	9226      	str	r2, [sp, #152]	; 0x98
  4036e2:	445c      	add	r4, fp
  4036e4:	2a07      	cmp	r2, #7
  4036e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4036e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4036ec:	f300 8498 	bgt.w	404020 <_svfprintf_r+0xc04>
  4036f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036f4:	f108 0808 	add.w	r8, r8, #8
  4036f8:	b177      	cbz	r7, 403718 <_svfprintf_r+0x2fc>
  4036fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036fc:	3301      	adds	r3, #1
  4036fe:	3401      	adds	r4, #1
  403700:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403704:	2201      	movs	r2, #1
  403706:	2b07      	cmp	r3, #7
  403708:	9427      	str	r4, [sp, #156]	; 0x9c
  40370a:	9326      	str	r3, [sp, #152]	; 0x98
  40370c:	e888 0006 	stmia.w	r8, {r1, r2}
  403710:	f300 83db 	bgt.w	403eca <_svfprintf_r+0xaae>
  403714:	f108 0808 	add.w	r8, r8, #8
  403718:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40371a:	b16b      	cbz	r3, 403738 <_svfprintf_r+0x31c>
  40371c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40371e:	3301      	adds	r3, #1
  403720:	3402      	adds	r4, #2
  403722:	a91e      	add	r1, sp, #120	; 0x78
  403724:	2202      	movs	r2, #2
  403726:	2b07      	cmp	r3, #7
  403728:	9427      	str	r4, [sp, #156]	; 0x9c
  40372a:	9326      	str	r3, [sp, #152]	; 0x98
  40372c:	e888 0006 	stmia.w	r8, {r1, r2}
  403730:	f300 83d6 	bgt.w	403ee0 <_svfprintf_r+0xac4>
  403734:	f108 0808 	add.w	r8, r8, #8
  403738:	2d80      	cmp	r5, #128	; 0x80
  40373a:	f000 8315 	beq.w	403d68 <_svfprintf_r+0x94c>
  40373e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403740:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403742:	1a9f      	subs	r7, r3, r2
  403744:	2f00      	cmp	r7, #0
  403746:	dd36      	ble.n	4037b6 <_svfprintf_r+0x39a>
  403748:	2f10      	cmp	r7, #16
  40374a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40374c:	4d8e      	ldr	r5, [pc, #568]	; (403988 <_svfprintf_r+0x56c>)
  40374e:	dd27      	ble.n	4037a0 <_svfprintf_r+0x384>
  403750:	4642      	mov	r2, r8
  403752:	4621      	mov	r1, r4
  403754:	46b0      	mov	r8, r6
  403756:	f04f 0b10 	mov.w	fp, #16
  40375a:	462e      	mov	r6, r5
  40375c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40375e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403760:	e004      	b.n	40376c <_svfprintf_r+0x350>
  403762:	3f10      	subs	r7, #16
  403764:	2f10      	cmp	r7, #16
  403766:	f102 0208 	add.w	r2, r2, #8
  40376a:	dd15      	ble.n	403798 <_svfprintf_r+0x37c>
  40376c:	3301      	adds	r3, #1
  40376e:	3110      	adds	r1, #16
  403770:	2b07      	cmp	r3, #7
  403772:	9127      	str	r1, [sp, #156]	; 0x9c
  403774:	9326      	str	r3, [sp, #152]	; 0x98
  403776:	e882 0840 	stmia.w	r2, {r6, fp}
  40377a:	ddf2      	ble.n	403762 <_svfprintf_r+0x346>
  40377c:	aa25      	add	r2, sp, #148	; 0x94
  40377e:	4629      	mov	r1, r5
  403780:	4620      	mov	r0, r4
  403782:	f004 fb07 	bl	407d94 <__ssprint_r>
  403786:	2800      	cmp	r0, #0
  403788:	f47f af1a 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  40378c:	3f10      	subs	r7, #16
  40378e:	2f10      	cmp	r7, #16
  403790:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403792:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403794:	464a      	mov	r2, r9
  403796:	dce9      	bgt.n	40376c <_svfprintf_r+0x350>
  403798:	4635      	mov	r5, r6
  40379a:	460c      	mov	r4, r1
  40379c:	4646      	mov	r6, r8
  40379e:	4690      	mov	r8, r2
  4037a0:	3301      	adds	r3, #1
  4037a2:	443c      	add	r4, r7
  4037a4:	2b07      	cmp	r3, #7
  4037a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4037a8:	9326      	str	r3, [sp, #152]	; 0x98
  4037aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4037ae:	f300 8381 	bgt.w	403eb4 <_svfprintf_r+0xa98>
  4037b2:	f108 0808 	add.w	r8, r8, #8
  4037b6:	9b07      	ldr	r3, [sp, #28]
  4037b8:	05df      	lsls	r7, r3, #23
  4037ba:	f100 8268 	bmi.w	403c8e <_svfprintf_r+0x872>
  4037be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4037c2:	f8c8 6000 	str.w	r6, [r8]
  4037c6:	3301      	adds	r3, #1
  4037c8:	440c      	add	r4, r1
  4037ca:	2b07      	cmp	r3, #7
  4037cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4037ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4037d2:	9326      	str	r3, [sp, #152]	; 0x98
  4037d4:	f300 834d 	bgt.w	403e72 <_svfprintf_r+0xa56>
  4037d8:	f108 0808 	add.w	r8, r8, #8
  4037dc:	9b07      	ldr	r3, [sp, #28]
  4037de:	075b      	lsls	r3, r3, #29
  4037e0:	d53a      	bpl.n	403858 <_svfprintf_r+0x43c>
  4037e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037e4:	9a08      	ldr	r2, [sp, #32]
  4037e6:	1a9d      	subs	r5, r3, r2
  4037e8:	2d00      	cmp	r5, #0
  4037ea:	dd35      	ble.n	403858 <_svfprintf_r+0x43c>
  4037ec:	2d10      	cmp	r5, #16
  4037ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037f0:	dd20      	ble.n	403834 <_svfprintf_r+0x418>
  4037f2:	2610      	movs	r6, #16
  4037f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4037fa:	e004      	b.n	403806 <_svfprintf_r+0x3ea>
  4037fc:	3d10      	subs	r5, #16
  4037fe:	2d10      	cmp	r5, #16
  403800:	f108 0808 	add.w	r8, r8, #8
  403804:	dd16      	ble.n	403834 <_svfprintf_r+0x418>
  403806:	3301      	adds	r3, #1
  403808:	4a5e      	ldr	r2, [pc, #376]	; (403984 <_svfprintf_r+0x568>)
  40380a:	9326      	str	r3, [sp, #152]	; 0x98
  40380c:	3410      	adds	r4, #16
  40380e:	2b07      	cmp	r3, #7
  403810:	9427      	str	r4, [sp, #156]	; 0x9c
  403812:	e888 0044 	stmia.w	r8, {r2, r6}
  403816:	ddf1      	ble.n	4037fc <_svfprintf_r+0x3e0>
  403818:	aa25      	add	r2, sp, #148	; 0x94
  40381a:	4659      	mov	r1, fp
  40381c:	4638      	mov	r0, r7
  40381e:	f004 fab9 	bl	407d94 <__ssprint_r>
  403822:	2800      	cmp	r0, #0
  403824:	f47f aecc 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403828:	3d10      	subs	r5, #16
  40382a:	2d10      	cmp	r5, #16
  40382c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40382e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403830:	46c8      	mov	r8, r9
  403832:	dce8      	bgt.n	403806 <_svfprintf_r+0x3ea>
  403834:	3301      	adds	r3, #1
  403836:	4a53      	ldr	r2, [pc, #332]	; (403984 <_svfprintf_r+0x568>)
  403838:	9326      	str	r3, [sp, #152]	; 0x98
  40383a:	442c      	add	r4, r5
  40383c:	2b07      	cmp	r3, #7
  40383e:	9427      	str	r4, [sp, #156]	; 0x9c
  403840:	e888 0024 	stmia.w	r8, {r2, r5}
  403844:	dd08      	ble.n	403858 <_svfprintf_r+0x43c>
  403846:	aa25      	add	r2, sp, #148	; 0x94
  403848:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40384a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40384c:	f004 faa2 	bl	407d94 <__ssprint_r>
  403850:	2800      	cmp	r0, #0
  403852:	f47f aeb5 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403856:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403858:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40385a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40385c:	9908      	ldr	r1, [sp, #32]
  40385e:	428a      	cmp	r2, r1
  403860:	bfac      	ite	ge
  403862:	189b      	addge	r3, r3, r2
  403864:	185b      	addlt	r3, r3, r1
  403866:	9309      	str	r3, [sp, #36]	; 0x24
  403868:	2c00      	cmp	r4, #0
  40386a:	f040 830d 	bne.w	403e88 <_svfprintf_r+0xa6c>
  40386e:	2300      	movs	r3, #0
  403870:	9326      	str	r3, [sp, #152]	; 0x98
  403872:	46c8      	mov	r8, r9
  403874:	e5f9      	b.n	40346a <_svfprintf_r+0x4e>
  403876:	9311      	str	r3, [sp, #68]	; 0x44
  403878:	f01b 0320 	ands.w	r3, fp, #32
  40387c:	f040 81e3 	bne.w	403c46 <_svfprintf_r+0x82a>
  403880:	f01b 0210 	ands.w	r2, fp, #16
  403884:	f040 842e 	bne.w	4040e4 <_svfprintf_r+0xcc8>
  403888:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40388c:	f000 842a 	beq.w	4040e4 <_svfprintf_r+0xcc8>
  403890:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403892:	4613      	mov	r3, r2
  403894:	460a      	mov	r2, r1
  403896:	3204      	adds	r2, #4
  403898:	880c      	ldrh	r4, [r1, #0]
  40389a:	920f      	str	r2, [sp, #60]	; 0x3c
  40389c:	2500      	movs	r5, #0
  40389e:	e6b0      	b.n	403602 <_svfprintf_r+0x1e6>
  4038a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038a2:	9311      	str	r3, [sp, #68]	; 0x44
  4038a4:	6816      	ldr	r6, [r2, #0]
  4038a6:	2400      	movs	r4, #0
  4038a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4038ac:	1d15      	adds	r5, r2, #4
  4038ae:	2e00      	cmp	r6, #0
  4038b0:	f000 86a7 	beq.w	404602 <_svfprintf_r+0x11e6>
  4038b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4038b6:	1c53      	adds	r3, r2, #1
  4038b8:	f000 8609 	beq.w	4044ce <_svfprintf_r+0x10b2>
  4038bc:	4621      	mov	r1, r4
  4038be:	4630      	mov	r0, r6
  4038c0:	f003 fc36 	bl	407130 <memchr>
  4038c4:	2800      	cmp	r0, #0
  4038c6:	f000 86e1 	beq.w	40468c <_svfprintf_r+0x1270>
  4038ca:	1b83      	subs	r3, r0, r6
  4038cc:	930e      	str	r3, [sp, #56]	; 0x38
  4038ce:	940a      	str	r4, [sp, #40]	; 0x28
  4038d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4038d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4038d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038da:	9308      	str	r3, [sp, #32]
  4038dc:	9412      	str	r4, [sp, #72]	; 0x48
  4038de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038e2:	e6b3      	b.n	40364c <_svfprintf_r+0x230>
  4038e4:	f89a 3000 	ldrb.w	r3, [sl]
  4038e8:	2201      	movs	r2, #1
  4038ea:	212b      	movs	r1, #43	; 0x2b
  4038ec:	e5ee      	b.n	4034cc <_svfprintf_r+0xb0>
  4038ee:	f04b 0b20 	orr.w	fp, fp, #32
  4038f2:	f89a 3000 	ldrb.w	r3, [sl]
  4038f6:	e5e9      	b.n	4034cc <_svfprintf_r+0xb0>
  4038f8:	9311      	str	r3, [sp, #68]	; 0x44
  4038fa:	2a00      	cmp	r2, #0
  4038fc:	f040 8795 	bne.w	40482a <_svfprintf_r+0x140e>
  403900:	4b22      	ldr	r3, [pc, #136]	; (40398c <_svfprintf_r+0x570>)
  403902:	9318      	str	r3, [sp, #96]	; 0x60
  403904:	f01b 0f20 	tst.w	fp, #32
  403908:	f040 8111 	bne.w	403b2e <_svfprintf_r+0x712>
  40390c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40390e:	f01b 0f10 	tst.w	fp, #16
  403912:	4613      	mov	r3, r2
  403914:	f040 83e1 	bne.w	4040da <_svfprintf_r+0xcbe>
  403918:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40391c:	f000 83dd 	beq.w	4040da <_svfprintf_r+0xcbe>
  403920:	3304      	adds	r3, #4
  403922:	8814      	ldrh	r4, [r2, #0]
  403924:	930f      	str	r3, [sp, #60]	; 0x3c
  403926:	2500      	movs	r5, #0
  403928:	f01b 0f01 	tst.w	fp, #1
  40392c:	f000 810c 	beq.w	403b48 <_svfprintf_r+0x72c>
  403930:	ea54 0305 	orrs.w	r3, r4, r5
  403934:	f000 8108 	beq.w	403b48 <_svfprintf_r+0x72c>
  403938:	2330      	movs	r3, #48	; 0x30
  40393a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40393e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403942:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403946:	f04b 0b02 	orr.w	fp, fp, #2
  40394a:	2302      	movs	r3, #2
  40394c:	e659      	b.n	403602 <_svfprintf_r+0x1e6>
  40394e:	f89a 3000 	ldrb.w	r3, [sl]
  403952:	2900      	cmp	r1, #0
  403954:	f47f adba 	bne.w	4034cc <_svfprintf_r+0xb0>
  403958:	2201      	movs	r2, #1
  40395a:	2120      	movs	r1, #32
  40395c:	e5b6      	b.n	4034cc <_svfprintf_r+0xb0>
  40395e:	f04b 0b01 	orr.w	fp, fp, #1
  403962:	f89a 3000 	ldrb.w	r3, [sl]
  403966:	e5b1      	b.n	4034cc <_svfprintf_r+0xb0>
  403968:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40396a:	6823      	ldr	r3, [r4, #0]
  40396c:	930d      	str	r3, [sp, #52]	; 0x34
  40396e:	4618      	mov	r0, r3
  403970:	2800      	cmp	r0, #0
  403972:	4623      	mov	r3, r4
  403974:	f103 0304 	add.w	r3, r3, #4
  403978:	f6ff ae0a 	blt.w	403590 <_svfprintf_r+0x174>
  40397c:	930f      	str	r3, [sp, #60]	; 0x3c
  40397e:	f89a 3000 	ldrb.w	r3, [sl]
  403982:	e5a3      	b.n	4034cc <_svfprintf_r+0xb0>
  403984:	00409774 	.word	0x00409774
  403988:	00409784 	.word	0x00409784
  40398c:	00409754 	.word	0x00409754
  403990:	f04b 0b10 	orr.w	fp, fp, #16
  403994:	f01b 0f20 	tst.w	fp, #32
  403998:	9311      	str	r3, [sp, #68]	; 0x44
  40399a:	f43f ae23 	beq.w	4035e4 <_svfprintf_r+0x1c8>
  40399e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4039a0:	3507      	adds	r5, #7
  4039a2:	f025 0307 	bic.w	r3, r5, #7
  4039a6:	f103 0208 	add.w	r2, r3, #8
  4039aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4039ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4039b0:	2301      	movs	r3, #1
  4039b2:	e626      	b.n	403602 <_svfprintf_r+0x1e6>
  4039b4:	f89a 3000 	ldrb.w	r3, [sl]
  4039b8:	2b2a      	cmp	r3, #42	; 0x2a
  4039ba:	f10a 0401 	add.w	r4, sl, #1
  4039be:	f000 8727 	beq.w	404810 <_svfprintf_r+0x13f4>
  4039c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4039c6:	2809      	cmp	r0, #9
  4039c8:	46a2      	mov	sl, r4
  4039ca:	f200 86ad 	bhi.w	404728 <_svfprintf_r+0x130c>
  4039ce:	2300      	movs	r3, #0
  4039d0:	461c      	mov	r4, r3
  4039d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4039d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4039da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4039de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4039e2:	2809      	cmp	r0, #9
  4039e4:	d9f5      	bls.n	4039d2 <_svfprintf_r+0x5b6>
  4039e6:	940a      	str	r4, [sp, #40]	; 0x28
  4039e8:	e572      	b.n	4034d0 <_svfprintf_r+0xb4>
  4039ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4039ee:	f89a 3000 	ldrb.w	r3, [sl]
  4039f2:	e56b      	b.n	4034cc <_svfprintf_r+0xb0>
  4039f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4039f8:	f89a 3000 	ldrb.w	r3, [sl]
  4039fc:	e566      	b.n	4034cc <_svfprintf_r+0xb0>
  4039fe:	f89a 3000 	ldrb.w	r3, [sl]
  403a02:	2b6c      	cmp	r3, #108	; 0x6c
  403a04:	bf03      	ittte	eq
  403a06:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403a0a:	f04b 0b20 	orreq.w	fp, fp, #32
  403a0e:	f10a 0a01 	addeq.w	sl, sl, #1
  403a12:	f04b 0b10 	orrne.w	fp, fp, #16
  403a16:	e559      	b.n	4034cc <_svfprintf_r+0xb0>
  403a18:	2a00      	cmp	r2, #0
  403a1a:	f040 8711 	bne.w	404840 <_svfprintf_r+0x1424>
  403a1e:	f01b 0f20 	tst.w	fp, #32
  403a22:	f040 84f9 	bne.w	404418 <_svfprintf_r+0xffc>
  403a26:	f01b 0f10 	tst.w	fp, #16
  403a2a:	f040 84ac 	bne.w	404386 <_svfprintf_r+0xf6a>
  403a2e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403a32:	f000 84a8 	beq.w	404386 <_svfprintf_r+0xf6a>
  403a36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a38:	6813      	ldr	r3, [r2, #0]
  403a3a:	3204      	adds	r2, #4
  403a3c:	920f      	str	r2, [sp, #60]	; 0x3c
  403a3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403a42:	801a      	strh	r2, [r3, #0]
  403a44:	e511      	b.n	40346a <_svfprintf_r+0x4e>
  403a46:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a48:	4bb3      	ldr	r3, [pc, #716]	; (403d18 <_svfprintf_r+0x8fc>)
  403a4a:	680c      	ldr	r4, [r1, #0]
  403a4c:	9318      	str	r3, [sp, #96]	; 0x60
  403a4e:	2230      	movs	r2, #48	; 0x30
  403a50:	2378      	movs	r3, #120	; 0x78
  403a52:	3104      	adds	r1, #4
  403a54:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403a58:	9311      	str	r3, [sp, #68]	; 0x44
  403a5a:	f04b 0b02 	orr.w	fp, fp, #2
  403a5e:	910f      	str	r1, [sp, #60]	; 0x3c
  403a60:	2500      	movs	r5, #0
  403a62:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403a66:	2302      	movs	r3, #2
  403a68:	e5cb      	b.n	403602 <_svfprintf_r+0x1e6>
  403a6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a6c:	9311      	str	r3, [sp, #68]	; 0x44
  403a6e:	680a      	ldr	r2, [r1, #0]
  403a70:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403a74:	2300      	movs	r3, #0
  403a76:	460a      	mov	r2, r1
  403a78:	461f      	mov	r7, r3
  403a7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403a7e:	3204      	adds	r2, #4
  403a80:	2301      	movs	r3, #1
  403a82:	9308      	str	r3, [sp, #32]
  403a84:	f8cd b01c 	str.w	fp, [sp, #28]
  403a88:	970a      	str	r7, [sp, #40]	; 0x28
  403a8a:	9712      	str	r7, [sp, #72]	; 0x48
  403a8c:	920f      	str	r2, [sp, #60]	; 0x3c
  403a8e:	930e      	str	r3, [sp, #56]	; 0x38
  403a90:	ae28      	add	r6, sp, #160	; 0xa0
  403a92:	e5df      	b.n	403654 <_svfprintf_r+0x238>
  403a94:	9311      	str	r3, [sp, #68]	; 0x44
  403a96:	2a00      	cmp	r2, #0
  403a98:	f040 86ea 	bne.w	404870 <_svfprintf_r+0x1454>
  403a9c:	f01b 0f20 	tst.w	fp, #32
  403aa0:	d15d      	bne.n	403b5e <_svfprintf_r+0x742>
  403aa2:	f01b 0f10 	tst.w	fp, #16
  403aa6:	f040 8308 	bne.w	4040ba <_svfprintf_r+0xc9e>
  403aaa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403aae:	f000 8304 	beq.w	4040ba <_svfprintf_r+0xc9e>
  403ab2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ab4:	f9b1 4000 	ldrsh.w	r4, [r1]
  403ab8:	3104      	adds	r1, #4
  403aba:	17e5      	asrs	r5, r4, #31
  403abc:	4622      	mov	r2, r4
  403abe:	462b      	mov	r3, r5
  403ac0:	910f      	str	r1, [sp, #60]	; 0x3c
  403ac2:	2a00      	cmp	r2, #0
  403ac4:	f173 0300 	sbcs.w	r3, r3, #0
  403ac8:	db58      	blt.n	403b7c <_svfprintf_r+0x760>
  403aca:	990a      	ldr	r1, [sp, #40]	; 0x28
  403acc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ad0:	1c4a      	adds	r2, r1, #1
  403ad2:	f04f 0301 	mov.w	r3, #1
  403ad6:	f47f ad9b 	bne.w	403610 <_svfprintf_r+0x1f4>
  403ada:	ea54 0205 	orrs.w	r2, r4, r5
  403ade:	f000 81df 	beq.w	403ea0 <_svfprintf_r+0xa84>
  403ae2:	f8cd b01c 	str.w	fp, [sp, #28]
  403ae6:	2b01      	cmp	r3, #1
  403ae8:	f000 827b 	beq.w	403fe2 <_svfprintf_r+0xbc6>
  403aec:	2b02      	cmp	r3, #2
  403aee:	f040 8206 	bne.w	403efe <_svfprintf_r+0xae2>
  403af2:	9818      	ldr	r0, [sp, #96]	; 0x60
  403af4:	464e      	mov	r6, r9
  403af6:	0923      	lsrs	r3, r4, #4
  403af8:	f004 010f 	and.w	r1, r4, #15
  403afc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403b00:	092a      	lsrs	r2, r5, #4
  403b02:	461c      	mov	r4, r3
  403b04:	4615      	mov	r5, r2
  403b06:	5c43      	ldrb	r3, [r0, r1]
  403b08:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403b0c:	ea54 0305 	orrs.w	r3, r4, r5
  403b10:	d1f1      	bne.n	403af6 <_svfprintf_r+0x6da>
  403b12:	eba9 0306 	sub.w	r3, r9, r6
  403b16:	930e      	str	r3, [sp, #56]	; 0x38
  403b18:	e590      	b.n	40363c <_svfprintf_r+0x220>
  403b1a:	9311      	str	r3, [sp, #68]	; 0x44
  403b1c:	2a00      	cmp	r2, #0
  403b1e:	f040 86a3 	bne.w	404868 <_svfprintf_r+0x144c>
  403b22:	4b7e      	ldr	r3, [pc, #504]	; (403d1c <_svfprintf_r+0x900>)
  403b24:	9318      	str	r3, [sp, #96]	; 0x60
  403b26:	f01b 0f20 	tst.w	fp, #32
  403b2a:	f43f aeef 	beq.w	40390c <_svfprintf_r+0x4f0>
  403b2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b30:	3507      	adds	r5, #7
  403b32:	f025 0307 	bic.w	r3, r5, #7
  403b36:	f103 0208 	add.w	r2, r3, #8
  403b3a:	f01b 0f01 	tst.w	fp, #1
  403b3e:	920f      	str	r2, [sp, #60]	; 0x3c
  403b40:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b44:	f47f aef4 	bne.w	403930 <_svfprintf_r+0x514>
  403b48:	2302      	movs	r3, #2
  403b4a:	e55a      	b.n	403602 <_svfprintf_r+0x1e6>
  403b4c:	9311      	str	r3, [sp, #68]	; 0x44
  403b4e:	2a00      	cmp	r2, #0
  403b50:	f040 8686 	bne.w	404860 <_svfprintf_r+0x1444>
  403b54:	f04b 0b10 	orr.w	fp, fp, #16
  403b58:	f01b 0f20 	tst.w	fp, #32
  403b5c:	d0a1      	beq.n	403aa2 <_svfprintf_r+0x686>
  403b5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b60:	3507      	adds	r5, #7
  403b62:	f025 0507 	bic.w	r5, r5, #7
  403b66:	e9d5 2300 	ldrd	r2, r3, [r5]
  403b6a:	2a00      	cmp	r2, #0
  403b6c:	f105 0108 	add.w	r1, r5, #8
  403b70:	461d      	mov	r5, r3
  403b72:	f173 0300 	sbcs.w	r3, r3, #0
  403b76:	910f      	str	r1, [sp, #60]	; 0x3c
  403b78:	4614      	mov	r4, r2
  403b7a:	daa6      	bge.n	403aca <_svfprintf_r+0x6ae>
  403b7c:	272d      	movs	r7, #45	; 0x2d
  403b7e:	4264      	negs	r4, r4
  403b80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403b84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403b88:	2301      	movs	r3, #1
  403b8a:	e53d      	b.n	403608 <_svfprintf_r+0x1ec>
  403b8c:	9311      	str	r3, [sp, #68]	; 0x44
  403b8e:	2a00      	cmp	r2, #0
  403b90:	f040 8662 	bne.w	404858 <_svfprintf_r+0x143c>
  403b94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b96:	3507      	adds	r5, #7
  403b98:	f025 0307 	bic.w	r3, r5, #7
  403b9c:	f103 0208 	add.w	r2, r3, #8
  403ba0:	920f      	str	r2, [sp, #60]	; 0x3c
  403ba2:	681a      	ldr	r2, [r3, #0]
  403ba4:	9215      	str	r2, [sp, #84]	; 0x54
  403ba6:	685b      	ldr	r3, [r3, #4]
  403ba8:	9314      	str	r3, [sp, #80]	; 0x50
  403baa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403bac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403bae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403bb2:	4628      	mov	r0, r5
  403bb4:	4621      	mov	r1, r4
  403bb6:	f04f 32ff 	mov.w	r2, #4294967295
  403bba:	4b59      	ldr	r3, [pc, #356]	; (403d20 <_svfprintf_r+0x904>)
  403bbc:	f004 ffb8 	bl	408b30 <__aeabi_dcmpun>
  403bc0:	2800      	cmp	r0, #0
  403bc2:	f040 834a 	bne.w	40425a <_svfprintf_r+0xe3e>
  403bc6:	4628      	mov	r0, r5
  403bc8:	4621      	mov	r1, r4
  403bca:	f04f 32ff 	mov.w	r2, #4294967295
  403bce:	4b54      	ldr	r3, [pc, #336]	; (403d20 <_svfprintf_r+0x904>)
  403bd0:	f004 ff90 	bl	408af4 <__aeabi_dcmple>
  403bd4:	2800      	cmp	r0, #0
  403bd6:	f040 8340 	bne.w	40425a <_svfprintf_r+0xe3e>
  403bda:	a815      	add	r0, sp, #84	; 0x54
  403bdc:	c80d      	ldmia	r0, {r0, r2, r3}
  403bde:	9914      	ldr	r1, [sp, #80]	; 0x50
  403be0:	f004 ff7e 	bl	408ae0 <__aeabi_dcmplt>
  403be4:	2800      	cmp	r0, #0
  403be6:	f040 8530 	bne.w	40464a <_svfprintf_r+0x122e>
  403bea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403bee:	4e4d      	ldr	r6, [pc, #308]	; (403d24 <_svfprintf_r+0x908>)
  403bf0:	4b4d      	ldr	r3, [pc, #308]	; (403d28 <_svfprintf_r+0x90c>)
  403bf2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403bf6:	9007      	str	r0, [sp, #28]
  403bf8:	9811      	ldr	r0, [sp, #68]	; 0x44
  403bfa:	2203      	movs	r2, #3
  403bfc:	2100      	movs	r1, #0
  403bfe:	9208      	str	r2, [sp, #32]
  403c00:	910a      	str	r1, [sp, #40]	; 0x28
  403c02:	2847      	cmp	r0, #71	; 0x47
  403c04:	bfd8      	it	le
  403c06:	461e      	movle	r6, r3
  403c08:	920e      	str	r2, [sp, #56]	; 0x38
  403c0a:	9112      	str	r1, [sp, #72]	; 0x48
  403c0c:	e51e      	b.n	40364c <_svfprintf_r+0x230>
  403c0e:	f04b 0b08 	orr.w	fp, fp, #8
  403c12:	f89a 3000 	ldrb.w	r3, [sl]
  403c16:	e459      	b.n	4034cc <_svfprintf_r+0xb0>
  403c18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c1c:	2300      	movs	r3, #0
  403c1e:	461c      	mov	r4, r3
  403c20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403c24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403c28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403c2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403c30:	2809      	cmp	r0, #9
  403c32:	d9f5      	bls.n	403c20 <_svfprintf_r+0x804>
  403c34:	940d      	str	r4, [sp, #52]	; 0x34
  403c36:	e44b      	b.n	4034d0 <_svfprintf_r+0xb4>
  403c38:	f04b 0b10 	orr.w	fp, fp, #16
  403c3c:	9311      	str	r3, [sp, #68]	; 0x44
  403c3e:	f01b 0320 	ands.w	r3, fp, #32
  403c42:	f43f ae1d 	beq.w	403880 <_svfprintf_r+0x464>
  403c46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403c48:	3507      	adds	r5, #7
  403c4a:	f025 0307 	bic.w	r3, r5, #7
  403c4e:	f103 0208 	add.w	r2, r3, #8
  403c52:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c56:	920f      	str	r2, [sp, #60]	; 0x3c
  403c58:	2300      	movs	r3, #0
  403c5a:	e4d2      	b.n	403602 <_svfprintf_r+0x1e6>
  403c5c:	9311      	str	r3, [sp, #68]	; 0x44
  403c5e:	2a00      	cmp	r2, #0
  403c60:	f040 85e7 	bne.w	404832 <_svfprintf_r+0x1416>
  403c64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c66:	2a00      	cmp	r2, #0
  403c68:	f43f aca3 	beq.w	4035b2 <_svfprintf_r+0x196>
  403c6c:	2300      	movs	r3, #0
  403c6e:	2101      	movs	r1, #1
  403c70:	461f      	mov	r7, r3
  403c72:	9108      	str	r1, [sp, #32]
  403c74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403c78:	f8cd b01c 	str.w	fp, [sp, #28]
  403c7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403c80:	930a      	str	r3, [sp, #40]	; 0x28
  403c82:	9312      	str	r3, [sp, #72]	; 0x48
  403c84:	910e      	str	r1, [sp, #56]	; 0x38
  403c86:	ae28      	add	r6, sp, #160	; 0xa0
  403c88:	e4e4      	b.n	403654 <_svfprintf_r+0x238>
  403c8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c8c:	e534      	b.n	4036f8 <_svfprintf_r+0x2dc>
  403c8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c90:	2b65      	cmp	r3, #101	; 0x65
  403c92:	f340 80a7 	ble.w	403de4 <_svfprintf_r+0x9c8>
  403c96:	a815      	add	r0, sp, #84	; 0x54
  403c98:	c80d      	ldmia	r0, {r0, r2, r3}
  403c9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  403c9c:	f004 ff16 	bl	408acc <__aeabi_dcmpeq>
  403ca0:	2800      	cmp	r0, #0
  403ca2:	f000 8150 	beq.w	403f46 <_svfprintf_r+0xb2a>
  403ca6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ca8:	4a20      	ldr	r2, [pc, #128]	; (403d2c <_svfprintf_r+0x910>)
  403caa:	f8c8 2000 	str.w	r2, [r8]
  403cae:	3301      	adds	r3, #1
  403cb0:	3401      	adds	r4, #1
  403cb2:	2201      	movs	r2, #1
  403cb4:	2b07      	cmp	r3, #7
  403cb6:	9427      	str	r4, [sp, #156]	; 0x9c
  403cb8:	9326      	str	r3, [sp, #152]	; 0x98
  403cba:	f8c8 2004 	str.w	r2, [r8, #4]
  403cbe:	f300 836a 	bgt.w	404396 <_svfprintf_r+0xf7a>
  403cc2:	f108 0808 	add.w	r8, r8, #8
  403cc6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403cc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403cca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ccc:	4293      	cmp	r3, r2
  403cce:	db03      	blt.n	403cd8 <_svfprintf_r+0x8bc>
  403cd0:	9b07      	ldr	r3, [sp, #28]
  403cd2:	07dd      	lsls	r5, r3, #31
  403cd4:	f57f ad82 	bpl.w	4037dc <_svfprintf_r+0x3c0>
  403cd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cda:	9919      	ldr	r1, [sp, #100]	; 0x64
  403cdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403cde:	f8c8 2000 	str.w	r2, [r8]
  403ce2:	3301      	adds	r3, #1
  403ce4:	440c      	add	r4, r1
  403ce6:	2b07      	cmp	r3, #7
  403ce8:	f8c8 1004 	str.w	r1, [r8, #4]
  403cec:	9427      	str	r4, [sp, #156]	; 0x9c
  403cee:	9326      	str	r3, [sp, #152]	; 0x98
  403cf0:	f300 839e 	bgt.w	404430 <_svfprintf_r+0x1014>
  403cf4:	f108 0808 	add.w	r8, r8, #8
  403cf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403cfa:	1e5e      	subs	r6, r3, #1
  403cfc:	2e00      	cmp	r6, #0
  403cfe:	f77f ad6d 	ble.w	4037dc <_svfprintf_r+0x3c0>
  403d02:	2e10      	cmp	r6, #16
  403d04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d06:	4d0a      	ldr	r5, [pc, #40]	; (403d30 <_svfprintf_r+0x914>)
  403d08:	f340 81f5 	ble.w	4040f6 <_svfprintf_r+0xcda>
  403d0c:	4622      	mov	r2, r4
  403d0e:	2710      	movs	r7, #16
  403d10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403d14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403d16:	e013      	b.n	403d40 <_svfprintf_r+0x924>
  403d18:	00409754 	.word	0x00409754
  403d1c:	00409740 	.word	0x00409740
  403d20:	7fefffff 	.word	0x7fefffff
  403d24:	00409734 	.word	0x00409734
  403d28:	00409730 	.word	0x00409730
  403d2c:	00409770 	.word	0x00409770
  403d30:	00409784 	.word	0x00409784
  403d34:	f108 0808 	add.w	r8, r8, #8
  403d38:	3e10      	subs	r6, #16
  403d3a:	2e10      	cmp	r6, #16
  403d3c:	f340 81da 	ble.w	4040f4 <_svfprintf_r+0xcd8>
  403d40:	3301      	adds	r3, #1
  403d42:	3210      	adds	r2, #16
  403d44:	2b07      	cmp	r3, #7
  403d46:	9227      	str	r2, [sp, #156]	; 0x9c
  403d48:	9326      	str	r3, [sp, #152]	; 0x98
  403d4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d4e:	ddf1      	ble.n	403d34 <_svfprintf_r+0x918>
  403d50:	aa25      	add	r2, sp, #148	; 0x94
  403d52:	4621      	mov	r1, r4
  403d54:	4658      	mov	r0, fp
  403d56:	f004 f81d 	bl	407d94 <__ssprint_r>
  403d5a:	2800      	cmp	r0, #0
  403d5c:	f47f ac30 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403d60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d64:	46c8      	mov	r8, r9
  403d66:	e7e7      	b.n	403d38 <_svfprintf_r+0x91c>
  403d68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d6a:	9a08      	ldr	r2, [sp, #32]
  403d6c:	1a9f      	subs	r7, r3, r2
  403d6e:	2f00      	cmp	r7, #0
  403d70:	f77f ace5 	ble.w	40373e <_svfprintf_r+0x322>
  403d74:	2f10      	cmp	r7, #16
  403d76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d78:	4db6      	ldr	r5, [pc, #728]	; (404054 <_svfprintf_r+0xc38>)
  403d7a:	dd27      	ble.n	403dcc <_svfprintf_r+0x9b0>
  403d7c:	4642      	mov	r2, r8
  403d7e:	4621      	mov	r1, r4
  403d80:	46b0      	mov	r8, r6
  403d82:	f04f 0b10 	mov.w	fp, #16
  403d86:	462e      	mov	r6, r5
  403d88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d8c:	e004      	b.n	403d98 <_svfprintf_r+0x97c>
  403d8e:	3f10      	subs	r7, #16
  403d90:	2f10      	cmp	r7, #16
  403d92:	f102 0208 	add.w	r2, r2, #8
  403d96:	dd15      	ble.n	403dc4 <_svfprintf_r+0x9a8>
  403d98:	3301      	adds	r3, #1
  403d9a:	3110      	adds	r1, #16
  403d9c:	2b07      	cmp	r3, #7
  403d9e:	9127      	str	r1, [sp, #156]	; 0x9c
  403da0:	9326      	str	r3, [sp, #152]	; 0x98
  403da2:	e882 0840 	stmia.w	r2, {r6, fp}
  403da6:	ddf2      	ble.n	403d8e <_svfprintf_r+0x972>
  403da8:	aa25      	add	r2, sp, #148	; 0x94
  403daa:	4629      	mov	r1, r5
  403dac:	4620      	mov	r0, r4
  403dae:	f003 fff1 	bl	407d94 <__ssprint_r>
  403db2:	2800      	cmp	r0, #0
  403db4:	f47f ac04 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403db8:	3f10      	subs	r7, #16
  403dba:	2f10      	cmp	r7, #16
  403dbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403dbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dc0:	464a      	mov	r2, r9
  403dc2:	dce9      	bgt.n	403d98 <_svfprintf_r+0x97c>
  403dc4:	4635      	mov	r5, r6
  403dc6:	460c      	mov	r4, r1
  403dc8:	4646      	mov	r6, r8
  403dca:	4690      	mov	r8, r2
  403dcc:	3301      	adds	r3, #1
  403dce:	443c      	add	r4, r7
  403dd0:	2b07      	cmp	r3, #7
  403dd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403dd4:	9326      	str	r3, [sp, #152]	; 0x98
  403dd6:	e888 00a0 	stmia.w	r8, {r5, r7}
  403dda:	f300 8232 	bgt.w	404242 <_svfprintf_r+0xe26>
  403dde:	f108 0808 	add.w	r8, r8, #8
  403de2:	e4ac      	b.n	40373e <_svfprintf_r+0x322>
  403de4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403de6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403de8:	2b01      	cmp	r3, #1
  403dea:	f340 81fe 	ble.w	4041ea <_svfprintf_r+0xdce>
  403dee:	3701      	adds	r7, #1
  403df0:	3401      	adds	r4, #1
  403df2:	2301      	movs	r3, #1
  403df4:	2f07      	cmp	r7, #7
  403df6:	9427      	str	r4, [sp, #156]	; 0x9c
  403df8:	9726      	str	r7, [sp, #152]	; 0x98
  403dfa:	f8c8 6000 	str.w	r6, [r8]
  403dfe:	f8c8 3004 	str.w	r3, [r8, #4]
  403e02:	f300 8203 	bgt.w	40420c <_svfprintf_r+0xdf0>
  403e06:	f108 0808 	add.w	r8, r8, #8
  403e0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403e0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403e0e:	f8c8 3000 	str.w	r3, [r8]
  403e12:	3701      	adds	r7, #1
  403e14:	4414      	add	r4, r2
  403e16:	2f07      	cmp	r7, #7
  403e18:	9427      	str	r4, [sp, #156]	; 0x9c
  403e1a:	9726      	str	r7, [sp, #152]	; 0x98
  403e1c:	f8c8 2004 	str.w	r2, [r8, #4]
  403e20:	f300 8200 	bgt.w	404224 <_svfprintf_r+0xe08>
  403e24:	f108 0808 	add.w	r8, r8, #8
  403e28:	a815      	add	r0, sp, #84	; 0x54
  403e2a:	c80d      	ldmia	r0, {r0, r2, r3}
  403e2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  403e2e:	f004 fe4d 	bl	408acc <__aeabi_dcmpeq>
  403e32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e34:	2800      	cmp	r0, #0
  403e36:	f040 8101 	bne.w	40403c <_svfprintf_r+0xc20>
  403e3a:	3b01      	subs	r3, #1
  403e3c:	3701      	adds	r7, #1
  403e3e:	3601      	adds	r6, #1
  403e40:	441c      	add	r4, r3
  403e42:	2f07      	cmp	r7, #7
  403e44:	9726      	str	r7, [sp, #152]	; 0x98
  403e46:	9427      	str	r4, [sp, #156]	; 0x9c
  403e48:	f8c8 6000 	str.w	r6, [r8]
  403e4c:	f8c8 3004 	str.w	r3, [r8, #4]
  403e50:	f300 8127 	bgt.w	4040a2 <_svfprintf_r+0xc86>
  403e54:	f108 0808 	add.w	r8, r8, #8
  403e58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403e5a:	f8c8 2004 	str.w	r2, [r8, #4]
  403e5e:	3701      	adds	r7, #1
  403e60:	4414      	add	r4, r2
  403e62:	ab21      	add	r3, sp, #132	; 0x84
  403e64:	2f07      	cmp	r7, #7
  403e66:	9427      	str	r4, [sp, #156]	; 0x9c
  403e68:	9726      	str	r7, [sp, #152]	; 0x98
  403e6a:	f8c8 3000 	str.w	r3, [r8]
  403e6e:	f77f acb3 	ble.w	4037d8 <_svfprintf_r+0x3bc>
  403e72:	aa25      	add	r2, sp, #148	; 0x94
  403e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e76:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e78:	f003 ff8c 	bl	407d94 <__ssprint_r>
  403e7c:	2800      	cmp	r0, #0
  403e7e:	f47f ab9f 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403e82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e84:	46c8      	mov	r8, r9
  403e86:	e4a9      	b.n	4037dc <_svfprintf_r+0x3c0>
  403e88:	aa25      	add	r2, sp, #148	; 0x94
  403e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e8e:	f003 ff81 	bl	407d94 <__ssprint_r>
  403e92:	2800      	cmp	r0, #0
  403e94:	f43f aceb 	beq.w	40386e <_svfprintf_r+0x452>
  403e98:	f7ff bb92 	b.w	4035c0 <_svfprintf_r+0x1a4>
  403e9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403ea0:	2b01      	cmp	r3, #1
  403ea2:	f000 8134 	beq.w	40410e <_svfprintf_r+0xcf2>
  403ea6:	2b02      	cmp	r3, #2
  403ea8:	d125      	bne.n	403ef6 <_svfprintf_r+0xada>
  403eaa:	f8cd b01c 	str.w	fp, [sp, #28]
  403eae:	2400      	movs	r4, #0
  403eb0:	2500      	movs	r5, #0
  403eb2:	e61e      	b.n	403af2 <_svfprintf_r+0x6d6>
  403eb4:	aa25      	add	r2, sp, #148	; 0x94
  403eb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403eb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403eba:	f003 ff6b 	bl	407d94 <__ssprint_r>
  403ebe:	2800      	cmp	r0, #0
  403ec0:	f47f ab7e 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403ec4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ec6:	46c8      	mov	r8, r9
  403ec8:	e475      	b.n	4037b6 <_svfprintf_r+0x39a>
  403eca:	aa25      	add	r2, sp, #148	; 0x94
  403ecc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ece:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ed0:	f003 ff60 	bl	407d94 <__ssprint_r>
  403ed4:	2800      	cmp	r0, #0
  403ed6:	f47f ab73 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403eda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403edc:	46c8      	mov	r8, r9
  403ede:	e41b      	b.n	403718 <_svfprintf_r+0x2fc>
  403ee0:	aa25      	add	r2, sp, #148	; 0x94
  403ee2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ee4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ee6:	f003 ff55 	bl	407d94 <__ssprint_r>
  403eea:	2800      	cmp	r0, #0
  403eec:	f47f ab68 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403ef0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ef2:	46c8      	mov	r8, r9
  403ef4:	e420      	b.n	403738 <_svfprintf_r+0x31c>
  403ef6:	f8cd b01c 	str.w	fp, [sp, #28]
  403efa:	2400      	movs	r4, #0
  403efc:	2500      	movs	r5, #0
  403efe:	4649      	mov	r1, r9
  403f00:	e000      	b.n	403f04 <_svfprintf_r+0xae8>
  403f02:	4631      	mov	r1, r6
  403f04:	08e2      	lsrs	r2, r4, #3
  403f06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403f0a:	08e8      	lsrs	r0, r5, #3
  403f0c:	f004 0307 	and.w	r3, r4, #7
  403f10:	4605      	mov	r5, r0
  403f12:	4614      	mov	r4, r2
  403f14:	3330      	adds	r3, #48	; 0x30
  403f16:	ea54 0205 	orrs.w	r2, r4, r5
  403f1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  403f1e:	f101 36ff 	add.w	r6, r1, #4294967295
  403f22:	d1ee      	bne.n	403f02 <_svfprintf_r+0xae6>
  403f24:	9a07      	ldr	r2, [sp, #28]
  403f26:	07d2      	lsls	r2, r2, #31
  403f28:	f57f adf3 	bpl.w	403b12 <_svfprintf_r+0x6f6>
  403f2c:	2b30      	cmp	r3, #48	; 0x30
  403f2e:	f43f adf0 	beq.w	403b12 <_svfprintf_r+0x6f6>
  403f32:	3902      	subs	r1, #2
  403f34:	2330      	movs	r3, #48	; 0x30
  403f36:	f806 3c01 	strb.w	r3, [r6, #-1]
  403f3a:	eba9 0301 	sub.w	r3, r9, r1
  403f3e:	930e      	str	r3, [sp, #56]	; 0x38
  403f40:	460e      	mov	r6, r1
  403f42:	f7ff bb7b 	b.w	40363c <_svfprintf_r+0x220>
  403f46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403f48:	2900      	cmp	r1, #0
  403f4a:	f340 822e 	ble.w	4043aa <_svfprintf_r+0xf8e>
  403f4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403f52:	4293      	cmp	r3, r2
  403f54:	bfa8      	it	ge
  403f56:	4613      	movge	r3, r2
  403f58:	2b00      	cmp	r3, #0
  403f5a:	461f      	mov	r7, r3
  403f5c:	dd0d      	ble.n	403f7a <_svfprintf_r+0xb5e>
  403f5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f60:	f8c8 6000 	str.w	r6, [r8]
  403f64:	3301      	adds	r3, #1
  403f66:	443c      	add	r4, r7
  403f68:	2b07      	cmp	r3, #7
  403f6a:	9427      	str	r4, [sp, #156]	; 0x9c
  403f6c:	f8c8 7004 	str.w	r7, [r8, #4]
  403f70:	9326      	str	r3, [sp, #152]	; 0x98
  403f72:	f300 831f 	bgt.w	4045b4 <_svfprintf_r+0x1198>
  403f76:	f108 0808 	add.w	r8, r8, #8
  403f7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f7c:	2f00      	cmp	r7, #0
  403f7e:	bfa8      	it	ge
  403f80:	1bdb      	subge	r3, r3, r7
  403f82:	2b00      	cmp	r3, #0
  403f84:	461f      	mov	r7, r3
  403f86:	f340 80d6 	ble.w	404136 <_svfprintf_r+0xd1a>
  403f8a:	2f10      	cmp	r7, #16
  403f8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f8e:	4d31      	ldr	r5, [pc, #196]	; (404054 <_svfprintf_r+0xc38>)
  403f90:	f340 81ed 	ble.w	40436e <_svfprintf_r+0xf52>
  403f94:	4642      	mov	r2, r8
  403f96:	4621      	mov	r1, r4
  403f98:	46b0      	mov	r8, r6
  403f9a:	f04f 0b10 	mov.w	fp, #16
  403f9e:	462e      	mov	r6, r5
  403fa0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fa2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403fa4:	e004      	b.n	403fb0 <_svfprintf_r+0xb94>
  403fa6:	3208      	adds	r2, #8
  403fa8:	3f10      	subs	r7, #16
  403faa:	2f10      	cmp	r7, #16
  403fac:	f340 81db 	ble.w	404366 <_svfprintf_r+0xf4a>
  403fb0:	3301      	adds	r3, #1
  403fb2:	3110      	adds	r1, #16
  403fb4:	2b07      	cmp	r3, #7
  403fb6:	9127      	str	r1, [sp, #156]	; 0x9c
  403fb8:	9326      	str	r3, [sp, #152]	; 0x98
  403fba:	e882 0840 	stmia.w	r2, {r6, fp}
  403fbe:	ddf2      	ble.n	403fa6 <_svfprintf_r+0xb8a>
  403fc0:	aa25      	add	r2, sp, #148	; 0x94
  403fc2:	4629      	mov	r1, r5
  403fc4:	4620      	mov	r0, r4
  403fc6:	f003 fee5 	bl	407d94 <__ssprint_r>
  403fca:	2800      	cmp	r0, #0
  403fcc:	f47f aaf8 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  403fd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403fd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fd4:	464a      	mov	r2, r9
  403fd6:	e7e7      	b.n	403fa8 <_svfprintf_r+0xb8c>
  403fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fda:	930e      	str	r3, [sp, #56]	; 0x38
  403fdc:	464e      	mov	r6, r9
  403fde:	f7ff bb2d 	b.w	40363c <_svfprintf_r+0x220>
  403fe2:	2d00      	cmp	r5, #0
  403fe4:	bf08      	it	eq
  403fe6:	2c0a      	cmpeq	r4, #10
  403fe8:	f0c0 808f 	bcc.w	40410a <_svfprintf_r+0xcee>
  403fec:	464e      	mov	r6, r9
  403fee:	4620      	mov	r0, r4
  403ff0:	4629      	mov	r1, r5
  403ff2:	220a      	movs	r2, #10
  403ff4:	2300      	movs	r3, #0
  403ff6:	f004 fdd9 	bl	408bac <__aeabi_uldivmod>
  403ffa:	3230      	adds	r2, #48	; 0x30
  403ffc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404000:	4620      	mov	r0, r4
  404002:	4629      	mov	r1, r5
  404004:	2300      	movs	r3, #0
  404006:	220a      	movs	r2, #10
  404008:	f004 fdd0 	bl	408bac <__aeabi_uldivmod>
  40400c:	4604      	mov	r4, r0
  40400e:	460d      	mov	r5, r1
  404010:	ea54 0305 	orrs.w	r3, r4, r5
  404014:	d1eb      	bne.n	403fee <_svfprintf_r+0xbd2>
  404016:	eba9 0306 	sub.w	r3, r9, r6
  40401a:	930e      	str	r3, [sp, #56]	; 0x38
  40401c:	f7ff bb0e 	b.w	40363c <_svfprintf_r+0x220>
  404020:	aa25      	add	r2, sp, #148	; 0x94
  404022:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404024:	980c      	ldr	r0, [sp, #48]	; 0x30
  404026:	f003 feb5 	bl	407d94 <__ssprint_r>
  40402a:	2800      	cmp	r0, #0
  40402c:	f47f aac8 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404030:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404034:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404036:	46c8      	mov	r8, r9
  404038:	f7ff bb5e 	b.w	4036f8 <_svfprintf_r+0x2dc>
  40403c:	1e5e      	subs	r6, r3, #1
  40403e:	2e00      	cmp	r6, #0
  404040:	f77f af0a 	ble.w	403e58 <_svfprintf_r+0xa3c>
  404044:	2e10      	cmp	r6, #16
  404046:	4d03      	ldr	r5, [pc, #12]	; (404054 <_svfprintf_r+0xc38>)
  404048:	dd22      	ble.n	404090 <_svfprintf_r+0xc74>
  40404a:	4622      	mov	r2, r4
  40404c:	f04f 0b10 	mov.w	fp, #16
  404050:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404052:	e006      	b.n	404062 <_svfprintf_r+0xc46>
  404054:	00409784 	.word	0x00409784
  404058:	3e10      	subs	r6, #16
  40405a:	2e10      	cmp	r6, #16
  40405c:	f108 0808 	add.w	r8, r8, #8
  404060:	dd15      	ble.n	40408e <_svfprintf_r+0xc72>
  404062:	3701      	adds	r7, #1
  404064:	3210      	adds	r2, #16
  404066:	2f07      	cmp	r7, #7
  404068:	9227      	str	r2, [sp, #156]	; 0x9c
  40406a:	9726      	str	r7, [sp, #152]	; 0x98
  40406c:	e888 0820 	stmia.w	r8, {r5, fp}
  404070:	ddf2      	ble.n	404058 <_svfprintf_r+0xc3c>
  404072:	aa25      	add	r2, sp, #148	; 0x94
  404074:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404076:	4620      	mov	r0, r4
  404078:	f003 fe8c 	bl	407d94 <__ssprint_r>
  40407c:	2800      	cmp	r0, #0
  40407e:	f47f aa9f 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404082:	3e10      	subs	r6, #16
  404084:	2e10      	cmp	r6, #16
  404086:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404088:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40408a:	46c8      	mov	r8, r9
  40408c:	dce9      	bgt.n	404062 <_svfprintf_r+0xc46>
  40408e:	4614      	mov	r4, r2
  404090:	3701      	adds	r7, #1
  404092:	4434      	add	r4, r6
  404094:	2f07      	cmp	r7, #7
  404096:	9427      	str	r4, [sp, #156]	; 0x9c
  404098:	9726      	str	r7, [sp, #152]	; 0x98
  40409a:	e888 0060 	stmia.w	r8, {r5, r6}
  40409e:	f77f aed9 	ble.w	403e54 <_svfprintf_r+0xa38>
  4040a2:	aa25      	add	r2, sp, #148	; 0x94
  4040a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040a8:	f003 fe74 	bl	407d94 <__ssprint_r>
  4040ac:	2800      	cmp	r0, #0
  4040ae:	f47f aa87 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4040b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040b4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4040b6:	46c8      	mov	r8, r9
  4040b8:	e6ce      	b.n	403e58 <_svfprintf_r+0xa3c>
  4040ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4040bc:	6814      	ldr	r4, [r2, #0]
  4040be:	4613      	mov	r3, r2
  4040c0:	3304      	adds	r3, #4
  4040c2:	17e5      	asrs	r5, r4, #31
  4040c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4040c6:	4622      	mov	r2, r4
  4040c8:	462b      	mov	r3, r5
  4040ca:	e4fa      	b.n	403ac2 <_svfprintf_r+0x6a6>
  4040cc:	3204      	adds	r2, #4
  4040ce:	681c      	ldr	r4, [r3, #0]
  4040d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4040d2:	2301      	movs	r3, #1
  4040d4:	2500      	movs	r5, #0
  4040d6:	f7ff ba94 	b.w	403602 <_svfprintf_r+0x1e6>
  4040da:	681c      	ldr	r4, [r3, #0]
  4040dc:	3304      	adds	r3, #4
  4040de:	930f      	str	r3, [sp, #60]	; 0x3c
  4040e0:	2500      	movs	r5, #0
  4040e2:	e421      	b.n	403928 <_svfprintf_r+0x50c>
  4040e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040e6:	460a      	mov	r2, r1
  4040e8:	3204      	adds	r2, #4
  4040ea:	680c      	ldr	r4, [r1, #0]
  4040ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4040ee:	2500      	movs	r5, #0
  4040f0:	f7ff ba87 	b.w	403602 <_svfprintf_r+0x1e6>
  4040f4:	4614      	mov	r4, r2
  4040f6:	3301      	adds	r3, #1
  4040f8:	4434      	add	r4, r6
  4040fa:	2b07      	cmp	r3, #7
  4040fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4040fe:	9326      	str	r3, [sp, #152]	; 0x98
  404100:	e888 0060 	stmia.w	r8, {r5, r6}
  404104:	f77f ab68 	ble.w	4037d8 <_svfprintf_r+0x3bc>
  404108:	e6b3      	b.n	403e72 <_svfprintf_r+0xa56>
  40410a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40410e:	f8cd b01c 	str.w	fp, [sp, #28]
  404112:	ae42      	add	r6, sp, #264	; 0x108
  404114:	3430      	adds	r4, #48	; 0x30
  404116:	2301      	movs	r3, #1
  404118:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40411c:	930e      	str	r3, [sp, #56]	; 0x38
  40411e:	f7ff ba8d 	b.w	40363c <_svfprintf_r+0x220>
  404122:	aa25      	add	r2, sp, #148	; 0x94
  404124:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404126:	980c      	ldr	r0, [sp, #48]	; 0x30
  404128:	f003 fe34 	bl	407d94 <__ssprint_r>
  40412c:	2800      	cmp	r0, #0
  40412e:	f47f aa47 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404132:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404134:	46c8      	mov	r8, r9
  404136:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40413a:	429a      	cmp	r2, r3
  40413c:	db44      	blt.n	4041c8 <_svfprintf_r+0xdac>
  40413e:	9b07      	ldr	r3, [sp, #28]
  404140:	07d9      	lsls	r1, r3, #31
  404142:	d441      	bmi.n	4041c8 <_svfprintf_r+0xdac>
  404144:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404146:	9812      	ldr	r0, [sp, #72]	; 0x48
  404148:	1a9a      	subs	r2, r3, r2
  40414a:	1a1d      	subs	r5, r3, r0
  40414c:	4295      	cmp	r5, r2
  40414e:	bfa8      	it	ge
  404150:	4615      	movge	r5, r2
  404152:	2d00      	cmp	r5, #0
  404154:	dd0e      	ble.n	404174 <_svfprintf_r+0xd58>
  404156:	9926      	ldr	r1, [sp, #152]	; 0x98
  404158:	f8c8 5004 	str.w	r5, [r8, #4]
  40415c:	3101      	adds	r1, #1
  40415e:	4406      	add	r6, r0
  404160:	442c      	add	r4, r5
  404162:	2907      	cmp	r1, #7
  404164:	f8c8 6000 	str.w	r6, [r8]
  404168:	9427      	str	r4, [sp, #156]	; 0x9c
  40416a:	9126      	str	r1, [sp, #152]	; 0x98
  40416c:	f300 823b 	bgt.w	4045e6 <_svfprintf_r+0x11ca>
  404170:	f108 0808 	add.w	r8, r8, #8
  404174:	2d00      	cmp	r5, #0
  404176:	bfac      	ite	ge
  404178:	1b56      	subge	r6, r2, r5
  40417a:	4616      	movlt	r6, r2
  40417c:	2e00      	cmp	r6, #0
  40417e:	f77f ab2d 	ble.w	4037dc <_svfprintf_r+0x3c0>
  404182:	2e10      	cmp	r6, #16
  404184:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404186:	4db0      	ldr	r5, [pc, #704]	; (404448 <_svfprintf_r+0x102c>)
  404188:	ddb5      	ble.n	4040f6 <_svfprintf_r+0xcda>
  40418a:	4622      	mov	r2, r4
  40418c:	2710      	movs	r7, #16
  40418e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404192:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404194:	e004      	b.n	4041a0 <_svfprintf_r+0xd84>
  404196:	f108 0808 	add.w	r8, r8, #8
  40419a:	3e10      	subs	r6, #16
  40419c:	2e10      	cmp	r6, #16
  40419e:	dda9      	ble.n	4040f4 <_svfprintf_r+0xcd8>
  4041a0:	3301      	adds	r3, #1
  4041a2:	3210      	adds	r2, #16
  4041a4:	2b07      	cmp	r3, #7
  4041a6:	9227      	str	r2, [sp, #156]	; 0x9c
  4041a8:	9326      	str	r3, [sp, #152]	; 0x98
  4041aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4041ae:	ddf2      	ble.n	404196 <_svfprintf_r+0xd7a>
  4041b0:	aa25      	add	r2, sp, #148	; 0x94
  4041b2:	4621      	mov	r1, r4
  4041b4:	4658      	mov	r0, fp
  4041b6:	f003 fded 	bl	407d94 <__ssprint_r>
  4041ba:	2800      	cmp	r0, #0
  4041bc:	f47f aa00 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4041c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041c4:	46c8      	mov	r8, r9
  4041c6:	e7e8      	b.n	40419a <_svfprintf_r+0xd7e>
  4041c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4041cc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4041ce:	f8c8 1000 	str.w	r1, [r8]
  4041d2:	3301      	adds	r3, #1
  4041d4:	4404      	add	r4, r0
  4041d6:	2b07      	cmp	r3, #7
  4041d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4041da:	f8c8 0004 	str.w	r0, [r8, #4]
  4041de:	9326      	str	r3, [sp, #152]	; 0x98
  4041e0:	f300 81f5 	bgt.w	4045ce <_svfprintf_r+0x11b2>
  4041e4:	f108 0808 	add.w	r8, r8, #8
  4041e8:	e7ac      	b.n	404144 <_svfprintf_r+0xd28>
  4041ea:	9b07      	ldr	r3, [sp, #28]
  4041ec:	07da      	lsls	r2, r3, #31
  4041ee:	f53f adfe 	bmi.w	403dee <_svfprintf_r+0x9d2>
  4041f2:	3701      	adds	r7, #1
  4041f4:	3401      	adds	r4, #1
  4041f6:	2301      	movs	r3, #1
  4041f8:	2f07      	cmp	r7, #7
  4041fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4041fc:	9726      	str	r7, [sp, #152]	; 0x98
  4041fe:	f8c8 6000 	str.w	r6, [r8]
  404202:	f8c8 3004 	str.w	r3, [r8, #4]
  404206:	f77f ae25 	ble.w	403e54 <_svfprintf_r+0xa38>
  40420a:	e74a      	b.n	4040a2 <_svfprintf_r+0xc86>
  40420c:	aa25      	add	r2, sp, #148	; 0x94
  40420e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404210:	980c      	ldr	r0, [sp, #48]	; 0x30
  404212:	f003 fdbf 	bl	407d94 <__ssprint_r>
  404216:	2800      	cmp	r0, #0
  404218:	f47f a9d2 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  40421c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40421e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404220:	46c8      	mov	r8, r9
  404222:	e5f2      	b.n	403e0a <_svfprintf_r+0x9ee>
  404224:	aa25      	add	r2, sp, #148	; 0x94
  404226:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404228:	980c      	ldr	r0, [sp, #48]	; 0x30
  40422a:	f003 fdb3 	bl	407d94 <__ssprint_r>
  40422e:	2800      	cmp	r0, #0
  404230:	f47f a9c6 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404234:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404236:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404238:	46c8      	mov	r8, r9
  40423a:	e5f5      	b.n	403e28 <_svfprintf_r+0xa0c>
  40423c:	464e      	mov	r6, r9
  40423e:	f7ff b9fd 	b.w	40363c <_svfprintf_r+0x220>
  404242:	aa25      	add	r2, sp, #148	; 0x94
  404244:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404246:	980c      	ldr	r0, [sp, #48]	; 0x30
  404248:	f003 fda4 	bl	407d94 <__ssprint_r>
  40424c:	2800      	cmp	r0, #0
  40424e:	f47f a9b7 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404252:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404254:	46c8      	mov	r8, r9
  404256:	f7ff ba72 	b.w	40373e <_svfprintf_r+0x322>
  40425a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40425c:	4622      	mov	r2, r4
  40425e:	4620      	mov	r0, r4
  404260:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404262:	4623      	mov	r3, r4
  404264:	4621      	mov	r1, r4
  404266:	f004 fc63 	bl	408b30 <__aeabi_dcmpun>
  40426a:	2800      	cmp	r0, #0
  40426c:	f040 8286 	bne.w	40477c <_svfprintf_r+0x1360>
  404270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404272:	3301      	adds	r3, #1
  404274:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404276:	f023 0320 	bic.w	r3, r3, #32
  40427a:	930e      	str	r3, [sp, #56]	; 0x38
  40427c:	f000 81e2 	beq.w	404644 <_svfprintf_r+0x1228>
  404280:	2b47      	cmp	r3, #71	; 0x47
  404282:	f000 811e 	beq.w	4044c2 <_svfprintf_r+0x10a6>
  404286:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40428a:	9307      	str	r3, [sp, #28]
  40428c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40428e:	1e1f      	subs	r7, r3, #0
  404290:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404292:	9308      	str	r3, [sp, #32]
  404294:	bfbb      	ittet	lt
  404296:	463b      	movlt	r3, r7
  404298:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40429c:	2300      	movge	r3, #0
  40429e:	232d      	movlt	r3, #45	; 0x2d
  4042a0:	9310      	str	r3, [sp, #64]	; 0x40
  4042a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042a4:	2b66      	cmp	r3, #102	; 0x66
  4042a6:	f000 81bb 	beq.w	404620 <_svfprintf_r+0x1204>
  4042aa:	2b46      	cmp	r3, #70	; 0x46
  4042ac:	f000 80df 	beq.w	40446e <_svfprintf_r+0x1052>
  4042b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042b2:	9a08      	ldr	r2, [sp, #32]
  4042b4:	2b45      	cmp	r3, #69	; 0x45
  4042b6:	bf0c      	ite	eq
  4042b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4042ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4042bc:	a823      	add	r0, sp, #140	; 0x8c
  4042be:	a920      	add	r1, sp, #128	; 0x80
  4042c0:	bf08      	it	eq
  4042c2:	1c5d      	addeq	r5, r3, #1
  4042c4:	9004      	str	r0, [sp, #16]
  4042c6:	9103      	str	r1, [sp, #12]
  4042c8:	a81f      	add	r0, sp, #124	; 0x7c
  4042ca:	2102      	movs	r1, #2
  4042cc:	463b      	mov	r3, r7
  4042ce:	9002      	str	r0, [sp, #8]
  4042d0:	9501      	str	r5, [sp, #4]
  4042d2:	9100      	str	r1, [sp, #0]
  4042d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042d6:	f001 faa3 	bl	405820 <_dtoa_r>
  4042da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042dc:	2b67      	cmp	r3, #103	; 0x67
  4042de:	4606      	mov	r6, r0
  4042e0:	f040 81e0 	bne.w	4046a4 <_svfprintf_r+0x1288>
  4042e4:	f01b 0f01 	tst.w	fp, #1
  4042e8:	f000 8246 	beq.w	404778 <_svfprintf_r+0x135c>
  4042ec:	1974      	adds	r4, r6, r5
  4042ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4042f0:	9808      	ldr	r0, [sp, #32]
  4042f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4042f4:	4639      	mov	r1, r7
  4042f6:	f004 fbe9 	bl	408acc <__aeabi_dcmpeq>
  4042fa:	2800      	cmp	r0, #0
  4042fc:	f040 8165 	bne.w	4045ca <_svfprintf_r+0x11ae>
  404300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404302:	42a3      	cmp	r3, r4
  404304:	d206      	bcs.n	404314 <_svfprintf_r+0xef8>
  404306:	2130      	movs	r1, #48	; 0x30
  404308:	1c5a      	adds	r2, r3, #1
  40430a:	9223      	str	r2, [sp, #140]	; 0x8c
  40430c:	7019      	strb	r1, [r3, #0]
  40430e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404310:	429c      	cmp	r4, r3
  404312:	d8f9      	bhi.n	404308 <_svfprintf_r+0xeec>
  404314:	1b9b      	subs	r3, r3, r6
  404316:	9313      	str	r3, [sp, #76]	; 0x4c
  404318:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40431a:	2b47      	cmp	r3, #71	; 0x47
  40431c:	f000 80e9 	beq.w	4044f2 <_svfprintf_r+0x10d6>
  404320:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404322:	2b65      	cmp	r3, #101	; 0x65
  404324:	f340 81cd 	ble.w	4046c2 <_svfprintf_r+0x12a6>
  404328:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40432a:	2b66      	cmp	r3, #102	; 0x66
  40432c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40432e:	9312      	str	r3, [sp, #72]	; 0x48
  404330:	f000 819e 	beq.w	404670 <_svfprintf_r+0x1254>
  404334:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404336:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404338:	4619      	mov	r1, r3
  40433a:	4291      	cmp	r1, r2
  40433c:	f300 818a 	bgt.w	404654 <_svfprintf_r+0x1238>
  404340:	f01b 0f01 	tst.w	fp, #1
  404344:	f040 8213 	bne.w	40476e <_svfprintf_r+0x1352>
  404348:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40434c:	9308      	str	r3, [sp, #32]
  40434e:	2367      	movs	r3, #103	; 0x67
  404350:	920e      	str	r2, [sp, #56]	; 0x38
  404352:	9311      	str	r3, [sp, #68]	; 0x44
  404354:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404356:	2b00      	cmp	r3, #0
  404358:	f040 80c4 	bne.w	4044e4 <_svfprintf_r+0x10c8>
  40435c:	930a      	str	r3, [sp, #40]	; 0x28
  40435e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404362:	f7ff b973 	b.w	40364c <_svfprintf_r+0x230>
  404366:	4635      	mov	r5, r6
  404368:	460c      	mov	r4, r1
  40436a:	4646      	mov	r6, r8
  40436c:	4690      	mov	r8, r2
  40436e:	3301      	adds	r3, #1
  404370:	443c      	add	r4, r7
  404372:	2b07      	cmp	r3, #7
  404374:	9427      	str	r4, [sp, #156]	; 0x9c
  404376:	9326      	str	r3, [sp, #152]	; 0x98
  404378:	e888 00a0 	stmia.w	r8, {r5, r7}
  40437c:	f73f aed1 	bgt.w	404122 <_svfprintf_r+0xd06>
  404380:	f108 0808 	add.w	r8, r8, #8
  404384:	e6d7      	b.n	404136 <_svfprintf_r+0xd1a>
  404386:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404388:	6813      	ldr	r3, [r2, #0]
  40438a:	3204      	adds	r2, #4
  40438c:	920f      	str	r2, [sp, #60]	; 0x3c
  40438e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404390:	601a      	str	r2, [r3, #0]
  404392:	f7ff b86a 	b.w	40346a <_svfprintf_r+0x4e>
  404396:	aa25      	add	r2, sp, #148	; 0x94
  404398:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40439a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40439c:	f003 fcfa 	bl	407d94 <__ssprint_r>
  4043a0:	2800      	cmp	r0, #0
  4043a2:	f47f a90d 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4043a6:	46c8      	mov	r8, r9
  4043a8:	e48d      	b.n	403cc6 <_svfprintf_r+0x8aa>
  4043aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043ac:	4a27      	ldr	r2, [pc, #156]	; (40444c <_svfprintf_r+0x1030>)
  4043ae:	f8c8 2000 	str.w	r2, [r8]
  4043b2:	3301      	adds	r3, #1
  4043b4:	3401      	adds	r4, #1
  4043b6:	2201      	movs	r2, #1
  4043b8:	2b07      	cmp	r3, #7
  4043ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4043bc:	9326      	str	r3, [sp, #152]	; 0x98
  4043be:	f8c8 2004 	str.w	r2, [r8, #4]
  4043c2:	dc72      	bgt.n	4044aa <_svfprintf_r+0x108e>
  4043c4:	f108 0808 	add.w	r8, r8, #8
  4043c8:	b929      	cbnz	r1, 4043d6 <_svfprintf_r+0xfba>
  4043ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4043cc:	b91b      	cbnz	r3, 4043d6 <_svfprintf_r+0xfba>
  4043ce:	9b07      	ldr	r3, [sp, #28]
  4043d0:	07d8      	lsls	r0, r3, #31
  4043d2:	f57f aa03 	bpl.w	4037dc <_svfprintf_r+0x3c0>
  4043d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4043da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4043dc:	f8c8 2000 	str.w	r2, [r8]
  4043e0:	3301      	adds	r3, #1
  4043e2:	4602      	mov	r2, r0
  4043e4:	4422      	add	r2, r4
  4043e6:	2b07      	cmp	r3, #7
  4043e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4043ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4043ee:	9326      	str	r3, [sp, #152]	; 0x98
  4043f0:	f300 818d 	bgt.w	40470e <_svfprintf_r+0x12f2>
  4043f4:	f108 0808 	add.w	r8, r8, #8
  4043f8:	2900      	cmp	r1, #0
  4043fa:	f2c0 8165 	blt.w	4046c8 <_svfprintf_r+0x12ac>
  4043fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404400:	f8c8 6000 	str.w	r6, [r8]
  404404:	3301      	adds	r3, #1
  404406:	188c      	adds	r4, r1, r2
  404408:	2b07      	cmp	r3, #7
  40440a:	9427      	str	r4, [sp, #156]	; 0x9c
  40440c:	9326      	str	r3, [sp, #152]	; 0x98
  40440e:	f8c8 1004 	str.w	r1, [r8, #4]
  404412:	f77f a9e1 	ble.w	4037d8 <_svfprintf_r+0x3bc>
  404416:	e52c      	b.n	403e72 <_svfprintf_r+0xa56>
  404418:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40441a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40441c:	6813      	ldr	r3, [r2, #0]
  40441e:	17cd      	asrs	r5, r1, #31
  404420:	4608      	mov	r0, r1
  404422:	3204      	adds	r2, #4
  404424:	4629      	mov	r1, r5
  404426:	920f      	str	r2, [sp, #60]	; 0x3c
  404428:	e9c3 0100 	strd	r0, r1, [r3]
  40442c:	f7ff b81d 	b.w	40346a <_svfprintf_r+0x4e>
  404430:	aa25      	add	r2, sp, #148	; 0x94
  404432:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404434:	980c      	ldr	r0, [sp, #48]	; 0x30
  404436:	f003 fcad 	bl	407d94 <__ssprint_r>
  40443a:	2800      	cmp	r0, #0
  40443c:	f47f a8c0 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404440:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404442:	46c8      	mov	r8, r9
  404444:	e458      	b.n	403cf8 <_svfprintf_r+0x8dc>
  404446:	bf00      	nop
  404448:	00409784 	.word	0x00409784
  40444c:	00409770 	.word	0x00409770
  404450:	2140      	movs	r1, #64	; 0x40
  404452:	980c      	ldr	r0, [sp, #48]	; 0x30
  404454:	f7fe fad2 	bl	4029fc <_malloc_r>
  404458:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40445a:	6010      	str	r0, [r2, #0]
  40445c:	6110      	str	r0, [r2, #16]
  40445e:	2800      	cmp	r0, #0
  404460:	f000 81f2 	beq.w	404848 <_svfprintf_r+0x142c>
  404464:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404466:	2340      	movs	r3, #64	; 0x40
  404468:	6153      	str	r3, [r2, #20]
  40446a:	f7fe bfee 	b.w	40344a <_svfprintf_r+0x2e>
  40446e:	a823      	add	r0, sp, #140	; 0x8c
  404470:	a920      	add	r1, sp, #128	; 0x80
  404472:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404474:	9004      	str	r0, [sp, #16]
  404476:	9103      	str	r1, [sp, #12]
  404478:	a81f      	add	r0, sp, #124	; 0x7c
  40447a:	2103      	movs	r1, #3
  40447c:	9002      	str	r0, [sp, #8]
  40447e:	9a08      	ldr	r2, [sp, #32]
  404480:	9401      	str	r4, [sp, #4]
  404482:	463b      	mov	r3, r7
  404484:	9100      	str	r1, [sp, #0]
  404486:	980c      	ldr	r0, [sp, #48]	; 0x30
  404488:	f001 f9ca 	bl	405820 <_dtoa_r>
  40448c:	4625      	mov	r5, r4
  40448e:	4606      	mov	r6, r0
  404490:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404492:	2b46      	cmp	r3, #70	; 0x46
  404494:	eb06 0405 	add.w	r4, r6, r5
  404498:	f47f af29 	bne.w	4042ee <_svfprintf_r+0xed2>
  40449c:	7833      	ldrb	r3, [r6, #0]
  40449e:	2b30      	cmp	r3, #48	; 0x30
  4044a0:	f000 8178 	beq.w	404794 <_svfprintf_r+0x1378>
  4044a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4044a6:	442c      	add	r4, r5
  4044a8:	e721      	b.n	4042ee <_svfprintf_r+0xed2>
  4044aa:	aa25      	add	r2, sp, #148	; 0x94
  4044ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4044b0:	f003 fc70 	bl	407d94 <__ssprint_r>
  4044b4:	2800      	cmp	r0, #0
  4044b6:	f47f a883 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4044ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4044bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044be:	46c8      	mov	r8, r9
  4044c0:	e782      	b.n	4043c8 <_svfprintf_r+0xfac>
  4044c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044c4:	2b00      	cmp	r3, #0
  4044c6:	bf08      	it	eq
  4044c8:	2301      	moveq	r3, #1
  4044ca:	930a      	str	r3, [sp, #40]	; 0x28
  4044cc:	e6db      	b.n	404286 <_svfprintf_r+0xe6a>
  4044ce:	4630      	mov	r0, r6
  4044d0:	940a      	str	r4, [sp, #40]	; 0x28
  4044d2:	f7fe ff35 	bl	403340 <strlen>
  4044d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4044d8:	900e      	str	r0, [sp, #56]	; 0x38
  4044da:	f8cd b01c 	str.w	fp, [sp, #28]
  4044de:	4603      	mov	r3, r0
  4044e0:	f7ff b9f9 	b.w	4038d6 <_svfprintf_r+0x4ba>
  4044e4:	272d      	movs	r7, #45	; 0x2d
  4044e6:	2300      	movs	r3, #0
  4044e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4044ec:	930a      	str	r3, [sp, #40]	; 0x28
  4044ee:	f7ff b8ae 	b.w	40364e <_svfprintf_r+0x232>
  4044f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4044f4:	9312      	str	r3, [sp, #72]	; 0x48
  4044f6:	461a      	mov	r2, r3
  4044f8:	3303      	adds	r3, #3
  4044fa:	db04      	blt.n	404506 <_svfprintf_r+0x10ea>
  4044fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044fe:	4619      	mov	r1, r3
  404500:	4291      	cmp	r1, r2
  404502:	f6bf af17 	bge.w	404334 <_svfprintf_r+0xf18>
  404506:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404508:	3b02      	subs	r3, #2
  40450a:	9311      	str	r3, [sp, #68]	; 0x44
  40450c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404510:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404514:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404516:	3b01      	subs	r3, #1
  404518:	2b00      	cmp	r3, #0
  40451a:	931f      	str	r3, [sp, #124]	; 0x7c
  40451c:	bfbd      	ittte	lt
  40451e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404520:	f1c3 0301 	rsblt	r3, r3, #1
  404524:	222d      	movlt	r2, #45	; 0x2d
  404526:	222b      	movge	r2, #43	; 0x2b
  404528:	2b09      	cmp	r3, #9
  40452a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40452e:	f340 8116 	ble.w	40475e <_svfprintf_r+0x1342>
  404532:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404536:	4620      	mov	r0, r4
  404538:	4dab      	ldr	r5, [pc, #684]	; (4047e8 <_svfprintf_r+0x13cc>)
  40453a:	e000      	b.n	40453e <_svfprintf_r+0x1122>
  40453c:	4610      	mov	r0, r2
  40453e:	fb85 1203 	smull	r1, r2, r5, r3
  404542:	17d9      	asrs	r1, r3, #31
  404544:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404548:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40454c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404550:	3230      	adds	r2, #48	; 0x30
  404552:	2909      	cmp	r1, #9
  404554:	f800 2c01 	strb.w	r2, [r0, #-1]
  404558:	460b      	mov	r3, r1
  40455a:	f100 32ff 	add.w	r2, r0, #4294967295
  40455e:	dced      	bgt.n	40453c <_svfprintf_r+0x1120>
  404560:	3330      	adds	r3, #48	; 0x30
  404562:	3802      	subs	r0, #2
  404564:	b2d9      	uxtb	r1, r3
  404566:	4284      	cmp	r4, r0
  404568:	f802 1c01 	strb.w	r1, [r2, #-1]
  40456c:	f240 8165 	bls.w	40483a <_svfprintf_r+0x141e>
  404570:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404574:	4613      	mov	r3, r2
  404576:	e001      	b.n	40457c <_svfprintf_r+0x1160>
  404578:	f813 1b01 	ldrb.w	r1, [r3], #1
  40457c:	f800 1b01 	strb.w	r1, [r0], #1
  404580:	42a3      	cmp	r3, r4
  404582:	d1f9      	bne.n	404578 <_svfprintf_r+0x115c>
  404584:	3301      	adds	r3, #1
  404586:	1a9b      	subs	r3, r3, r2
  404588:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40458c:	4413      	add	r3, r2
  40458e:	aa21      	add	r2, sp, #132	; 0x84
  404590:	1a9b      	subs	r3, r3, r2
  404592:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404594:	931b      	str	r3, [sp, #108]	; 0x6c
  404596:	2a01      	cmp	r2, #1
  404598:	4413      	add	r3, r2
  40459a:	930e      	str	r3, [sp, #56]	; 0x38
  40459c:	f340 8119 	ble.w	4047d2 <_svfprintf_r+0x13b6>
  4045a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4045a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4045a4:	4413      	add	r3, r2
  4045a6:	930e      	str	r3, [sp, #56]	; 0x38
  4045a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4045ac:	9308      	str	r3, [sp, #32]
  4045ae:	2300      	movs	r3, #0
  4045b0:	9312      	str	r3, [sp, #72]	; 0x48
  4045b2:	e6cf      	b.n	404354 <_svfprintf_r+0xf38>
  4045b4:	aa25      	add	r2, sp, #148	; 0x94
  4045b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ba:	f003 fbeb 	bl	407d94 <__ssprint_r>
  4045be:	2800      	cmp	r0, #0
  4045c0:	f47e affe 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4045c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045c6:	46c8      	mov	r8, r9
  4045c8:	e4d7      	b.n	403f7a <_svfprintf_r+0xb5e>
  4045ca:	4623      	mov	r3, r4
  4045cc:	e6a2      	b.n	404314 <_svfprintf_r+0xef8>
  4045ce:	aa25      	add	r2, sp, #148	; 0x94
  4045d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045d4:	f003 fbde 	bl	407d94 <__ssprint_r>
  4045d8:	2800      	cmp	r0, #0
  4045da:	f47e aff1 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4045de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4045e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045e2:	46c8      	mov	r8, r9
  4045e4:	e5ae      	b.n	404144 <_svfprintf_r+0xd28>
  4045e6:	aa25      	add	r2, sp, #148	; 0x94
  4045e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ec:	f003 fbd2 	bl	407d94 <__ssprint_r>
  4045f0:	2800      	cmp	r0, #0
  4045f2:	f47e afe5 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  4045f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4045f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045fc:	1a9a      	subs	r2, r3, r2
  4045fe:	46c8      	mov	r8, r9
  404600:	e5b8      	b.n	404174 <_svfprintf_r+0xd58>
  404602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404604:	9612      	str	r6, [sp, #72]	; 0x48
  404606:	2b06      	cmp	r3, #6
  404608:	bf28      	it	cs
  40460a:	2306      	movcs	r3, #6
  40460c:	960a      	str	r6, [sp, #40]	; 0x28
  40460e:	4637      	mov	r7, r6
  404610:	9308      	str	r3, [sp, #32]
  404612:	950f      	str	r5, [sp, #60]	; 0x3c
  404614:	f8cd b01c 	str.w	fp, [sp, #28]
  404618:	930e      	str	r3, [sp, #56]	; 0x38
  40461a:	4e74      	ldr	r6, [pc, #464]	; (4047ec <_svfprintf_r+0x13d0>)
  40461c:	f7ff b816 	b.w	40364c <_svfprintf_r+0x230>
  404620:	a823      	add	r0, sp, #140	; 0x8c
  404622:	a920      	add	r1, sp, #128	; 0x80
  404624:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404626:	9004      	str	r0, [sp, #16]
  404628:	9103      	str	r1, [sp, #12]
  40462a:	a81f      	add	r0, sp, #124	; 0x7c
  40462c:	2103      	movs	r1, #3
  40462e:	9002      	str	r0, [sp, #8]
  404630:	9a08      	ldr	r2, [sp, #32]
  404632:	9501      	str	r5, [sp, #4]
  404634:	463b      	mov	r3, r7
  404636:	9100      	str	r1, [sp, #0]
  404638:	980c      	ldr	r0, [sp, #48]	; 0x30
  40463a:	f001 f8f1 	bl	405820 <_dtoa_r>
  40463e:	4606      	mov	r6, r0
  404640:	1944      	adds	r4, r0, r5
  404642:	e72b      	b.n	40449c <_svfprintf_r+0x1080>
  404644:	2306      	movs	r3, #6
  404646:	930a      	str	r3, [sp, #40]	; 0x28
  404648:	e61d      	b.n	404286 <_svfprintf_r+0xe6a>
  40464a:	272d      	movs	r7, #45	; 0x2d
  40464c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404650:	f7ff bacd 	b.w	403bee <_svfprintf_r+0x7d2>
  404654:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404656:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404658:	4413      	add	r3, r2
  40465a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40465c:	930e      	str	r3, [sp, #56]	; 0x38
  40465e:	2a00      	cmp	r2, #0
  404660:	f340 80b0 	ble.w	4047c4 <_svfprintf_r+0x13a8>
  404664:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404668:	9308      	str	r3, [sp, #32]
  40466a:	2367      	movs	r3, #103	; 0x67
  40466c:	9311      	str	r3, [sp, #68]	; 0x44
  40466e:	e671      	b.n	404354 <_svfprintf_r+0xf38>
  404670:	2b00      	cmp	r3, #0
  404672:	f340 80c3 	ble.w	4047fc <_svfprintf_r+0x13e0>
  404676:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404678:	2a00      	cmp	r2, #0
  40467a:	f040 8099 	bne.w	4047b0 <_svfprintf_r+0x1394>
  40467e:	f01b 0f01 	tst.w	fp, #1
  404682:	f040 8095 	bne.w	4047b0 <_svfprintf_r+0x1394>
  404686:	9308      	str	r3, [sp, #32]
  404688:	930e      	str	r3, [sp, #56]	; 0x38
  40468a:	e663      	b.n	404354 <_svfprintf_r+0xf38>
  40468c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40468e:	9308      	str	r3, [sp, #32]
  404690:	930e      	str	r3, [sp, #56]	; 0x38
  404692:	900a      	str	r0, [sp, #40]	; 0x28
  404694:	950f      	str	r5, [sp, #60]	; 0x3c
  404696:	f8cd b01c 	str.w	fp, [sp, #28]
  40469a:	9012      	str	r0, [sp, #72]	; 0x48
  40469c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4046a0:	f7fe bfd4 	b.w	40364c <_svfprintf_r+0x230>
  4046a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046a6:	2b47      	cmp	r3, #71	; 0x47
  4046a8:	f47f ae20 	bne.w	4042ec <_svfprintf_r+0xed0>
  4046ac:	f01b 0f01 	tst.w	fp, #1
  4046b0:	f47f aeee 	bne.w	404490 <_svfprintf_r+0x1074>
  4046b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4046b6:	1b9b      	subs	r3, r3, r6
  4046b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4046ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046bc:	2b47      	cmp	r3, #71	; 0x47
  4046be:	f43f af18 	beq.w	4044f2 <_svfprintf_r+0x10d6>
  4046c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4046c4:	9312      	str	r3, [sp, #72]	; 0x48
  4046c6:	e721      	b.n	40450c <_svfprintf_r+0x10f0>
  4046c8:	424f      	negs	r7, r1
  4046ca:	3110      	adds	r1, #16
  4046cc:	4d48      	ldr	r5, [pc, #288]	; (4047f0 <_svfprintf_r+0x13d4>)
  4046ce:	da2f      	bge.n	404730 <_svfprintf_r+0x1314>
  4046d0:	2410      	movs	r4, #16
  4046d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4046d6:	e004      	b.n	4046e2 <_svfprintf_r+0x12c6>
  4046d8:	f108 0808 	add.w	r8, r8, #8
  4046dc:	3f10      	subs	r7, #16
  4046de:	2f10      	cmp	r7, #16
  4046e0:	dd26      	ble.n	404730 <_svfprintf_r+0x1314>
  4046e2:	3301      	adds	r3, #1
  4046e4:	3210      	adds	r2, #16
  4046e6:	2b07      	cmp	r3, #7
  4046e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4046ea:	9326      	str	r3, [sp, #152]	; 0x98
  4046ec:	f8c8 5000 	str.w	r5, [r8]
  4046f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4046f4:	ddf0      	ble.n	4046d8 <_svfprintf_r+0x12bc>
  4046f6:	aa25      	add	r2, sp, #148	; 0x94
  4046f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046fa:	4658      	mov	r0, fp
  4046fc:	f003 fb4a 	bl	407d94 <__ssprint_r>
  404700:	2800      	cmp	r0, #0
  404702:	f47e af5d 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404706:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404708:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40470a:	46c8      	mov	r8, r9
  40470c:	e7e6      	b.n	4046dc <_svfprintf_r+0x12c0>
  40470e:	aa25      	add	r2, sp, #148	; 0x94
  404710:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404712:	980c      	ldr	r0, [sp, #48]	; 0x30
  404714:	f003 fb3e 	bl	407d94 <__ssprint_r>
  404718:	2800      	cmp	r0, #0
  40471a:	f47e af51 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  40471e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404720:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404722:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404724:	46c8      	mov	r8, r9
  404726:	e667      	b.n	4043f8 <_svfprintf_r+0xfdc>
  404728:	2000      	movs	r0, #0
  40472a:	900a      	str	r0, [sp, #40]	; 0x28
  40472c:	f7fe bed0 	b.w	4034d0 <_svfprintf_r+0xb4>
  404730:	3301      	adds	r3, #1
  404732:	443a      	add	r2, r7
  404734:	2b07      	cmp	r3, #7
  404736:	e888 00a0 	stmia.w	r8, {r5, r7}
  40473a:	9227      	str	r2, [sp, #156]	; 0x9c
  40473c:	9326      	str	r3, [sp, #152]	; 0x98
  40473e:	f108 0808 	add.w	r8, r8, #8
  404742:	f77f ae5c 	ble.w	4043fe <_svfprintf_r+0xfe2>
  404746:	aa25      	add	r2, sp, #148	; 0x94
  404748:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40474a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40474c:	f003 fb22 	bl	407d94 <__ssprint_r>
  404750:	2800      	cmp	r0, #0
  404752:	f47e af35 	bne.w	4035c0 <_svfprintf_r+0x1a4>
  404756:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404758:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40475a:	46c8      	mov	r8, r9
  40475c:	e64f      	b.n	4043fe <_svfprintf_r+0xfe2>
  40475e:	3330      	adds	r3, #48	; 0x30
  404760:	2230      	movs	r2, #48	; 0x30
  404762:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404766:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40476a:	ab22      	add	r3, sp, #136	; 0x88
  40476c:	e70f      	b.n	40458e <_svfprintf_r+0x1172>
  40476e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404770:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404772:	4413      	add	r3, r2
  404774:	930e      	str	r3, [sp, #56]	; 0x38
  404776:	e775      	b.n	404664 <_svfprintf_r+0x1248>
  404778:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40477a:	e5cb      	b.n	404314 <_svfprintf_r+0xef8>
  40477c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40477e:	4e1d      	ldr	r6, [pc, #116]	; (4047f4 <_svfprintf_r+0x13d8>)
  404780:	2b00      	cmp	r3, #0
  404782:	bfb6      	itet	lt
  404784:	272d      	movlt	r7, #45	; 0x2d
  404786:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40478a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40478e:	4b1a      	ldr	r3, [pc, #104]	; (4047f8 <_svfprintf_r+0x13dc>)
  404790:	f7ff ba2f 	b.w	403bf2 <_svfprintf_r+0x7d6>
  404794:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404796:	9808      	ldr	r0, [sp, #32]
  404798:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40479a:	4639      	mov	r1, r7
  40479c:	f004 f996 	bl	408acc <__aeabi_dcmpeq>
  4047a0:	2800      	cmp	r0, #0
  4047a2:	f47f ae7f 	bne.w	4044a4 <_svfprintf_r+0x1088>
  4047a6:	f1c5 0501 	rsb	r5, r5, #1
  4047aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4047ac:	442c      	add	r4, r5
  4047ae:	e59e      	b.n	4042ee <_svfprintf_r+0xed2>
  4047b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047b4:	4413      	add	r3, r2
  4047b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4047b8:	441a      	add	r2, r3
  4047ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4047be:	920e      	str	r2, [sp, #56]	; 0x38
  4047c0:	9308      	str	r3, [sp, #32]
  4047c2:	e5c7      	b.n	404354 <_svfprintf_r+0xf38>
  4047c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047c8:	f1c3 0301 	rsb	r3, r3, #1
  4047cc:	441a      	add	r2, r3
  4047ce:	4613      	mov	r3, r2
  4047d0:	e7d0      	b.n	404774 <_svfprintf_r+0x1358>
  4047d2:	f01b 0301 	ands.w	r3, fp, #1
  4047d6:	9312      	str	r3, [sp, #72]	; 0x48
  4047d8:	f47f aee2 	bne.w	4045a0 <_svfprintf_r+0x1184>
  4047dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4047de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4047e2:	9308      	str	r3, [sp, #32]
  4047e4:	e5b6      	b.n	404354 <_svfprintf_r+0xf38>
  4047e6:	bf00      	nop
  4047e8:	66666667 	.word	0x66666667
  4047ec:	00409768 	.word	0x00409768
  4047f0:	00409784 	.word	0x00409784
  4047f4:	0040973c 	.word	0x0040973c
  4047f8:	00409738 	.word	0x00409738
  4047fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047fe:	b913      	cbnz	r3, 404806 <_svfprintf_r+0x13ea>
  404800:	f01b 0f01 	tst.w	fp, #1
  404804:	d002      	beq.n	40480c <_svfprintf_r+0x13f0>
  404806:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404808:	3301      	adds	r3, #1
  40480a:	e7d4      	b.n	4047b6 <_svfprintf_r+0x139a>
  40480c:	2301      	movs	r3, #1
  40480e:	e73a      	b.n	404686 <_svfprintf_r+0x126a>
  404810:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404812:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404816:	6828      	ldr	r0, [r5, #0]
  404818:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40481c:	900a      	str	r0, [sp, #40]	; 0x28
  40481e:	4628      	mov	r0, r5
  404820:	3004      	adds	r0, #4
  404822:	46a2      	mov	sl, r4
  404824:	900f      	str	r0, [sp, #60]	; 0x3c
  404826:	f7fe be51 	b.w	4034cc <_svfprintf_r+0xb0>
  40482a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40482e:	f7ff b867 	b.w	403900 <_svfprintf_r+0x4e4>
  404832:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404836:	f7ff ba15 	b.w	403c64 <_svfprintf_r+0x848>
  40483a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40483e:	e6a6      	b.n	40458e <_svfprintf_r+0x1172>
  404840:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404844:	f7ff b8eb 	b.w	403a1e <_svfprintf_r+0x602>
  404848:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40484a:	230c      	movs	r3, #12
  40484c:	6013      	str	r3, [r2, #0]
  40484e:	f04f 33ff 	mov.w	r3, #4294967295
  404852:	9309      	str	r3, [sp, #36]	; 0x24
  404854:	f7fe bebd 	b.w	4035d2 <_svfprintf_r+0x1b6>
  404858:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40485c:	f7ff b99a 	b.w	403b94 <_svfprintf_r+0x778>
  404860:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404864:	f7ff b976 	b.w	403b54 <_svfprintf_r+0x738>
  404868:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40486c:	f7ff b959 	b.w	403b22 <_svfprintf_r+0x706>
  404870:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404874:	f7ff b912 	b.w	403a9c <_svfprintf_r+0x680>

00404878 <__sprint_r.part.0>:
  404878:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40487c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40487e:	049c      	lsls	r4, r3, #18
  404880:	4693      	mov	fp, r2
  404882:	d52f      	bpl.n	4048e4 <__sprint_r.part.0+0x6c>
  404884:	6893      	ldr	r3, [r2, #8]
  404886:	6812      	ldr	r2, [r2, #0]
  404888:	b353      	cbz	r3, 4048e0 <__sprint_r.part.0+0x68>
  40488a:	460e      	mov	r6, r1
  40488c:	4607      	mov	r7, r0
  40488e:	f102 0908 	add.w	r9, r2, #8
  404892:	e919 0420 	ldmdb	r9, {r5, sl}
  404896:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40489a:	d017      	beq.n	4048cc <__sprint_r.part.0+0x54>
  40489c:	3d04      	subs	r5, #4
  40489e:	2400      	movs	r4, #0
  4048a0:	e001      	b.n	4048a6 <__sprint_r.part.0+0x2e>
  4048a2:	45a0      	cmp	r8, r4
  4048a4:	d010      	beq.n	4048c8 <__sprint_r.part.0+0x50>
  4048a6:	4632      	mov	r2, r6
  4048a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4048ac:	4638      	mov	r0, r7
  4048ae:	f002 f87b 	bl	4069a8 <_fputwc_r>
  4048b2:	1c43      	adds	r3, r0, #1
  4048b4:	f104 0401 	add.w	r4, r4, #1
  4048b8:	d1f3      	bne.n	4048a2 <__sprint_r.part.0+0x2a>
  4048ba:	2300      	movs	r3, #0
  4048bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4048c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4048c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4048cc:	f02a 0a03 	bic.w	sl, sl, #3
  4048d0:	eba3 030a 	sub.w	r3, r3, sl
  4048d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4048d8:	f109 0908 	add.w	r9, r9, #8
  4048dc:	2b00      	cmp	r3, #0
  4048de:	d1d8      	bne.n	404892 <__sprint_r.part.0+0x1a>
  4048e0:	2000      	movs	r0, #0
  4048e2:	e7ea      	b.n	4048ba <__sprint_r.part.0+0x42>
  4048e4:	f002 f9ca 	bl	406c7c <__sfvwrite_r>
  4048e8:	2300      	movs	r3, #0
  4048ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4048ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4048f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048f6:	bf00      	nop

004048f8 <_vfiprintf_r>:
  4048f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048fc:	b0ad      	sub	sp, #180	; 0xb4
  4048fe:	461d      	mov	r5, r3
  404900:	468b      	mov	fp, r1
  404902:	4690      	mov	r8, r2
  404904:	9307      	str	r3, [sp, #28]
  404906:	9006      	str	r0, [sp, #24]
  404908:	b118      	cbz	r0, 404912 <_vfiprintf_r+0x1a>
  40490a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40490c:	2b00      	cmp	r3, #0
  40490e:	f000 80f3 	beq.w	404af8 <_vfiprintf_r+0x200>
  404912:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404916:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40491a:	07df      	lsls	r7, r3, #31
  40491c:	b281      	uxth	r1, r0
  40491e:	d402      	bmi.n	404926 <_vfiprintf_r+0x2e>
  404920:	058e      	lsls	r6, r1, #22
  404922:	f140 80fc 	bpl.w	404b1e <_vfiprintf_r+0x226>
  404926:	048c      	lsls	r4, r1, #18
  404928:	d40a      	bmi.n	404940 <_vfiprintf_r+0x48>
  40492a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40492e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404932:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404936:	f8ab 100c 	strh.w	r1, [fp, #12]
  40493a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40493e:	b289      	uxth	r1, r1
  404940:	0708      	lsls	r0, r1, #28
  404942:	f140 80b3 	bpl.w	404aac <_vfiprintf_r+0x1b4>
  404946:	f8db 3010 	ldr.w	r3, [fp, #16]
  40494a:	2b00      	cmp	r3, #0
  40494c:	f000 80ae 	beq.w	404aac <_vfiprintf_r+0x1b4>
  404950:	f001 031a 	and.w	r3, r1, #26
  404954:	2b0a      	cmp	r3, #10
  404956:	f000 80b5 	beq.w	404ac4 <_vfiprintf_r+0x1cc>
  40495a:	2300      	movs	r3, #0
  40495c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404960:	930b      	str	r3, [sp, #44]	; 0x2c
  404962:	9311      	str	r3, [sp, #68]	; 0x44
  404964:	9310      	str	r3, [sp, #64]	; 0x40
  404966:	9303      	str	r3, [sp, #12]
  404968:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40496c:	46ca      	mov	sl, r9
  40496e:	f8cd b010 	str.w	fp, [sp, #16]
  404972:	f898 3000 	ldrb.w	r3, [r8]
  404976:	4644      	mov	r4, r8
  404978:	b1fb      	cbz	r3, 4049ba <_vfiprintf_r+0xc2>
  40497a:	2b25      	cmp	r3, #37	; 0x25
  40497c:	d102      	bne.n	404984 <_vfiprintf_r+0x8c>
  40497e:	e01c      	b.n	4049ba <_vfiprintf_r+0xc2>
  404980:	2b25      	cmp	r3, #37	; 0x25
  404982:	d003      	beq.n	40498c <_vfiprintf_r+0x94>
  404984:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404988:	2b00      	cmp	r3, #0
  40498a:	d1f9      	bne.n	404980 <_vfiprintf_r+0x88>
  40498c:	eba4 0508 	sub.w	r5, r4, r8
  404990:	b19d      	cbz	r5, 4049ba <_vfiprintf_r+0xc2>
  404992:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404994:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404996:	f8ca 8000 	str.w	r8, [sl]
  40499a:	3301      	adds	r3, #1
  40499c:	442a      	add	r2, r5
  40499e:	2b07      	cmp	r3, #7
  4049a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4049a4:	9211      	str	r2, [sp, #68]	; 0x44
  4049a6:	9310      	str	r3, [sp, #64]	; 0x40
  4049a8:	dd7a      	ble.n	404aa0 <_vfiprintf_r+0x1a8>
  4049aa:	2a00      	cmp	r2, #0
  4049ac:	f040 84b0 	bne.w	405310 <_vfiprintf_r+0xa18>
  4049b0:	9b03      	ldr	r3, [sp, #12]
  4049b2:	9210      	str	r2, [sp, #64]	; 0x40
  4049b4:	442b      	add	r3, r5
  4049b6:	46ca      	mov	sl, r9
  4049b8:	9303      	str	r3, [sp, #12]
  4049ba:	7823      	ldrb	r3, [r4, #0]
  4049bc:	2b00      	cmp	r3, #0
  4049be:	f000 83e0 	beq.w	405182 <_vfiprintf_r+0x88a>
  4049c2:	2000      	movs	r0, #0
  4049c4:	f04f 0300 	mov.w	r3, #0
  4049c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4049cc:	f104 0801 	add.w	r8, r4, #1
  4049d0:	7862      	ldrb	r2, [r4, #1]
  4049d2:	4605      	mov	r5, r0
  4049d4:	4606      	mov	r6, r0
  4049d6:	4603      	mov	r3, r0
  4049d8:	f04f 34ff 	mov.w	r4, #4294967295
  4049dc:	f108 0801 	add.w	r8, r8, #1
  4049e0:	f1a2 0120 	sub.w	r1, r2, #32
  4049e4:	2958      	cmp	r1, #88	; 0x58
  4049e6:	f200 82de 	bhi.w	404fa6 <_vfiprintf_r+0x6ae>
  4049ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4049ee:	0221      	.short	0x0221
  4049f0:	02dc02dc 	.word	0x02dc02dc
  4049f4:	02dc0229 	.word	0x02dc0229
  4049f8:	02dc02dc 	.word	0x02dc02dc
  4049fc:	02dc02dc 	.word	0x02dc02dc
  404a00:	028902dc 	.word	0x028902dc
  404a04:	02dc0295 	.word	0x02dc0295
  404a08:	02bd00a2 	.word	0x02bd00a2
  404a0c:	019f02dc 	.word	0x019f02dc
  404a10:	01a401a4 	.word	0x01a401a4
  404a14:	01a401a4 	.word	0x01a401a4
  404a18:	01a401a4 	.word	0x01a401a4
  404a1c:	01a401a4 	.word	0x01a401a4
  404a20:	02dc01a4 	.word	0x02dc01a4
  404a24:	02dc02dc 	.word	0x02dc02dc
  404a28:	02dc02dc 	.word	0x02dc02dc
  404a2c:	02dc02dc 	.word	0x02dc02dc
  404a30:	02dc02dc 	.word	0x02dc02dc
  404a34:	01b202dc 	.word	0x01b202dc
  404a38:	02dc02dc 	.word	0x02dc02dc
  404a3c:	02dc02dc 	.word	0x02dc02dc
  404a40:	02dc02dc 	.word	0x02dc02dc
  404a44:	02dc02dc 	.word	0x02dc02dc
  404a48:	02dc02dc 	.word	0x02dc02dc
  404a4c:	02dc0197 	.word	0x02dc0197
  404a50:	02dc02dc 	.word	0x02dc02dc
  404a54:	02dc02dc 	.word	0x02dc02dc
  404a58:	02dc019b 	.word	0x02dc019b
  404a5c:	025302dc 	.word	0x025302dc
  404a60:	02dc02dc 	.word	0x02dc02dc
  404a64:	02dc02dc 	.word	0x02dc02dc
  404a68:	02dc02dc 	.word	0x02dc02dc
  404a6c:	02dc02dc 	.word	0x02dc02dc
  404a70:	02dc02dc 	.word	0x02dc02dc
  404a74:	021b025a 	.word	0x021b025a
  404a78:	02dc02dc 	.word	0x02dc02dc
  404a7c:	026e02dc 	.word	0x026e02dc
  404a80:	02dc021b 	.word	0x02dc021b
  404a84:	027302dc 	.word	0x027302dc
  404a88:	01f502dc 	.word	0x01f502dc
  404a8c:	02090182 	.word	0x02090182
  404a90:	02dc02d7 	.word	0x02dc02d7
  404a94:	02dc029a 	.word	0x02dc029a
  404a98:	02dc00a7 	.word	0x02dc00a7
  404a9c:	022e02dc 	.word	0x022e02dc
  404aa0:	f10a 0a08 	add.w	sl, sl, #8
  404aa4:	9b03      	ldr	r3, [sp, #12]
  404aa6:	442b      	add	r3, r5
  404aa8:	9303      	str	r3, [sp, #12]
  404aaa:	e786      	b.n	4049ba <_vfiprintf_r+0xc2>
  404aac:	4659      	mov	r1, fp
  404aae:	9806      	ldr	r0, [sp, #24]
  404ab0:	f000 fdac 	bl	40560c <__swsetup_r>
  404ab4:	bb18      	cbnz	r0, 404afe <_vfiprintf_r+0x206>
  404ab6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404aba:	f001 031a 	and.w	r3, r1, #26
  404abe:	2b0a      	cmp	r3, #10
  404ac0:	f47f af4b 	bne.w	40495a <_vfiprintf_r+0x62>
  404ac4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404ac8:	2b00      	cmp	r3, #0
  404aca:	f6ff af46 	blt.w	40495a <_vfiprintf_r+0x62>
  404ace:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404ad2:	07db      	lsls	r3, r3, #31
  404ad4:	d405      	bmi.n	404ae2 <_vfiprintf_r+0x1ea>
  404ad6:	058f      	lsls	r7, r1, #22
  404ad8:	d403      	bmi.n	404ae2 <_vfiprintf_r+0x1ea>
  404ada:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404ade:	f002 fa91 	bl	407004 <__retarget_lock_release_recursive>
  404ae2:	462b      	mov	r3, r5
  404ae4:	4642      	mov	r2, r8
  404ae6:	4659      	mov	r1, fp
  404ae8:	9806      	ldr	r0, [sp, #24]
  404aea:	f000 fd4d 	bl	405588 <__sbprintf>
  404aee:	9003      	str	r0, [sp, #12]
  404af0:	9803      	ldr	r0, [sp, #12]
  404af2:	b02d      	add	sp, #180	; 0xb4
  404af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404af8:	f001 feb4 	bl	406864 <__sinit>
  404afc:	e709      	b.n	404912 <_vfiprintf_r+0x1a>
  404afe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b02:	07d9      	lsls	r1, r3, #31
  404b04:	d404      	bmi.n	404b10 <_vfiprintf_r+0x218>
  404b06:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b0a:	059a      	lsls	r2, r3, #22
  404b0c:	f140 84aa 	bpl.w	405464 <_vfiprintf_r+0xb6c>
  404b10:	f04f 33ff 	mov.w	r3, #4294967295
  404b14:	9303      	str	r3, [sp, #12]
  404b16:	9803      	ldr	r0, [sp, #12]
  404b18:	b02d      	add	sp, #180	; 0xb4
  404b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b1e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404b22:	f002 fa6d 	bl	407000 <__retarget_lock_acquire_recursive>
  404b26:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404b2a:	b281      	uxth	r1, r0
  404b2c:	e6fb      	b.n	404926 <_vfiprintf_r+0x2e>
  404b2e:	4276      	negs	r6, r6
  404b30:	9207      	str	r2, [sp, #28]
  404b32:	f043 0304 	orr.w	r3, r3, #4
  404b36:	f898 2000 	ldrb.w	r2, [r8]
  404b3a:	e74f      	b.n	4049dc <_vfiprintf_r+0xe4>
  404b3c:	9608      	str	r6, [sp, #32]
  404b3e:	069e      	lsls	r6, r3, #26
  404b40:	f100 8450 	bmi.w	4053e4 <_vfiprintf_r+0xaec>
  404b44:	9907      	ldr	r1, [sp, #28]
  404b46:	06dd      	lsls	r5, r3, #27
  404b48:	460a      	mov	r2, r1
  404b4a:	f100 83ef 	bmi.w	40532c <_vfiprintf_r+0xa34>
  404b4e:	0658      	lsls	r0, r3, #25
  404b50:	f140 83ec 	bpl.w	40532c <_vfiprintf_r+0xa34>
  404b54:	880e      	ldrh	r6, [r1, #0]
  404b56:	3104      	adds	r1, #4
  404b58:	2700      	movs	r7, #0
  404b5a:	2201      	movs	r2, #1
  404b5c:	9107      	str	r1, [sp, #28]
  404b5e:	f04f 0100 	mov.w	r1, #0
  404b62:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404b66:	2500      	movs	r5, #0
  404b68:	1c61      	adds	r1, r4, #1
  404b6a:	f000 8116 	beq.w	404d9a <_vfiprintf_r+0x4a2>
  404b6e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404b72:	9102      	str	r1, [sp, #8]
  404b74:	ea56 0107 	orrs.w	r1, r6, r7
  404b78:	f040 8114 	bne.w	404da4 <_vfiprintf_r+0x4ac>
  404b7c:	2c00      	cmp	r4, #0
  404b7e:	f040 835c 	bne.w	40523a <_vfiprintf_r+0x942>
  404b82:	2a00      	cmp	r2, #0
  404b84:	f040 83b7 	bne.w	4052f6 <_vfiprintf_r+0x9fe>
  404b88:	f013 0301 	ands.w	r3, r3, #1
  404b8c:	9305      	str	r3, [sp, #20]
  404b8e:	f000 8457 	beq.w	405440 <_vfiprintf_r+0xb48>
  404b92:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404b96:	2330      	movs	r3, #48	; 0x30
  404b98:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404b9c:	9b05      	ldr	r3, [sp, #20]
  404b9e:	42a3      	cmp	r3, r4
  404ba0:	bfb8      	it	lt
  404ba2:	4623      	movlt	r3, r4
  404ba4:	9301      	str	r3, [sp, #4]
  404ba6:	b10d      	cbz	r5, 404bac <_vfiprintf_r+0x2b4>
  404ba8:	3301      	adds	r3, #1
  404baa:	9301      	str	r3, [sp, #4]
  404bac:	9b02      	ldr	r3, [sp, #8]
  404bae:	f013 0302 	ands.w	r3, r3, #2
  404bb2:	9309      	str	r3, [sp, #36]	; 0x24
  404bb4:	d002      	beq.n	404bbc <_vfiprintf_r+0x2c4>
  404bb6:	9b01      	ldr	r3, [sp, #4]
  404bb8:	3302      	adds	r3, #2
  404bba:	9301      	str	r3, [sp, #4]
  404bbc:	9b02      	ldr	r3, [sp, #8]
  404bbe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404bc2:	930a      	str	r3, [sp, #40]	; 0x28
  404bc4:	f040 8217 	bne.w	404ff6 <_vfiprintf_r+0x6fe>
  404bc8:	9b08      	ldr	r3, [sp, #32]
  404bca:	9a01      	ldr	r2, [sp, #4]
  404bcc:	1a9d      	subs	r5, r3, r2
  404bce:	2d00      	cmp	r5, #0
  404bd0:	f340 8211 	ble.w	404ff6 <_vfiprintf_r+0x6fe>
  404bd4:	2d10      	cmp	r5, #16
  404bd6:	f340 8490 	ble.w	4054fa <_vfiprintf_r+0xc02>
  404bda:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404bde:	4ec4      	ldr	r6, [pc, #784]	; (404ef0 <_vfiprintf_r+0x5f8>)
  404be0:	46d6      	mov	lr, sl
  404be2:	2710      	movs	r7, #16
  404be4:	46a2      	mov	sl, r4
  404be6:	4619      	mov	r1, r3
  404be8:	9c06      	ldr	r4, [sp, #24]
  404bea:	e007      	b.n	404bfc <_vfiprintf_r+0x304>
  404bec:	f101 0c02 	add.w	ip, r1, #2
  404bf0:	f10e 0e08 	add.w	lr, lr, #8
  404bf4:	4601      	mov	r1, r0
  404bf6:	3d10      	subs	r5, #16
  404bf8:	2d10      	cmp	r5, #16
  404bfa:	dd11      	ble.n	404c20 <_vfiprintf_r+0x328>
  404bfc:	1c48      	adds	r0, r1, #1
  404bfe:	3210      	adds	r2, #16
  404c00:	2807      	cmp	r0, #7
  404c02:	9211      	str	r2, [sp, #68]	; 0x44
  404c04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404c08:	9010      	str	r0, [sp, #64]	; 0x40
  404c0a:	ddef      	ble.n	404bec <_vfiprintf_r+0x2f4>
  404c0c:	2a00      	cmp	r2, #0
  404c0e:	f040 81e4 	bne.w	404fda <_vfiprintf_r+0x6e2>
  404c12:	3d10      	subs	r5, #16
  404c14:	2d10      	cmp	r5, #16
  404c16:	4611      	mov	r1, r2
  404c18:	f04f 0c01 	mov.w	ip, #1
  404c1c:	46ce      	mov	lr, r9
  404c1e:	dced      	bgt.n	404bfc <_vfiprintf_r+0x304>
  404c20:	4654      	mov	r4, sl
  404c22:	4661      	mov	r1, ip
  404c24:	46f2      	mov	sl, lr
  404c26:	442a      	add	r2, r5
  404c28:	2907      	cmp	r1, #7
  404c2a:	9211      	str	r2, [sp, #68]	; 0x44
  404c2c:	f8ca 6000 	str.w	r6, [sl]
  404c30:	f8ca 5004 	str.w	r5, [sl, #4]
  404c34:	9110      	str	r1, [sp, #64]	; 0x40
  404c36:	f300 82ec 	bgt.w	405212 <_vfiprintf_r+0x91a>
  404c3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c3e:	f10a 0a08 	add.w	sl, sl, #8
  404c42:	1c48      	adds	r0, r1, #1
  404c44:	2d00      	cmp	r5, #0
  404c46:	f040 81de 	bne.w	405006 <_vfiprintf_r+0x70e>
  404c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404c4c:	2b00      	cmp	r3, #0
  404c4e:	f000 81f8 	beq.w	405042 <_vfiprintf_r+0x74a>
  404c52:	3202      	adds	r2, #2
  404c54:	a90e      	add	r1, sp, #56	; 0x38
  404c56:	2302      	movs	r3, #2
  404c58:	2807      	cmp	r0, #7
  404c5a:	9211      	str	r2, [sp, #68]	; 0x44
  404c5c:	9010      	str	r0, [sp, #64]	; 0x40
  404c5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404c62:	f340 81ea 	ble.w	40503a <_vfiprintf_r+0x742>
  404c66:	2a00      	cmp	r2, #0
  404c68:	f040 838c 	bne.w	405384 <_vfiprintf_r+0xa8c>
  404c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c6e:	2b80      	cmp	r3, #128	; 0x80
  404c70:	f04f 0001 	mov.w	r0, #1
  404c74:	4611      	mov	r1, r2
  404c76:	46ca      	mov	sl, r9
  404c78:	f040 81e7 	bne.w	40504a <_vfiprintf_r+0x752>
  404c7c:	9b08      	ldr	r3, [sp, #32]
  404c7e:	9d01      	ldr	r5, [sp, #4]
  404c80:	1b5e      	subs	r6, r3, r5
  404c82:	2e00      	cmp	r6, #0
  404c84:	f340 81e1 	ble.w	40504a <_vfiprintf_r+0x752>
  404c88:	2e10      	cmp	r6, #16
  404c8a:	4d9a      	ldr	r5, [pc, #616]	; (404ef4 <_vfiprintf_r+0x5fc>)
  404c8c:	f340 8450 	ble.w	405530 <_vfiprintf_r+0xc38>
  404c90:	46d4      	mov	ip, sl
  404c92:	2710      	movs	r7, #16
  404c94:	46a2      	mov	sl, r4
  404c96:	9c06      	ldr	r4, [sp, #24]
  404c98:	e007      	b.n	404caa <_vfiprintf_r+0x3b2>
  404c9a:	f101 0e02 	add.w	lr, r1, #2
  404c9e:	f10c 0c08 	add.w	ip, ip, #8
  404ca2:	4601      	mov	r1, r0
  404ca4:	3e10      	subs	r6, #16
  404ca6:	2e10      	cmp	r6, #16
  404ca8:	dd11      	ble.n	404cce <_vfiprintf_r+0x3d6>
  404caa:	1c48      	adds	r0, r1, #1
  404cac:	3210      	adds	r2, #16
  404cae:	2807      	cmp	r0, #7
  404cb0:	9211      	str	r2, [sp, #68]	; 0x44
  404cb2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404cb6:	9010      	str	r0, [sp, #64]	; 0x40
  404cb8:	ddef      	ble.n	404c9a <_vfiprintf_r+0x3a2>
  404cba:	2a00      	cmp	r2, #0
  404cbc:	f040 829d 	bne.w	4051fa <_vfiprintf_r+0x902>
  404cc0:	3e10      	subs	r6, #16
  404cc2:	2e10      	cmp	r6, #16
  404cc4:	f04f 0e01 	mov.w	lr, #1
  404cc8:	4611      	mov	r1, r2
  404cca:	46cc      	mov	ip, r9
  404ccc:	dced      	bgt.n	404caa <_vfiprintf_r+0x3b2>
  404cce:	4654      	mov	r4, sl
  404cd0:	46e2      	mov	sl, ip
  404cd2:	4432      	add	r2, r6
  404cd4:	f1be 0f07 	cmp.w	lr, #7
  404cd8:	9211      	str	r2, [sp, #68]	; 0x44
  404cda:	e88a 0060 	stmia.w	sl, {r5, r6}
  404cde:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404ce2:	f300 8369 	bgt.w	4053b8 <_vfiprintf_r+0xac0>
  404ce6:	f10a 0a08 	add.w	sl, sl, #8
  404cea:	f10e 0001 	add.w	r0, lr, #1
  404cee:	4671      	mov	r1, lr
  404cf0:	e1ab      	b.n	40504a <_vfiprintf_r+0x752>
  404cf2:	9608      	str	r6, [sp, #32]
  404cf4:	f013 0220 	ands.w	r2, r3, #32
  404cf8:	f040 838c 	bne.w	405414 <_vfiprintf_r+0xb1c>
  404cfc:	f013 0110 	ands.w	r1, r3, #16
  404d00:	f040 831a 	bne.w	405338 <_vfiprintf_r+0xa40>
  404d04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404d08:	f000 8316 	beq.w	405338 <_vfiprintf_r+0xa40>
  404d0c:	9807      	ldr	r0, [sp, #28]
  404d0e:	460a      	mov	r2, r1
  404d10:	4601      	mov	r1, r0
  404d12:	3104      	adds	r1, #4
  404d14:	8806      	ldrh	r6, [r0, #0]
  404d16:	9107      	str	r1, [sp, #28]
  404d18:	2700      	movs	r7, #0
  404d1a:	e720      	b.n	404b5e <_vfiprintf_r+0x266>
  404d1c:	9608      	str	r6, [sp, #32]
  404d1e:	f043 0310 	orr.w	r3, r3, #16
  404d22:	e7e7      	b.n	404cf4 <_vfiprintf_r+0x3fc>
  404d24:	9608      	str	r6, [sp, #32]
  404d26:	f043 0310 	orr.w	r3, r3, #16
  404d2a:	e708      	b.n	404b3e <_vfiprintf_r+0x246>
  404d2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d30:	f898 2000 	ldrb.w	r2, [r8]
  404d34:	e652      	b.n	4049dc <_vfiprintf_r+0xe4>
  404d36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d3a:	2600      	movs	r6, #0
  404d3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404d40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404d44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404d48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d4c:	2909      	cmp	r1, #9
  404d4e:	d9f5      	bls.n	404d3c <_vfiprintf_r+0x444>
  404d50:	e646      	b.n	4049e0 <_vfiprintf_r+0xe8>
  404d52:	9608      	str	r6, [sp, #32]
  404d54:	2800      	cmp	r0, #0
  404d56:	f040 8408 	bne.w	40556a <_vfiprintf_r+0xc72>
  404d5a:	f043 0310 	orr.w	r3, r3, #16
  404d5e:	069e      	lsls	r6, r3, #26
  404d60:	f100 834c 	bmi.w	4053fc <_vfiprintf_r+0xb04>
  404d64:	06dd      	lsls	r5, r3, #27
  404d66:	f100 82f3 	bmi.w	405350 <_vfiprintf_r+0xa58>
  404d6a:	0658      	lsls	r0, r3, #25
  404d6c:	f140 82f0 	bpl.w	405350 <_vfiprintf_r+0xa58>
  404d70:	9d07      	ldr	r5, [sp, #28]
  404d72:	f9b5 6000 	ldrsh.w	r6, [r5]
  404d76:	462a      	mov	r2, r5
  404d78:	17f7      	asrs	r7, r6, #31
  404d7a:	3204      	adds	r2, #4
  404d7c:	4630      	mov	r0, r6
  404d7e:	4639      	mov	r1, r7
  404d80:	9207      	str	r2, [sp, #28]
  404d82:	2800      	cmp	r0, #0
  404d84:	f171 0200 	sbcs.w	r2, r1, #0
  404d88:	f2c0 835d 	blt.w	405446 <_vfiprintf_r+0xb4e>
  404d8c:	1c61      	adds	r1, r4, #1
  404d8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404d92:	f04f 0201 	mov.w	r2, #1
  404d96:	f47f aeea 	bne.w	404b6e <_vfiprintf_r+0x276>
  404d9a:	ea56 0107 	orrs.w	r1, r6, r7
  404d9e:	f000 824d 	beq.w	40523c <_vfiprintf_r+0x944>
  404da2:	9302      	str	r3, [sp, #8]
  404da4:	2a01      	cmp	r2, #1
  404da6:	f000 828c 	beq.w	4052c2 <_vfiprintf_r+0x9ca>
  404daa:	2a02      	cmp	r2, #2
  404dac:	f040 825c 	bne.w	405268 <_vfiprintf_r+0x970>
  404db0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404db2:	46cb      	mov	fp, r9
  404db4:	0933      	lsrs	r3, r6, #4
  404db6:	f006 010f 	and.w	r1, r6, #15
  404dba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404dbe:	093a      	lsrs	r2, r7, #4
  404dc0:	461e      	mov	r6, r3
  404dc2:	4617      	mov	r7, r2
  404dc4:	5c43      	ldrb	r3, [r0, r1]
  404dc6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404dca:	ea56 0307 	orrs.w	r3, r6, r7
  404dce:	d1f1      	bne.n	404db4 <_vfiprintf_r+0x4bc>
  404dd0:	eba9 030b 	sub.w	r3, r9, fp
  404dd4:	9305      	str	r3, [sp, #20]
  404dd6:	e6e1      	b.n	404b9c <_vfiprintf_r+0x2a4>
  404dd8:	2800      	cmp	r0, #0
  404dda:	f040 83c0 	bne.w	40555e <_vfiprintf_r+0xc66>
  404dde:	0699      	lsls	r1, r3, #26
  404de0:	f100 8367 	bmi.w	4054b2 <_vfiprintf_r+0xbba>
  404de4:	06da      	lsls	r2, r3, #27
  404de6:	f100 80f1 	bmi.w	404fcc <_vfiprintf_r+0x6d4>
  404dea:	065b      	lsls	r3, r3, #25
  404dec:	f140 80ee 	bpl.w	404fcc <_vfiprintf_r+0x6d4>
  404df0:	9a07      	ldr	r2, [sp, #28]
  404df2:	6813      	ldr	r3, [r2, #0]
  404df4:	3204      	adds	r2, #4
  404df6:	9207      	str	r2, [sp, #28]
  404df8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404dfc:	801a      	strh	r2, [r3, #0]
  404dfe:	e5b8      	b.n	404972 <_vfiprintf_r+0x7a>
  404e00:	9807      	ldr	r0, [sp, #28]
  404e02:	4a3d      	ldr	r2, [pc, #244]	; (404ef8 <_vfiprintf_r+0x600>)
  404e04:	9608      	str	r6, [sp, #32]
  404e06:	920b      	str	r2, [sp, #44]	; 0x2c
  404e08:	6806      	ldr	r6, [r0, #0]
  404e0a:	2278      	movs	r2, #120	; 0x78
  404e0c:	2130      	movs	r1, #48	; 0x30
  404e0e:	3004      	adds	r0, #4
  404e10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404e14:	f043 0302 	orr.w	r3, r3, #2
  404e18:	9007      	str	r0, [sp, #28]
  404e1a:	2700      	movs	r7, #0
  404e1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404e20:	2202      	movs	r2, #2
  404e22:	e69c      	b.n	404b5e <_vfiprintf_r+0x266>
  404e24:	9608      	str	r6, [sp, #32]
  404e26:	2800      	cmp	r0, #0
  404e28:	d099      	beq.n	404d5e <_vfiprintf_r+0x466>
  404e2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404e2e:	e796      	b.n	404d5e <_vfiprintf_r+0x466>
  404e30:	f898 2000 	ldrb.w	r2, [r8]
  404e34:	2d00      	cmp	r5, #0
  404e36:	f47f add1 	bne.w	4049dc <_vfiprintf_r+0xe4>
  404e3a:	2001      	movs	r0, #1
  404e3c:	2520      	movs	r5, #32
  404e3e:	e5cd      	b.n	4049dc <_vfiprintf_r+0xe4>
  404e40:	f043 0301 	orr.w	r3, r3, #1
  404e44:	f898 2000 	ldrb.w	r2, [r8]
  404e48:	e5c8      	b.n	4049dc <_vfiprintf_r+0xe4>
  404e4a:	9608      	str	r6, [sp, #32]
  404e4c:	2800      	cmp	r0, #0
  404e4e:	f040 8393 	bne.w	405578 <_vfiprintf_r+0xc80>
  404e52:	4929      	ldr	r1, [pc, #164]	; (404ef8 <_vfiprintf_r+0x600>)
  404e54:	910b      	str	r1, [sp, #44]	; 0x2c
  404e56:	069f      	lsls	r7, r3, #26
  404e58:	f100 82e8 	bmi.w	40542c <_vfiprintf_r+0xb34>
  404e5c:	9807      	ldr	r0, [sp, #28]
  404e5e:	06de      	lsls	r6, r3, #27
  404e60:	4601      	mov	r1, r0
  404e62:	f100 8270 	bmi.w	405346 <_vfiprintf_r+0xa4e>
  404e66:	065d      	lsls	r5, r3, #25
  404e68:	f140 826d 	bpl.w	405346 <_vfiprintf_r+0xa4e>
  404e6c:	3104      	adds	r1, #4
  404e6e:	8806      	ldrh	r6, [r0, #0]
  404e70:	9107      	str	r1, [sp, #28]
  404e72:	2700      	movs	r7, #0
  404e74:	07d8      	lsls	r0, r3, #31
  404e76:	f140 8222 	bpl.w	4052be <_vfiprintf_r+0x9c6>
  404e7a:	ea56 0107 	orrs.w	r1, r6, r7
  404e7e:	f000 821e 	beq.w	4052be <_vfiprintf_r+0x9c6>
  404e82:	2130      	movs	r1, #48	; 0x30
  404e84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404e88:	f043 0302 	orr.w	r3, r3, #2
  404e8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404e90:	2202      	movs	r2, #2
  404e92:	e664      	b.n	404b5e <_vfiprintf_r+0x266>
  404e94:	9608      	str	r6, [sp, #32]
  404e96:	2800      	cmp	r0, #0
  404e98:	f040 836b 	bne.w	405572 <_vfiprintf_r+0xc7a>
  404e9c:	4917      	ldr	r1, [pc, #92]	; (404efc <_vfiprintf_r+0x604>)
  404e9e:	910b      	str	r1, [sp, #44]	; 0x2c
  404ea0:	e7d9      	b.n	404e56 <_vfiprintf_r+0x55e>
  404ea2:	9907      	ldr	r1, [sp, #28]
  404ea4:	9608      	str	r6, [sp, #32]
  404ea6:	680a      	ldr	r2, [r1, #0]
  404ea8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404eac:	f04f 0000 	mov.w	r0, #0
  404eb0:	460a      	mov	r2, r1
  404eb2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404eb6:	3204      	adds	r2, #4
  404eb8:	2001      	movs	r0, #1
  404eba:	9001      	str	r0, [sp, #4]
  404ebc:	9207      	str	r2, [sp, #28]
  404ebe:	9005      	str	r0, [sp, #20]
  404ec0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404ec4:	9302      	str	r3, [sp, #8]
  404ec6:	2400      	movs	r4, #0
  404ec8:	e670      	b.n	404bac <_vfiprintf_r+0x2b4>
  404eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ece:	f898 2000 	ldrb.w	r2, [r8]
  404ed2:	e583      	b.n	4049dc <_vfiprintf_r+0xe4>
  404ed4:	f898 2000 	ldrb.w	r2, [r8]
  404ed8:	2a6c      	cmp	r2, #108	; 0x6c
  404eda:	bf03      	ittte	eq
  404edc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404ee0:	f043 0320 	orreq.w	r3, r3, #32
  404ee4:	f108 0801 	addeq.w	r8, r8, #1
  404ee8:	f043 0310 	orrne.w	r3, r3, #16
  404eec:	e576      	b.n	4049dc <_vfiprintf_r+0xe4>
  404eee:	bf00      	nop
  404ef0:	00409794 	.word	0x00409794
  404ef4:	004097a4 	.word	0x004097a4
  404ef8:	00409754 	.word	0x00409754
  404efc:	00409740 	.word	0x00409740
  404f00:	9907      	ldr	r1, [sp, #28]
  404f02:	680e      	ldr	r6, [r1, #0]
  404f04:	460a      	mov	r2, r1
  404f06:	2e00      	cmp	r6, #0
  404f08:	f102 0204 	add.w	r2, r2, #4
  404f0c:	f6ff ae0f 	blt.w	404b2e <_vfiprintf_r+0x236>
  404f10:	9207      	str	r2, [sp, #28]
  404f12:	f898 2000 	ldrb.w	r2, [r8]
  404f16:	e561      	b.n	4049dc <_vfiprintf_r+0xe4>
  404f18:	f898 2000 	ldrb.w	r2, [r8]
  404f1c:	2001      	movs	r0, #1
  404f1e:	252b      	movs	r5, #43	; 0x2b
  404f20:	e55c      	b.n	4049dc <_vfiprintf_r+0xe4>
  404f22:	9907      	ldr	r1, [sp, #28]
  404f24:	9608      	str	r6, [sp, #32]
  404f26:	f8d1 b000 	ldr.w	fp, [r1]
  404f2a:	f04f 0200 	mov.w	r2, #0
  404f2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404f32:	1d0e      	adds	r6, r1, #4
  404f34:	f1bb 0f00 	cmp.w	fp, #0
  404f38:	f000 82e5 	beq.w	405506 <_vfiprintf_r+0xc0e>
  404f3c:	1c67      	adds	r7, r4, #1
  404f3e:	f000 82c4 	beq.w	4054ca <_vfiprintf_r+0xbd2>
  404f42:	4622      	mov	r2, r4
  404f44:	2100      	movs	r1, #0
  404f46:	4658      	mov	r0, fp
  404f48:	9301      	str	r3, [sp, #4]
  404f4a:	f002 f8f1 	bl	407130 <memchr>
  404f4e:	9b01      	ldr	r3, [sp, #4]
  404f50:	2800      	cmp	r0, #0
  404f52:	f000 82e5 	beq.w	405520 <_vfiprintf_r+0xc28>
  404f56:	eba0 020b 	sub.w	r2, r0, fp
  404f5a:	9205      	str	r2, [sp, #20]
  404f5c:	9607      	str	r6, [sp, #28]
  404f5e:	9302      	str	r3, [sp, #8]
  404f60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f64:	2400      	movs	r4, #0
  404f66:	e619      	b.n	404b9c <_vfiprintf_r+0x2a4>
  404f68:	f898 2000 	ldrb.w	r2, [r8]
  404f6c:	2a2a      	cmp	r2, #42	; 0x2a
  404f6e:	f108 0701 	add.w	r7, r8, #1
  404f72:	f000 82e9 	beq.w	405548 <_vfiprintf_r+0xc50>
  404f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f7a:	2909      	cmp	r1, #9
  404f7c:	46b8      	mov	r8, r7
  404f7e:	f04f 0400 	mov.w	r4, #0
  404f82:	f63f ad2d 	bhi.w	4049e0 <_vfiprintf_r+0xe8>
  404f86:	f818 2b01 	ldrb.w	r2, [r8], #1
  404f8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404f8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404f92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f96:	2909      	cmp	r1, #9
  404f98:	d9f5      	bls.n	404f86 <_vfiprintf_r+0x68e>
  404f9a:	e521      	b.n	4049e0 <_vfiprintf_r+0xe8>
  404f9c:	f043 0320 	orr.w	r3, r3, #32
  404fa0:	f898 2000 	ldrb.w	r2, [r8]
  404fa4:	e51a      	b.n	4049dc <_vfiprintf_r+0xe4>
  404fa6:	9608      	str	r6, [sp, #32]
  404fa8:	2800      	cmp	r0, #0
  404faa:	f040 82db 	bne.w	405564 <_vfiprintf_r+0xc6c>
  404fae:	2a00      	cmp	r2, #0
  404fb0:	f000 80e7 	beq.w	405182 <_vfiprintf_r+0x88a>
  404fb4:	2101      	movs	r1, #1
  404fb6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404fba:	f04f 0200 	mov.w	r2, #0
  404fbe:	9101      	str	r1, [sp, #4]
  404fc0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404fc4:	9105      	str	r1, [sp, #20]
  404fc6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404fca:	e77b      	b.n	404ec4 <_vfiprintf_r+0x5cc>
  404fcc:	9a07      	ldr	r2, [sp, #28]
  404fce:	6813      	ldr	r3, [r2, #0]
  404fd0:	3204      	adds	r2, #4
  404fd2:	9207      	str	r2, [sp, #28]
  404fd4:	9a03      	ldr	r2, [sp, #12]
  404fd6:	601a      	str	r2, [r3, #0]
  404fd8:	e4cb      	b.n	404972 <_vfiprintf_r+0x7a>
  404fda:	aa0f      	add	r2, sp, #60	; 0x3c
  404fdc:	9904      	ldr	r1, [sp, #16]
  404fde:	4620      	mov	r0, r4
  404fe0:	f7ff fc4a 	bl	404878 <__sprint_r.part.0>
  404fe4:	2800      	cmp	r0, #0
  404fe6:	f040 8139 	bne.w	40525c <_vfiprintf_r+0x964>
  404fea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404fec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404fee:	f101 0c01 	add.w	ip, r1, #1
  404ff2:	46ce      	mov	lr, r9
  404ff4:	e5ff      	b.n	404bf6 <_vfiprintf_r+0x2fe>
  404ff6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ff8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ffa:	1c48      	adds	r0, r1, #1
  404ffc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405000:	2d00      	cmp	r5, #0
  405002:	f43f ae22 	beq.w	404c4a <_vfiprintf_r+0x352>
  405006:	3201      	adds	r2, #1
  405008:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40500c:	2101      	movs	r1, #1
  40500e:	2807      	cmp	r0, #7
  405010:	9211      	str	r2, [sp, #68]	; 0x44
  405012:	9010      	str	r0, [sp, #64]	; 0x40
  405014:	f8ca 5000 	str.w	r5, [sl]
  405018:	f8ca 1004 	str.w	r1, [sl, #4]
  40501c:	f340 8108 	ble.w	405230 <_vfiprintf_r+0x938>
  405020:	2a00      	cmp	r2, #0
  405022:	f040 81bc 	bne.w	40539e <_vfiprintf_r+0xaa6>
  405026:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405028:	2b00      	cmp	r3, #0
  40502a:	f43f ae1f 	beq.w	404c6c <_vfiprintf_r+0x374>
  40502e:	ab0e      	add	r3, sp, #56	; 0x38
  405030:	2202      	movs	r2, #2
  405032:	4608      	mov	r0, r1
  405034:	931c      	str	r3, [sp, #112]	; 0x70
  405036:	921d      	str	r2, [sp, #116]	; 0x74
  405038:	46ca      	mov	sl, r9
  40503a:	4601      	mov	r1, r0
  40503c:	f10a 0a08 	add.w	sl, sl, #8
  405040:	3001      	adds	r0, #1
  405042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405044:	2b80      	cmp	r3, #128	; 0x80
  405046:	f43f ae19 	beq.w	404c7c <_vfiprintf_r+0x384>
  40504a:	9b05      	ldr	r3, [sp, #20]
  40504c:	1ae4      	subs	r4, r4, r3
  40504e:	2c00      	cmp	r4, #0
  405050:	dd2e      	ble.n	4050b0 <_vfiprintf_r+0x7b8>
  405052:	2c10      	cmp	r4, #16
  405054:	4db3      	ldr	r5, [pc, #716]	; (405324 <_vfiprintf_r+0xa2c>)
  405056:	dd1e      	ble.n	405096 <_vfiprintf_r+0x79e>
  405058:	46d6      	mov	lr, sl
  40505a:	2610      	movs	r6, #16
  40505c:	9f06      	ldr	r7, [sp, #24]
  40505e:	f8dd a010 	ldr.w	sl, [sp, #16]
  405062:	e006      	b.n	405072 <_vfiprintf_r+0x77a>
  405064:	1c88      	adds	r0, r1, #2
  405066:	f10e 0e08 	add.w	lr, lr, #8
  40506a:	4619      	mov	r1, r3
  40506c:	3c10      	subs	r4, #16
  40506e:	2c10      	cmp	r4, #16
  405070:	dd10      	ble.n	405094 <_vfiprintf_r+0x79c>
  405072:	1c4b      	adds	r3, r1, #1
  405074:	3210      	adds	r2, #16
  405076:	2b07      	cmp	r3, #7
  405078:	9211      	str	r2, [sp, #68]	; 0x44
  40507a:	e88e 0060 	stmia.w	lr, {r5, r6}
  40507e:	9310      	str	r3, [sp, #64]	; 0x40
  405080:	ddf0      	ble.n	405064 <_vfiprintf_r+0x76c>
  405082:	2a00      	cmp	r2, #0
  405084:	d165      	bne.n	405152 <_vfiprintf_r+0x85a>
  405086:	3c10      	subs	r4, #16
  405088:	2c10      	cmp	r4, #16
  40508a:	f04f 0001 	mov.w	r0, #1
  40508e:	4611      	mov	r1, r2
  405090:	46ce      	mov	lr, r9
  405092:	dcee      	bgt.n	405072 <_vfiprintf_r+0x77a>
  405094:	46f2      	mov	sl, lr
  405096:	4422      	add	r2, r4
  405098:	2807      	cmp	r0, #7
  40509a:	9211      	str	r2, [sp, #68]	; 0x44
  40509c:	f8ca 5000 	str.w	r5, [sl]
  4050a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4050a4:	9010      	str	r0, [sp, #64]	; 0x40
  4050a6:	f300 8085 	bgt.w	4051b4 <_vfiprintf_r+0x8bc>
  4050aa:	f10a 0a08 	add.w	sl, sl, #8
  4050ae:	3001      	adds	r0, #1
  4050b0:	9905      	ldr	r1, [sp, #20]
  4050b2:	f8ca b000 	str.w	fp, [sl]
  4050b6:	440a      	add	r2, r1
  4050b8:	2807      	cmp	r0, #7
  4050ba:	9211      	str	r2, [sp, #68]	; 0x44
  4050bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4050c0:	9010      	str	r0, [sp, #64]	; 0x40
  4050c2:	f340 8082 	ble.w	4051ca <_vfiprintf_r+0x8d2>
  4050c6:	2a00      	cmp	r2, #0
  4050c8:	f040 8118 	bne.w	4052fc <_vfiprintf_r+0xa04>
  4050cc:	9b02      	ldr	r3, [sp, #8]
  4050ce:	9210      	str	r2, [sp, #64]	; 0x40
  4050d0:	0758      	lsls	r0, r3, #29
  4050d2:	d535      	bpl.n	405140 <_vfiprintf_r+0x848>
  4050d4:	9b08      	ldr	r3, [sp, #32]
  4050d6:	9901      	ldr	r1, [sp, #4]
  4050d8:	1a5c      	subs	r4, r3, r1
  4050da:	2c00      	cmp	r4, #0
  4050dc:	f340 80e7 	ble.w	4052ae <_vfiprintf_r+0x9b6>
  4050e0:	46ca      	mov	sl, r9
  4050e2:	2c10      	cmp	r4, #16
  4050e4:	f340 8218 	ble.w	405518 <_vfiprintf_r+0xc20>
  4050e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050ea:	4e8f      	ldr	r6, [pc, #572]	; (405328 <_vfiprintf_r+0xa30>)
  4050ec:	9f06      	ldr	r7, [sp, #24]
  4050ee:	f8dd b010 	ldr.w	fp, [sp, #16]
  4050f2:	2510      	movs	r5, #16
  4050f4:	e006      	b.n	405104 <_vfiprintf_r+0x80c>
  4050f6:	1c88      	adds	r0, r1, #2
  4050f8:	f10a 0a08 	add.w	sl, sl, #8
  4050fc:	4619      	mov	r1, r3
  4050fe:	3c10      	subs	r4, #16
  405100:	2c10      	cmp	r4, #16
  405102:	dd11      	ble.n	405128 <_vfiprintf_r+0x830>
  405104:	1c4b      	adds	r3, r1, #1
  405106:	3210      	adds	r2, #16
  405108:	2b07      	cmp	r3, #7
  40510a:	9211      	str	r2, [sp, #68]	; 0x44
  40510c:	f8ca 6000 	str.w	r6, [sl]
  405110:	f8ca 5004 	str.w	r5, [sl, #4]
  405114:	9310      	str	r3, [sp, #64]	; 0x40
  405116:	ddee      	ble.n	4050f6 <_vfiprintf_r+0x7fe>
  405118:	bb42      	cbnz	r2, 40516c <_vfiprintf_r+0x874>
  40511a:	3c10      	subs	r4, #16
  40511c:	2c10      	cmp	r4, #16
  40511e:	f04f 0001 	mov.w	r0, #1
  405122:	4611      	mov	r1, r2
  405124:	46ca      	mov	sl, r9
  405126:	dced      	bgt.n	405104 <_vfiprintf_r+0x80c>
  405128:	4422      	add	r2, r4
  40512a:	2807      	cmp	r0, #7
  40512c:	9211      	str	r2, [sp, #68]	; 0x44
  40512e:	f8ca 6000 	str.w	r6, [sl]
  405132:	f8ca 4004 	str.w	r4, [sl, #4]
  405136:	9010      	str	r0, [sp, #64]	; 0x40
  405138:	dd51      	ble.n	4051de <_vfiprintf_r+0x8e6>
  40513a:	2a00      	cmp	r2, #0
  40513c:	f040 819b 	bne.w	405476 <_vfiprintf_r+0xb7e>
  405140:	9b03      	ldr	r3, [sp, #12]
  405142:	9a08      	ldr	r2, [sp, #32]
  405144:	9901      	ldr	r1, [sp, #4]
  405146:	428a      	cmp	r2, r1
  405148:	bfac      	ite	ge
  40514a:	189b      	addge	r3, r3, r2
  40514c:	185b      	addlt	r3, r3, r1
  40514e:	9303      	str	r3, [sp, #12]
  405150:	e04e      	b.n	4051f0 <_vfiprintf_r+0x8f8>
  405152:	aa0f      	add	r2, sp, #60	; 0x3c
  405154:	4651      	mov	r1, sl
  405156:	4638      	mov	r0, r7
  405158:	f7ff fb8e 	bl	404878 <__sprint_r.part.0>
  40515c:	2800      	cmp	r0, #0
  40515e:	f040 813f 	bne.w	4053e0 <_vfiprintf_r+0xae8>
  405162:	9910      	ldr	r1, [sp, #64]	; 0x40
  405164:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405166:	1c48      	adds	r0, r1, #1
  405168:	46ce      	mov	lr, r9
  40516a:	e77f      	b.n	40506c <_vfiprintf_r+0x774>
  40516c:	aa0f      	add	r2, sp, #60	; 0x3c
  40516e:	4659      	mov	r1, fp
  405170:	4638      	mov	r0, r7
  405172:	f7ff fb81 	bl	404878 <__sprint_r.part.0>
  405176:	b960      	cbnz	r0, 405192 <_vfiprintf_r+0x89a>
  405178:	9910      	ldr	r1, [sp, #64]	; 0x40
  40517a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40517c:	1c48      	adds	r0, r1, #1
  40517e:	46ca      	mov	sl, r9
  405180:	e7bd      	b.n	4050fe <_vfiprintf_r+0x806>
  405182:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405184:	f8dd b010 	ldr.w	fp, [sp, #16]
  405188:	2b00      	cmp	r3, #0
  40518a:	f040 81d4 	bne.w	405536 <_vfiprintf_r+0xc3e>
  40518e:	2300      	movs	r3, #0
  405190:	9310      	str	r3, [sp, #64]	; 0x40
  405192:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405196:	f013 0f01 	tst.w	r3, #1
  40519a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40519e:	d102      	bne.n	4051a6 <_vfiprintf_r+0x8ae>
  4051a0:	059a      	lsls	r2, r3, #22
  4051a2:	f140 80de 	bpl.w	405362 <_vfiprintf_r+0xa6a>
  4051a6:	065b      	lsls	r3, r3, #25
  4051a8:	f53f acb2 	bmi.w	404b10 <_vfiprintf_r+0x218>
  4051ac:	9803      	ldr	r0, [sp, #12]
  4051ae:	b02d      	add	sp, #180	; 0xb4
  4051b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051b4:	2a00      	cmp	r2, #0
  4051b6:	f040 8106 	bne.w	4053c6 <_vfiprintf_r+0xace>
  4051ba:	9a05      	ldr	r2, [sp, #20]
  4051bc:	921d      	str	r2, [sp, #116]	; 0x74
  4051be:	2301      	movs	r3, #1
  4051c0:	9211      	str	r2, [sp, #68]	; 0x44
  4051c2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4051c6:	9310      	str	r3, [sp, #64]	; 0x40
  4051c8:	46ca      	mov	sl, r9
  4051ca:	f10a 0a08 	add.w	sl, sl, #8
  4051ce:	9b02      	ldr	r3, [sp, #8]
  4051d0:	0759      	lsls	r1, r3, #29
  4051d2:	d504      	bpl.n	4051de <_vfiprintf_r+0x8e6>
  4051d4:	9b08      	ldr	r3, [sp, #32]
  4051d6:	9901      	ldr	r1, [sp, #4]
  4051d8:	1a5c      	subs	r4, r3, r1
  4051da:	2c00      	cmp	r4, #0
  4051dc:	dc81      	bgt.n	4050e2 <_vfiprintf_r+0x7ea>
  4051de:	9b03      	ldr	r3, [sp, #12]
  4051e0:	9908      	ldr	r1, [sp, #32]
  4051e2:	9801      	ldr	r0, [sp, #4]
  4051e4:	4281      	cmp	r1, r0
  4051e6:	bfac      	ite	ge
  4051e8:	185b      	addge	r3, r3, r1
  4051ea:	181b      	addlt	r3, r3, r0
  4051ec:	9303      	str	r3, [sp, #12]
  4051ee:	bb72      	cbnz	r2, 40524e <_vfiprintf_r+0x956>
  4051f0:	2300      	movs	r3, #0
  4051f2:	9310      	str	r3, [sp, #64]	; 0x40
  4051f4:	46ca      	mov	sl, r9
  4051f6:	f7ff bbbc 	b.w	404972 <_vfiprintf_r+0x7a>
  4051fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4051fc:	9904      	ldr	r1, [sp, #16]
  4051fe:	4620      	mov	r0, r4
  405200:	f7ff fb3a 	bl	404878 <__sprint_r.part.0>
  405204:	bb50      	cbnz	r0, 40525c <_vfiprintf_r+0x964>
  405206:	9910      	ldr	r1, [sp, #64]	; 0x40
  405208:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40520a:	f101 0e01 	add.w	lr, r1, #1
  40520e:	46cc      	mov	ip, r9
  405210:	e548      	b.n	404ca4 <_vfiprintf_r+0x3ac>
  405212:	2a00      	cmp	r2, #0
  405214:	f040 8140 	bne.w	405498 <_vfiprintf_r+0xba0>
  405218:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40521c:	2900      	cmp	r1, #0
  40521e:	f000 811b 	beq.w	405458 <_vfiprintf_r+0xb60>
  405222:	2201      	movs	r2, #1
  405224:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405228:	4610      	mov	r0, r2
  40522a:	921d      	str	r2, [sp, #116]	; 0x74
  40522c:	911c      	str	r1, [sp, #112]	; 0x70
  40522e:	46ca      	mov	sl, r9
  405230:	4601      	mov	r1, r0
  405232:	f10a 0a08 	add.w	sl, sl, #8
  405236:	3001      	adds	r0, #1
  405238:	e507      	b.n	404c4a <_vfiprintf_r+0x352>
  40523a:	9b02      	ldr	r3, [sp, #8]
  40523c:	2a01      	cmp	r2, #1
  40523e:	f000 8098 	beq.w	405372 <_vfiprintf_r+0xa7a>
  405242:	2a02      	cmp	r2, #2
  405244:	d10d      	bne.n	405262 <_vfiprintf_r+0x96a>
  405246:	9302      	str	r3, [sp, #8]
  405248:	2600      	movs	r6, #0
  40524a:	2700      	movs	r7, #0
  40524c:	e5b0      	b.n	404db0 <_vfiprintf_r+0x4b8>
  40524e:	aa0f      	add	r2, sp, #60	; 0x3c
  405250:	9904      	ldr	r1, [sp, #16]
  405252:	9806      	ldr	r0, [sp, #24]
  405254:	f7ff fb10 	bl	404878 <__sprint_r.part.0>
  405258:	2800      	cmp	r0, #0
  40525a:	d0c9      	beq.n	4051f0 <_vfiprintf_r+0x8f8>
  40525c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405260:	e797      	b.n	405192 <_vfiprintf_r+0x89a>
  405262:	9302      	str	r3, [sp, #8]
  405264:	2600      	movs	r6, #0
  405266:	2700      	movs	r7, #0
  405268:	4649      	mov	r1, r9
  40526a:	e000      	b.n	40526e <_vfiprintf_r+0x976>
  40526c:	4659      	mov	r1, fp
  40526e:	08f2      	lsrs	r2, r6, #3
  405270:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405274:	08f8      	lsrs	r0, r7, #3
  405276:	f006 0307 	and.w	r3, r6, #7
  40527a:	4607      	mov	r7, r0
  40527c:	4616      	mov	r6, r2
  40527e:	3330      	adds	r3, #48	; 0x30
  405280:	ea56 0207 	orrs.w	r2, r6, r7
  405284:	f801 3c01 	strb.w	r3, [r1, #-1]
  405288:	f101 3bff 	add.w	fp, r1, #4294967295
  40528c:	d1ee      	bne.n	40526c <_vfiprintf_r+0x974>
  40528e:	9a02      	ldr	r2, [sp, #8]
  405290:	07d6      	lsls	r6, r2, #31
  405292:	f57f ad9d 	bpl.w	404dd0 <_vfiprintf_r+0x4d8>
  405296:	2b30      	cmp	r3, #48	; 0x30
  405298:	f43f ad9a 	beq.w	404dd0 <_vfiprintf_r+0x4d8>
  40529c:	3902      	subs	r1, #2
  40529e:	2330      	movs	r3, #48	; 0x30
  4052a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4052a4:	eba9 0301 	sub.w	r3, r9, r1
  4052a8:	9305      	str	r3, [sp, #20]
  4052aa:	468b      	mov	fp, r1
  4052ac:	e476      	b.n	404b9c <_vfiprintf_r+0x2a4>
  4052ae:	9b03      	ldr	r3, [sp, #12]
  4052b0:	9a08      	ldr	r2, [sp, #32]
  4052b2:	428a      	cmp	r2, r1
  4052b4:	bfac      	ite	ge
  4052b6:	189b      	addge	r3, r3, r2
  4052b8:	185b      	addlt	r3, r3, r1
  4052ba:	9303      	str	r3, [sp, #12]
  4052bc:	e798      	b.n	4051f0 <_vfiprintf_r+0x8f8>
  4052be:	2202      	movs	r2, #2
  4052c0:	e44d      	b.n	404b5e <_vfiprintf_r+0x266>
  4052c2:	2f00      	cmp	r7, #0
  4052c4:	bf08      	it	eq
  4052c6:	2e0a      	cmpeq	r6, #10
  4052c8:	d352      	bcc.n	405370 <_vfiprintf_r+0xa78>
  4052ca:	46cb      	mov	fp, r9
  4052cc:	4630      	mov	r0, r6
  4052ce:	4639      	mov	r1, r7
  4052d0:	220a      	movs	r2, #10
  4052d2:	2300      	movs	r3, #0
  4052d4:	f003 fc6a 	bl	408bac <__aeabi_uldivmod>
  4052d8:	3230      	adds	r2, #48	; 0x30
  4052da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4052de:	4630      	mov	r0, r6
  4052e0:	4639      	mov	r1, r7
  4052e2:	2300      	movs	r3, #0
  4052e4:	220a      	movs	r2, #10
  4052e6:	f003 fc61 	bl	408bac <__aeabi_uldivmod>
  4052ea:	4606      	mov	r6, r0
  4052ec:	460f      	mov	r7, r1
  4052ee:	ea56 0307 	orrs.w	r3, r6, r7
  4052f2:	d1eb      	bne.n	4052cc <_vfiprintf_r+0x9d4>
  4052f4:	e56c      	b.n	404dd0 <_vfiprintf_r+0x4d8>
  4052f6:	9405      	str	r4, [sp, #20]
  4052f8:	46cb      	mov	fp, r9
  4052fa:	e44f      	b.n	404b9c <_vfiprintf_r+0x2a4>
  4052fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4052fe:	9904      	ldr	r1, [sp, #16]
  405300:	9806      	ldr	r0, [sp, #24]
  405302:	f7ff fab9 	bl	404878 <__sprint_r.part.0>
  405306:	2800      	cmp	r0, #0
  405308:	d1a8      	bne.n	40525c <_vfiprintf_r+0x964>
  40530a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40530c:	46ca      	mov	sl, r9
  40530e:	e75e      	b.n	4051ce <_vfiprintf_r+0x8d6>
  405310:	aa0f      	add	r2, sp, #60	; 0x3c
  405312:	9904      	ldr	r1, [sp, #16]
  405314:	9806      	ldr	r0, [sp, #24]
  405316:	f7ff faaf 	bl	404878 <__sprint_r.part.0>
  40531a:	2800      	cmp	r0, #0
  40531c:	d19e      	bne.n	40525c <_vfiprintf_r+0x964>
  40531e:	46ca      	mov	sl, r9
  405320:	f7ff bbc0 	b.w	404aa4 <_vfiprintf_r+0x1ac>
  405324:	004097a4 	.word	0x004097a4
  405328:	00409794 	.word	0x00409794
  40532c:	3104      	adds	r1, #4
  40532e:	6816      	ldr	r6, [r2, #0]
  405330:	9107      	str	r1, [sp, #28]
  405332:	2201      	movs	r2, #1
  405334:	2700      	movs	r7, #0
  405336:	e412      	b.n	404b5e <_vfiprintf_r+0x266>
  405338:	9807      	ldr	r0, [sp, #28]
  40533a:	4601      	mov	r1, r0
  40533c:	3104      	adds	r1, #4
  40533e:	6806      	ldr	r6, [r0, #0]
  405340:	9107      	str	r1, [sp, #28]
  405342:	2700      	movs	r7, #0
  405344:	e40b      	b.n	404b5e <_vfiprintf_r+0x266>
  405346:	680e      	ldr	r6, [r1, #0]
  405348:	3104      	adds	r1, #4
  40534a:	9107      	str	r1, [sp, #28]
  40534c:	2700      	movs	r7, #0
  40534e:	e591      	b.n	404e74 <_vfiprintf_r+0x57c>
  405350:	9907      	ldr	r1, [sp, #28]
  405352:	680e      	ldr	r6, [r1, #0]
  405354:	460a      	mov	r2, r1
  405356:	17f7      	asrs	r7, r6, #31
  405358:	3204      	adds	r2, #4
  40535a:	9207      	str	r2, [sp, #28]
  40535c:	4630      	mov	r0, r6
  40535e:	4639      	mov	r1, r7
  405360:	e50f      	b.n	404d82 <_vfiprintf_r+0x48a>
  405362:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405366:	f001 fe4d 	bl	407004 <__retarget_lock_release_recursive>
  40536a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40536e:	e71a      	b.n	4051a6 <_vfiprintf_r+0x8ae>
  405370:	9b02      	ldr	r3, [sp, #8]
  405372:	9302      	str	r3, [sp, #8]
  405374:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405378:	3630      	adds	r6, #48	; 0x30
  40537a:	2301      	movs	r3, #1
  40537c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405380:	9305      	str	r3, [sp, #20]
  405382:	e40b      	b.n	404b9c <_vfiprintf_r+0x2a4>
  405384:	aa0f      	add	r2, sp, #60	; 0x3c
  405386:	9904      	ldr	r1, [sp, #16]
  405388:	9806      	ldr	r0, [sp, #24]
  40538a:	f7ff fa75 	bl	404878 <__sprint_r.part.0>
  40538e:	2800      	cmp	r0, #0
  405390:	f47f af64 	bne.w	40525c <_vfiprintf_r+0x964>
  405394:	9910      	ldr	r1, [sp, #64]	; 0x40
  405396:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405398:	1c48      	adds	r0, r1, #1
  40539a:	46ca      	mov	sl, r9
  40539c:	e651      	b.n	405042 <_vfiprintf_r+0x74a>
  40539e:	aa0f      	add	r2, sp, #60	; 0x3c
  4053a0:	9904      	ldr	r1, [sp, #16]
  4053a2:	9806      	ldr	r0, [sp, #24]
  4053a4:	f7ff fa68 	bl	404878 <__sprint_r.part.0>
  4053a8:	2800      	cmp	r0, #0
  4053aa:	f47f af57 	bne.w	40525c <_vfiprintf_r+0x964>
  4053ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053b2:	1c48      	adds	r0, r1, #1
  4053b4:	46ca      	mov	sl, r9
  4053b6:	e448      	b.n	404c4a <_vfiprintf_r+0x352>
  4053b8:	2a00      	cmp	r2, #0
  4053ba:	f040 8091 	bne.w	4054e0 <_vfiprintf_r+0xbe8>
  4053be:	2001      	movs	r0, #1
  4053c0:	4611      	mov	r1, r2
  4053c2:	46ca      	mov	sl, r9
  4053c4:	e641      	b.n	40504a <_vfiprintf_r+0x752>
  4053c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4053c8:	9904      	ldr	r1, [sp, #16]
  4053ca:	9806      	ldr	r0, [sp, #24]
  4053cc:	f7ff fa54 	bl	404878 <__sprint_r.part.0>
  4053d0:	2800      	cmp	r0, #0
  4053d2:	f47f af43 	bne.w	40525c <_vfiprintf_r+0x964>
  4053d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4053d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053da:	3001      	adds	r0, #1
  4053dc:	46ca      	mov	sl, r9
  4053de:	e667      	b.n	4050b0 <_vfiprintf_r+0x7b8>
  4053e0:	46d3      	mov	fp, sl
  4053e2:	e6d6      	b.n	405192 <_vfiprintf_r+0x89a>
  4053e4:	9e07      	ldr	r6, [sp, #28]
  4053e6:	3607      	adds	r6, #7
  4053e8:	f026 0207 	bic.w	r2, r6, #7
  4053ec:	f102 0108 	add.w	r1, r2, #8
  4053f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4053f4:	9107      	str	r1, [sp, #28]
  4053f6:	2201      	movs	r2, #1
  4053f8:	f7ff bbb1 	b.w	404b5e <_vfiprintf_r+0x266>
  4053fc:	9e07      	ldr	r6, [sp, #28]
  4053fe:	3607      	adds	r6, #7
  405400:	f026 0607 	bic.w	r6, r6, #7
  405404:	e9d6 0100 	ldrd	r0, r1, [r6]
  405408:	f106 0208 	add.w	r2, r6, #8
  40540c:	9207      	str	r2, [sp, #28]
  40540e:	4606      	mov	r6, r0
  405410:	460f      	mov	r7, r1
  405412:	e4b6      	b.n	404d82 <_vfiprintf_r+0x48a>
  405414:	9e07      	ldr	r6, [sp, #28]
  405416:	3607      	adds	r6, #7
  405418:	f026 0207 	bic.w	r2, r6, #7
  40541c:	f102 0108 	add.w	r1, r2, #8
  405420:	e9d2 6700 	ldrd	r6, r7, [r2]
  405424:	9107      	str	r1, [sp, #28]
  405426:	2200      	movs	r2, #0
  405428:	f7ff bb99 	b.w	404b5e <_vfiprintf_r+0x266>
  40542c:	9e07      	ldr	r6, [sp, #28]
  40542e:	3607      	adds	r6, #7
  405430:	f026 0107 	bic.w	r1, r6, #7
  405434:	f101 0008 	add.w	r0, r1, #8
  405438:	9007      	str	r0, [sp, #28]
  40543a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40543e:	e519      	b.n	404e74 <_vfiprintf_r+0x57c>
  405440:	46cb      	mov	fp, r9
  405442:	f7ff bbab 	b.w	404b9c <_vfiprintf_r+0x2a4>
  405446:	252d      	movs	r5, #45	; 0x2d
  405448:	4276      	negs	r6, r6
  40544a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40544e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405452:	2201      	movs	r2, #1
  405454:	f7ff bb88 	b.w	404b68 <_vfiprintf_r+0x270>
  405458:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40545a:	b9b3      	cbnz	r3, 40548a <_vfiprintf_r+0xb92>
  40545c:	4611      	mov	r1, r2
  40545e:	2001      	movs	r0, #1
  405460:	46ca      	mov	sl, r9
  405462:	e5f2      	b.n	40504a <_vfiprintf_r+0x752>
  405464:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405468:	f001 fdcc 	bl	407004 <__retarget_lock_release_recursive>
  40546c:	f04f 33ff 	mov.w	r3, #4294967295
  405470:	9303      	str	r3, [sp, #12]
  405472:	f7ff bb50 	b.w	404b16 <_vfiprintf_r+0x21e>
  405476:	aa0f      	add	r2, sp, #60	; 0x3c
  405478:	9904      	ldr	r1, [sp, #16]
  40547a:	9806      	ldr	r0, [sp, #24]
  40547c:	f7ff f9fc 	bl	404878 <__sprint_r.part.0>
  405480:	2800      	cmp	r0, #0
  405482:	f47f aeeb 	bne.w	40525c <_vfiprintf_r+0x964>
  405486:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405488:	e6a9      	b.n	4051de <_vfiprintf_r+0x8e6>
  40548a:	ab0e      	add	r3, sp, #56	; 0x38
  40548c:	2202      	movs	r2, #2
  40548e:	931c      	str	r3, [sp, #112]	; 0x70
  405490:	921d      	str	r2, [sp, #116]	; 0x74
  405492:	2001      	movs	r0, #1
  405494:	46ca      	mov	sl, r9
  405496:	e5d0      	b.n	40503a <_vfiprintf_r+0x742>
  405498:	aa0f      	add	r2, sp, #60	; 0x3c
  40549a:	9904      	ldr	r1, [sp, #16]
  40549c:	9806      	ldr	r0, [sp, #24]
  40549e:	f7ff f9eb 	bl	404878 <__sprint_r.part.0>
  4054a2:	2800      	cmp	r0, #0
  4054a4:	f47f aeda 	bne.w	40525c <_vfiprintf_r+0x964>
  4054a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4054aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054ac:	1c48      	adds	r0, r1, #1
  4054ae:	46ca      	mov	sl, r9
  4054b0:	e5a4      	b.n	404ffc <_vfiprintf_r+0x704>
  4054b2:	9a07      	ldr	r2, [sp, #28]
  4054b4:	9903      	ldr	r1, [sp, #12]
  4054b6:	6813      	ldr	r3, [r2, #0]
  4054b8:	17cd      	asrs	r5, r1, #31
  4054ba:	4608      	mov	r0, r1
  4054bc:	3204      	adds	r2, #4
  4054be:	4629      	mov	r1, r5
  4054c0:	9207      	str	r2, [sp, #28]
  4054c2:	e9c3 0100 	strd	r0, r1, [r3]
  4054c6:	f7ff ba54 	b.w	404972 <_vfiprintf_r+0x7a>
  4054ca:	4658      	mov	r0, fp
  4054cc:	9607      	str	r6, [sp, #28]
  4054ce:	9302      	str	r3, [sp, #8]
  4054d0:	f7fd ff36 	bl	403340 <strlen>
  4054d4:	2400      	movs	r4, #0
  4054d6:	9005      	str	r0, [sp, #20]
  4054d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4054dc:	f7ff bb5e 	b.w	404b9c <_vfiprintf_r+0x2a4>
  4054e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4054e2:	9904      	ldr	r1, [sp, #16]
  4054e4:	9806      	ldr	r0, [sp, #24]
  4054e6:	f7ff f9c7 	bl	404878 <__sprint_r.part.0>
  4054ea:	2800      	cmp	r0, #0
  4054ec:	f47f aeb6 	bne.w	40525c <_vfiprintf_r+0x964>
  4054f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4054f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054f4:	1c48      	adds	r0, r1, #1
  4054f6:	46ca      	mov	sl, r9
  4054f8:	e5a7      	b.n	40504a <_vfiprintf_r+0x752>
  4054fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4054fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054fe:	4e20      	ldr	r6, [pc, #128]	; (405580 <_vfiprintf_r+0xc88>)
  405500:	3101      	adds	r1, #1
  405502:	f7ff bb90 	b.w	404c26 <_vfiprintf_r+0x32e>
  405506:	2c06      	cmp	r4, #6
  405508:	bf28      	it	cs
  40550a:	2406      	movcs	r4, #6
  40550c:	9405      	str	r4, [sp, #20]
  40550e:	9607      	str	r6, [sp, #28]
  405510:	9401      	str	r4, [sp, #4]
  405512:	f8df b070 	ldr.w	fp, [pc, #112]	; 405584 <_vfiprintf_r+0xc8c>
  405516:	e4d5      	b.n	404ec4 <_vfiprintf_r+0x5cc>
  405518:	9810      	ldr	r0, [sp, #64]	; 0x40
  40551a:	4e19      	ldr	r6, [pc, #100]	; (405580 <_vfiprintf_r+0xc88>)
  40551c:	3001      	adds	r0, #1
  40551e:	e603      	b.n	405128 <_vfiprintf_r+0x830>
  405520:	9405      	str	r4, [sp, #20]
  405522:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405526:	9607      	str	r6, [sp, #28]
  405528:	9302      	str	r3, [sp, #8]
  40552a:	4604      	mov	r4, r0
  40552c:	f7ff bb36 	b.w	404b9c <_vfiprintf_r+0x2a4>
  405530:	4686      	mov	lr, r0
  405532:	f7ff bbce 	b.w	404cd2 <_vfiprintf_r+0x3da>
  405536:	9806      	ldr	r0, [sp, #24]
  405538:	aa0f      	add	r2, sp, #60	; 0x3c
  40553a:	4659      	mov	r1, fp
  40553c:	f7ff f99c 	bl	404878 <__sprint_r.part.0>
  405540:	2800      	cmp	r0, #0
  405542:	f43f ae24 	beq.w	40518e <_vfiprintf_r+0x896>
  405546:	e624      	b.n	405192 <_vfiprintf_r+0x89a>
  405548:	9907      	ldr	r1, [sp, #28]
  40554a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40554e:	680c      	ldr	r4, [r1, #0]
  405550:	3104      	adds	r1, #4
  405552:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405556:	46b8      	mov	r8, r7
  405558:	9107      	str	r1, [sp, #28]
  40555a:	f7ff ba3f 	b.w	4049dc <_vfiprintf_r+0xe4>
  40555e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405562:	e43c      	b.n	404dde <_vfiprintf_r+0x4e6>
  405564:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405568:	e521      	b.n	404fae <_vfiprintf_r+0x6b6>
  40556a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40556e:	f7ff bbf4 	b.w	404d5a <_vfiprintf_r+0x462>
  405572:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405576:	e491      	b.n	404e9c <_vfiprintf_r+0x5a4>
  405578:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40557c:	e469      	b.n	404e52 <_vfiprintf_r+0x55a>
  40557e:	bf00      	nop
  405580:	00409794 	.word	0x00409794
  405584:	00409768 	.word	0x00409768

00405588 <__sbprintf>:
  405588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40558c:	460c      	mov	r4, r1
  40558e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405592:	8989      	ldrh	r1, [r1, #12]
  405594:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405596:	89e5      	ldrh	r5, [r4, #14]
  405598:	9619      	str	r6, [sp, #100]	; 0x64
  40559a:	f021 0102 	bic.w	r1, r1, #2
  40559e:	4606      	mov	r6, r0
  4055a0:	69e0      	ldr	r0, [r4, #28]
  4055a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4055a6:	4617      	mov	r7, r2
  4055a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4055ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4055ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4055b2:	4698      	mov	r8, r3
  4055b4:	ad1a      	add	r5, sp, #104	; 0x68
  4055b6:	2300      	movs	r3, #0
  4055b8:	9007      	str	r0, [sp, #28]
  4055ba:	a816      	add	r0, sp, #88	; 0x58
  4055bc:	9209      	str	r2, [sp, #36]	; 0x24
  4055be:	9306      	str	r3, [sp, #24]
  4055c0:	9500      	str	r5, [sp, #0]
  4055c2:	9504      	str	r5, [sp, #16]
  4055c4:	9102      	str	r1, [sp, #8]
  4055c6:	9105      	str	r1, [sp, #20]
  4055c8:	f001 fd16 	bl	406ff8 <__retarget_lock_init_recursive>
  4055cc:	4643      	mov	r3, r8
  4055ce:	463a      	mov	r2, r7
  4055d0:	4669      	mov	r1, sp
  4055d2:	4630      	mov	r0, r6
  4055d4:	f7ff f990 	bl	4048f8 <_vfiprintf_r>
  4055d8:	1e05      	subs	r5, r0, #0
  4055da:	db07      	blt.n	4055ec <__sbprintf+0x64>
  4055dc:	4630      	mov	r0, r6
  4055de:	4669      	mov	r1, sp
  4055e0:	f001 f8e8 	bl	4067b4 <_fflush_r>
  4055e4:	2800      	cmp	r0, #0
  4055e6:	bf18      	it	ne
  4055e8:	f04f 35ff 	movne.w	r5, #4294967295
  4055ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4055f0:	065b      	lsls	r3, r3, #25
  4055f2:	d503      	bpl.n	4055fc <__sbprintf+0x74>
  4055f4:	89a3      	ldrh	r3, [r4, #12]
  4055f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055fa:	81a3      	strh	r3, [r4, #12]
  4055fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4055fe:	f001 fcfd 	bl	406ffc <__retarget_lock_close_recursive>
  405602:	4628      	mov	r0, r5
  405604:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040560c <__swsetup_r>:
  40560c:	b538      	push	{r3, r4, r5, lr}
  40560e:	4b30      	ldr	r3, [pc, #192]	; (4056d0 <__swsetup_r+0xc4>)
  405610:	681b      	ldr	r3, [r3, #0]
  405612:	4605      	mov	r5, r0
  405614:	460c      	mov	r4, r1
  405616:	b113      	cbz	r3, 40561e <__swsetup_r+0x12>
  405618:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40561a:	2a00      	cmp	r2, #0
  40561c:	d038      	beq.n	405690 <__swsetup_r+0x84>
  40561e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405622:	b293      	uxth	r3, r2
  405624:	0718      	lsls	r0, r3, #28
  405626:	d50c      	bpl.n	405642 <__swsetup_r+0x36>
  405628:	6920      	ldr	r0, [r4, #16]
  40562a:	b1a8      	cbz	r0, 405658 <__swsetup_r+0x4c>
  40562c:	f013 0201 	ands.w	r2, r3, #1
  405630:	d01e      	beq.n	405670 <__swsetup_r+0x64>
  405632:	6963      	ldr	r3, [r4, #20]
  405634:	2200      	movs	r2, #0
  405636:	425b      	negs	r3, r3
  405638:	61a3      	str	r3, [r4, #24]
  40563a:	60a2      	str	r2, [r4, #8]
  40563c:	b1f0      	cbz	r0, 40567c <__swsetup_r+0x70>
  40563e:	2000      	movs	r0, #0
  405640:	bd38      	pop	{r3, r4, r5, pc}
  405642:	06d9      	lsls	r1, r3, #27
  405644:	d53c      	bpl.n	4056c0 <__swsetup_r+0xb4>
  405646:	0758      	lsls	r0, r3, #29
  405648:	d426      	bmi.n	405698 <__swsetup_r+0x8c>
  40564a:	6920      	ldr	r0, [r4, #16]
  40564c:	f042 0308 	orr.w	r3, r2, #8
  405650:	81a3      	strh	r3, [r4, #12]
  405652:	b29b      	uxth	r3, r3
  405654:	2800      	cmp	r0, #0
  405656:	d1e9      	bne.n	40562c <__swsetup_r+0x20>
  405658:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40565c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405660:	d0e4      	beq.n	40562c <__swsetup_r+0x20>
  405662:	4628      	mov	r0, r5
  405664:	4621      	mov	r1, r4
  405666:	f001 fcfd 	bl	407064 <__smakebuf_r>
  40566a:	89a3      	ldrh	r3, [r4, #12]
  40566c:	6920      	ldr	r0, [r4, #16]
  40566e:	e7dd      	b.n	40562c <__swsetup_r+0x20>
  405670:	0799      	lsls	r1, r3, #30
  405672:	bf58      	it	pl
  405674:	6962      	ldrpl	r2, [r4, #20]
  405676:	60a2      	str	r2, [r4, #8]
  405678:	2800      	cmp	r0, #0
  40567a:	d1e0      	bne.n	40563e <__swsetup_r+0x32>
  40567c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405680:	061a      	lsls	r2, r3, #24
  405682:	d5dd      	bpl.n	405640 <__swsetup_r+0x34>
  405684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405688:	81a3      	strh	r3, [r4, #12]
  40568a:	f04f 30ff 	mov.w	r0, #4294967295
  40568e:	bd38      	pop	{r3, r4, r5, pc}
  405690:	4618      	mov	r0, r3
  405692:	f001 f8e7 	bl	406864 <__sinit>
  405696:	e7c2      	b.n	40561e <__swsetup_r+0x12>
  405698:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40569a:	b151      	cbz	r1, 4056b2 <__swsetup_r+0xa6>
  40569c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4056a0:	4299      	cmp	r1, r3
  4056a2:	d004      	beq.n	4056ae <__swsetup_r+0xa2>
  4056a4:	4628      	mov	r0, r5
  4056a6:	f001 fa03 	bl	406ab0 <_free_r>
  4056aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4056ae:	2300      	movs	r3, #0
  4056b0:	6323      	str	r3, [r4, #48]	; 0x30
  4056b2:	2300      	movs	r3, #0
  4056b4:	6920      	ldr	r0, [r4, #16]
  4056b6:	6063      	str	r3, [r4, #4]
  4056b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4056bc:	6020      	str	r0, [r4, #0]
  4056be:	e7c5      	b.n	40564c <__swsetup_r+0x40>
  4056c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4056c4:	2309      	movs	r3, #9
  4056c6:	602b      	str	r3, [r5, #0]
  4056c8:	f04f 30ff 	mov.w	r0, #4294967295
  4056cc:	81a2      	strh	r2, [r4, #12]
  4056ce:	bd38      	pop	{r3, r4, r5, pc}
  4056d0:	20400014 	.word	0x20400014

004056d4 <register_fini>:
  4056d4:	4b02      	ldr	r3, [pc, #8]	; (4056e0 <register_fini+0xc>)
  4056d6:	b113      	cbz	r3, 4056de <register_fini+0xa>
  4056d8:	4802      	ldr	r0, [pc, #8]	; (4056e4 <register_fini+0x10>)
  4056da:	f000 b805 	b.w	4056e8 <atexit>
  4056de:	4770      	bx	lr
  4056e0:	00000000 	.word	0x00000000
  4056e4:	004068d5 	.word	0x004068d5

004056e8 <atexit>:
  4056e8:	2300      	movs	r3, #0
  4056ea:	4601      	mov	r1, r0
  4056ec:	461a      	mov	r2, r3
  4056ee:	4618      	mov	r0, r3
  4056f0:	f002 bc74 	b.w	407fdc <__register_exitproc>

004056f4 <quorem>:
  4056f4:	6902      	ldr	r2, [r0, #16]
  4056f6:	690b      	ldr	r3, [r1, #16]
  4056f8:	4293      	cmp	r3, r2
  4056fa:	f300 808d 	bgt.w	405818 <quorem+0x124>
  4056fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405702:	f103 38ff 	add.w	r8, r3, #4294967295
  405706:	f101 0714 	add.w	r7, r1, #20
  40570a:	f100 0b14 	add.w	fp, r0, #20
  40570e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405712:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405716:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40571a:	b083      	sub	sp, #12
  40571c:	3201      	adds	r2, #1
  40571e:	fbb3 f9f2 	udiv	r9, r3, r2
  405722:	eb0b 0304 	add.w	r3, fp, r4
  405726:	9400      	str	r4, [sp, #0]
  405728:	eb07 0a04 	add.w	sl, r7, r4
  40572c:	9301      	str	r3, [sp, #4]
  40572e:	f1b9 0f00 	cmp.w	r9, #0
  405732:	d039      	beq.n	4057a8 <quorem+0xb4>
  405734:	2500      	movs	r5, #0
  405736:	462e      	mov	r6, r5
  405738:	46bc      	mov	ip, r7
  40573a:	46de      	mov	lr, fp
  40573c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405740:	f8de 3000 	ldr.w	r3, [lr]
  405744:	b2a2      	uxth	r2, r4
  405746:	fb09 5502 	mla	r5, r9, r2, r5
  40574a:	0c22      	lsrs	r2, r4, #16
  40574c:	0c2c      	lsrs	r4, r5, #16
  40574e:	fb09 4202 	mla	r2, r9, r2, r4
  405752:	b2ad      	uxth	r5, r5
  405754:	1b75      	subs	r5, r6, r5
  405756:	b296      	uxth	r6, r2
  405758:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40575c:	fa15 f383 	uxtah	r3, r5, r3
  405760:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405764:	b29b      	uxth	r3, r3
  405766:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40576a:	45e2      	cmp	sl, ip
  40576c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405770:	f84e 3b04 	str.w	r3, [lr], #4
  405774:	ea4f 4626 	mov.w	r6, r6, asr #16
  405778:	d2e0      	bcs.n	40573c <quorem+0x48>
  40577a:	9b00      	ldr	r3, [sp, #0]
  40577c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405780:	b993      	cbnz	r3, 4057a8 <quorem+0xb4>
  405782:	9c01      	ldr	r4, [sp, #4]
  405784:	1f23      	subs	r3, r4, #4
  405786:	459b      	cmp	fp, r3
  405788:	d20c      	bcs.n	4057a4 <quorem+0xb0>
  40578a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40578e:	b94b      	cbnz	r3, 4057a4 <quorem+0xb0>
  405790:	f1a4 0308 	sub.w	r3, r4, #8
  405794:	e002      	b.n	40579c <quorem+0xa8>
  405796:	681a      	ldr	r2, [r3, #0]
  405798:	3b04      	subs	r3, #4
  40579a:	b91a      	cbnz	r2, 4057a4 <quorem+0xb0>
  40579c:	459b      	cmp	fp, r3
  40579e:	f108 38ff 	add.w	r8, r8, #4294967295
  4057a2:	d3f8      	bcc.n	405796 <quorem+0xa2>
  4057a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4057a8:	4604      	mov	r4, r0
  4057aa:	f002 f80d 	bl	4077c8 <__mcmp>
  4057ae:	2800      	cmp	r0, #0
  4057b0:	db2e      	blt.n	405810 <quorem+0x11c>
  4057b2:	f109 0901 	add.w	r9, r9, #1
  4057b6:	465d      	mov	r5, fp
  4057b8:	2300      	movs	r3, #0
  4057ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4057be:	6828      	ldr	r0, [r5, #0]
  4057c0:	b28a      	uxth	r2, r1
  4057c2:	1a9a      	subs	r2, r3, r2
  4057c4:	0c0b      	lsrs	r3, r1, #16
  4057c6:	fa12 f280 	uxtah	r2, r2, r0
  4057ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4057ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4057d2:	b292      	uxth	r2, r2
  4057d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4057d8:	45ba      	cmp	sl, r7
  4057da:	f845 2b04 	str.w	r2, [r5], #4
  4057de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4057e2:	d2ea      	bcs.n	4057ba <quorem+0xc6>
  4057e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4057e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4057ec:	b982      	cbnz	r2, 405810 <quorem+0x11c>
  4057ee:	1f1a      	subs	r2, r3, #4
  4057f0:	4593      	cmp	fp, r2
  4057f2:	d20b      	bcs.n	40580c <quorem+0x118>
  4057f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4057f8:	b942      	cbnz	r2, 40580c <quorem+0x118>
  4057fa:	3b08      	subs	r3, #8
  4057fc:	e002      	b.n	405804 <quorem+0x110>
  4057fe:	681a      	ldr	r2, [r3, #0]
  405800:	3b04      	subs	r3, #4
  405802:	b91a      	cbnz	r2, 40580c <quorem+0x118>
  405804:	459b      	cmp	fp, r3
  405806:	f108 38ff 	add.w	r8, r8, #4294967295
  40580a:	d3f8      	bcc.n	4057fe <quorem+0x10a>
  40580c:	f8c4 8010 	str.w	r8, [r4, #16]
  405810:	4648      	mov	r0, r9
  405812:	b003      	add	sp, #12
  405814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405818:	2000      	movs	r0, #0
  40581a:	4770      	bx	lr
  40581c:	0000      	movs	r0, r0
	...

00405820 <_dtoa_r>:
  405820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405824:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405826:	b09b      	sub	sp, #108	; 0x6c
  405828:	4604      	mov	r4, r0
  40582a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40582c:	4692      	mov	sl, r2
  40582e:	469b      	mov	fp, r3
  405830:	b141      	cbz	r1, 405844 <_dtoa_r+0x24>
  405832:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405834:	604a      	str	r2, [r1, #4]
  405836:	2301      	movs	r3, #1
  405838:	4093      	lsls	r3, r2
  40583a:	608b      	str	r3, [r1, #8]
  40583c:	f001 fdec 	bl	407418 <_Bfree>
  405840:	2300      	movs	r3, #0
  405842:	6423      	str	r3, [r4, #64]	; 0x40
  405844:	f1bb 0f00 	cmp.w	fp, #0
  405848:	465d      	mov	r5, fp
  40584a:	db35      	blt.n	4058b8 <_dtoa_r+0x98>
  40584c:	2300      	movs	r3, #0
  40584e:	6033      	str	r3, [r6, #0]
  405850:	4b9d      	ldr	r3, [pc, #628]	; (405ac8 <_dtoa_r+0x2a8>)
  405852:	43ab      	bics	r3, r5
  405854:	d015      	beq.n	405882 <_dtoa_r+0x62>
  405856:	4650      	mov	r0, sl
  405858:	4659      	mov	r1, fp
  40585a:	2200      	movs	r2, #0
  40585c:	2300      	movs	r3, #0
  40585e:	f003 f935 	bl	408acc <__aeabi_dcmpeq>
  405862:	4680      	mov	r8, r0
  405864:	2800      	cmp	r0, #0
  405866:	d02d      	beq.n	4058c4 <_dtoa_r+0xa4>
  405868:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40586a:	2301      	movs	r3, #1
  40586c:	6013      	str	r3, [r2, #0]
  40586e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405870:	2b00      	cmp	r3, #0
  405872:	f000 80bd 	beq.w	4059f0 <_dtoa_r+0x1d0>
  405876:	4895      	ldr	r0, [pc, #596]	; (405acc <_dtoa_r+0x2ac>)
  405878:	6018      	str	r0, [r3, #0]
  40587a:	3801      	subs	r0, #1
  40587c:	b01b      	add	sp, #108	; 0x6c
  40587e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405882:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405884:	f242 730f 	movw	r3, #9999	; 0x270f
  405888:	6013      	str	r3, [r2, #0]
  40588a:	f1ba 0f00 	cmp.w	sl, #0
  40588e:	d10d      	bne.n	4058ac <_dtoa_r+0x8c>
  405890:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405894:	b955      	cbnz	r5, 4058ac <_dtoa_r+0x8c>
  405896:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405898:	488d      	ldr	r0, [pc, #564]	; (405ad0 <_dtoa_r+0x2b0>)
  40589a:	2b00      	cmp	r3, #0
  40589c:	d0ee      	beq.n	40587c <_dtoa_r+0x5c>
  40589e:	f100 0308 	add.w	r3, r0, #8
  4058a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4058a4:	6013      	str	r3, [r2, #0]
  4058a6:	b01b      	add	sp, #108	; 0x6c
  4058a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4058ae:	4889      	ldr	r0, [pc, #548]	; (405ad4 <_dtoa_r+0x2b4>)
  4058b0:	2b00      	cmp	r3, #0
  4058b2:	d0e3      	beq.n	40587c <_dtoa_r+0x5c>
  4058b4:	1cc3      	adds	r3, r0, #3
  4058b6:	e7f4      	b.n	4058a2 <_dtoa_r+0x82>
  4058b8:	2301      	movs	r3, #1
  4058ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4058be:	6033      	str	r3, [r6, #0]
  4058c0:	46ab      	mov	fp, r5
  4058c2:	e7c5      	b.n	405850 <_dtoa_r+0x30>
  4058c4:	aa18      	add	r2, sp, #96	; 0x60
  4058c6:	ab19      	add	r3, sp, #100	; 0x64
  4058c8:	9201      	str	r2, [sp, #4]
  4058ca:	9300      	str	r3, [sp, #0]
  4058cc:	4652      	mov	r2, sl
  4058ce:	465b      	mov	r3, fp
  4058d0:	4620      	mov	r0, r4
  4058d2:	f002 f819 	bl	407908 <__d2b>
  4058d6:	0d2b      	lsrs	r3, r5, #20
  4058d8:	4681      	mov	r9, r0
  4058da:	d071      	beq.n	4059c0 <_dtoa_r+0x1a0>
  4058dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4058e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4058e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4058e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4058ea:	4650      	mov	r0, sl
  4058ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4058f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4058f4:	2200      	movs	r2, #0
  4058f6:	4b78      	ldr	r3, [pc, #480]	; (405ad8 <_dtoa_r+0x2b8>)
  4058f8:	f002 fccc 	bl	408294 <__aeabi_dsub>
  4058fc:	a36c      	add	r3, pc, #432	; (adr r3, 405ab0 <_dtoa_r+0x290>)
  4058fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405902:	f002 fe7b 	bl	4085fc <__aeabi_dmul>
  405906:	a36c      	add	r3, pc, #432	; (adr r3, 405ab8 <_dtoa_r+0x298>)
  405908:	e9d3 2300 	ldrd	r2, r3, [r3]
  40590c:	f002 fcc4 	bl	408298 <__adddf3>
  405910:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405914:	4630      	mov	r0, r6
  405916:	f002 fe0b 	bl	408530 <__aeabi_i2d>
  40591a:	a369      	add	r3, pc, #420	; (adr r3, 405ac0 <_dtoa_r+0x2a0>)
  40591c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405920:	f002 fe6c 	bl	4085fc <__aeabi_dmul>
  405924:	4602      	mov	r2, r0
  405926:	460b      	mov	r3, r1
  405928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40592c:	f002 fcb4 	bl	408298 <__adddf3>
  405930:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405934:	f003 f912 	bl	408b5c <__aeabi_d2iz>
  405938:	2200      	movs	r2, #0
  40593a:	9002      	str	r0, [sp, #8]
  40593c:	2300      	movs	r3, #0
  40593e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405942:	f003 f8cd 	bl	408ae0 <__aeabi_dcmplt>
  405946:	2800      	cmp	r0, #0
  405948:	f040 8173 	bne.w	405c32 <_dtoa_r+0x412>
  40594c:	9d02      	ldr	r5, [sp, #8]
  40594e:	2d16      	cmp	r5, #22
  405950:	f200 815d 	bhi.w	405c0e <_dtoa_r+0x3ee>
  405954:	4b61      	ldr	r3, [pc, #388]	; (405adc <_dtoa_r+0x2bc>)
  405956:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40595a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40595e:	4652      	mov	r2, sl
  405960:	465b      	mov	r3, fp
  405962:	f003 f8db 	bl	408b1c <__aeabi_dcmpgt>
  405966:	2800      	cmp	r0, #0
  405968:	f000 81c5 	beq.w	405cf6 <_dtoa_r+0x4d6>
  40596c:	1e6b      	subs	r3, r5, #1
  40596e:	9302      	str	r3, [sp, #8]
  405970:	2300      	movs	r3, #0
  405972:	930e      	str	r3, [sp, #56]	; 0x38
  405974:	1bbf      	subs	r7, r7, r6
  405976:	1e7b      	subs	r3, r7, #1
  405978:	9306      	str	r3, [sp, #24]
  40597a:	f100 8154 	bmi.w	405c26 <_dtoa_r+0x406>
  40597e:	2300      	movs	r3, #0
  405980:	9308      	str	r3, [sp, #32]
  405982:	9b02      	ldr	r3, [sp, #8]
  405984:	2b00      	cmp	r3, #0
  405986:	f2c0 8145 	blt.w	405c14 <_dtoa_r+0x3f4>
  40598a:	9a06      	ldr	r2, [sp, #24]
  40598c:	930d      	str	r3, [sp, #52]	; 0x34
  40598e:	4611      	mov	r1, r2
  405990:	4419      	add	r1, r3
  405992:	2300      	movs	r3, #0
  405994:	9106      	str	r1, [sp, #24]
  405996:	930c      	str	r3, [sp, #48]	; 0x30
  405998:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40599a:	2b09      	cmp	r3, #9
  40599c:	d82a      	bhi.n	4059f4 <_dtoa_r+0x1d4>
  40599e:	2b05      	cmp	r3, #5
  4059a0:	f340 865b 	ble.w	40665a <_dtoa_r+0xe3a>
  4059a4:	3b04      	subs	r3, #4
  4059a6:	9324      	str	r3, [sp, #144]	; 0x90
  4059a8:	2500      	movs	r5, #0
  4059aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059ac:	3b02      	subs	r3, #2
  4059ae:	2b03      	cmp	r3, #3
  4059b0:	f200 8642 	bhi.w	406638 <_dtoa_r+0xe18>
  4059b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4059b8:	02c903d4 	.word	0x02c903d4
  4059bc:	046103df 	.word	0x046103df
  4059c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4059c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4059c4:	443e      	add	r6, r7
  4059c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4059ca:	2b20      	cmp	r3, #32
  4059cc:	f340 818e 	ble.w	405cec <_dtoa_r+0x4cc>
  4059d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4059d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4059d8:	409d      	lsls	r5, r3
  4059da:	fa2a f000 	lsr.w	r0, sl, r0
  4059de:	4328      	orrs	r0, r5
  4059e0:	f002 fd96 	bl	408510 <__aeabi_ui2d>
  4059e4:	2301      	movs	r3, #1
  4059e6:	3e01      	subs	r6, #1
  4059e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4059ec:	9314      	str	r3, [sp, #80]	; 0x50
  4059ee:	e781      	b.n	4058f4 <_dtoa_r+0xd4>
  4059f0:	483b      	ldr	r0, [pc, #236]	; (405ae0 <_dtoa_r+0x2c0>)
  4059f2:	e743      	b.n	40587c <_dtoa_r+0x5c>
  4059f4:	2100      	movs	r1, #0
  4059f6:	6461      	str	r1, [r4, #68]	; 0x44
  4059f8:	4620      	mov	r0, r4
  4059fa:	9125      	str	r1, [sp, #148]	; 0x94
  4059fc:	f001 fce6 	bl	4073cc <_Balloc>
  405a00:	f04f 33ff 	mov.w	r3, #4294967295
  405a04:	930a      	str	r3, [sp, #40]	; 0x28
  405a06:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a08:	930f      	str	r3, [sp, #60]	; 0x3c
  405a0a:	2301      	movs	r3, #1
  405a0c:	9004      	str	r0, [sp, #16]
  405a0e:	6420      	str	r0, [r4, #64]	; 0x40
  405a10:	9224      	str	r2, [sp, #144]	; 0x90
  405a12:	930b      	str	r3, [sp, #44]	; 0x2c
  405a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405a16:	2b00      	cmp	r3, #0
  405a18:	f2c0 80d9 	blt.w	405bce <_dtoa_r+0x3ae>
  405a1c:	9a02      	ldr	r2, [sp, #8]
  405a1e:	2a0e      	cmp	r2, #14
  405a20:	f300 80d5 	bgt.w	405bce <_dtoa_r+0x3ae>
  405a24:	4b2d      	ldr	r3, [pc, #180]	; (405adc <_dtoa_r+0x2bc>)
  405a26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  405a2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405a32:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405a34:	2b00      	cmp	r3, #0
  405a36:	f2c0 83ba 	blt.w	4061ae <_dtoa_r+0x98e>
  405a3a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405a3e:	4650      	mov	r0, sl
  405a40:	462a      	mov	r2, r5
  405a42:	4633      	mov	r3, r6
  405a44:	4659      	mov	r1, fp
  405a46:	f002 ff03 	bl	408850 <__aeabi_ddiv>
  405a4a:	f003 f887 	bl	408b5c <__aeabi_d2iz>
  405a4e:	4680      	mov	r8, r0
  405a50:	f002 fd6e 	bl	408530 <__aeabi_i2d>
  405a54:	462a      	mov	r2, r5
  405a56:	4633      	mov	r3, r6
  405a58:	f002 fdd0 	bl	4085fc <__aeabi_dmul>
  405a5c:	460b      	mov	r3, r1
  405a5e:	4602      	mov	r2, r0
  405a60:	4659      	mov	r1, fp
  405a62:	4650      	mov	r0, sl
  405a64:	f002 fc16 	bl	408294 <__aeabi_dsub>
  405a68:	9d04      	ldr	r5, [sp, #16]
  405a6a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405a6e:	702b      	strb	r3, [r5, #0]
  405a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a72:	2b01      	cmp	r3, #1
  405a74:	4606      	mov	r6, r0
  405a76:	460f      	mov	r7, r1
  405a78:	f105 0501 	add.w	r5, r5, #1
  405a7c:	d068      	beq.n	405b50 <_dtoa_r+0x330>
  405a7e:	2200      	movs	r2, #0
  405a80:	4b18      	ldr	r3, [pc, #96]	; (405ae4 <_dtoa_r+0x2c4>)
  405a82:	f002 fdbb 	bl	4085fc <__aeabi_dmul>
  405a86:	2200      	movs	r2, #0
  405a88:	2300      	movs	r3, #0
  405a8a:	4606      	mov	r6, r0
  405a8c:	460f      	mov	r7, r1
  405a8e:	f003 f81d 	bl	408acc <__aeabi_dcmpeq>
  405a92:	2800      	cmp	r0, #0
  405a94:	f040 8088 	bne.w	405ba8 <_dtoa_r+0x388>
  405a98:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405a9c:	f04f 0a00 	mov.w	sl, #0
  405aa0:	f8df b040 	ldr.w	fp, [pc, #64]	; 405ae4 <_dtoa_r+0x2c4>
  405aa4:	940c      	str	r4, [sp, #48]	; 0x30
  405aa6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405aaa:	e028      	b.n	405afe <_dtoa_r+0x2de>
  405aac:	f3af 8000 	nop.w
  405ab0:	636f4361 	.word	0x636f4361
  405ab4:	3fd287a7 	.word	0x3fd287a7
  405ab8:	8b60c8b3 	.word	0x8b60c8b3
  405abc:	3fc68a28 	.word	0x3fc68a28
  405ac0:	509f79fb 	.word	0x509f79fb
  405ac4:	3fd34413 	.word	0x3fd34413
  405ac8:	7ff00000 	.word	0x7ff00000
  405acc:	00409771 	.word	0x00409771
  405ad0:	004097b4 	.word	0x004097b4
  405ad4:	004097c0 	.word	0x004097c0
  405ad8:	3ff80000 	.word	0x3ff80000
  405adc:	004097f8 	.word	0x004097f8
  405ae0:	00409770 	.word	0x00409770
  405ae4:	40240000 	.word	0x40240000
  405ae8:	f002 fd88 	bl	4085fc <__aeabi_dmul>
  405aec:	2200      	movs	r2, #0
  405aee:	2300      	movs	r3, #0
  405af0:	4606      	mov	r6, r0
  405af2:	460f      	mov	r7, r1
  405af4:	f002 ffea 	bl	408acc <__aeabi_dcmpeq>
  405af8:	2800      	cmp	r0, #0
  405afa:	f040 83c1 	bne.w	406280 <_dtoa_r+0xa60>
  405afe:	4642      	mov	r2, r8
  405b00:	464b      	mov	r3, r9
  405b02:	4630      	mov	r0, r6
  405b04:	4639      	mov	r1, r7
  405b06:	f002 fea3 	bl	408850 <__aeabi_ddiv>
  405b0a:	f003 f827 	bl	408b5c <__aeabi_d2iz>
  405b0e:	4604      	mov	r4, r0
  405b10:	f002 fd0e 	bl	408530 <__aeabi_i2d>
  405b14:	4642      	mov	r2, r8
  405b16:	464b      	mov	r3, r9
  405b18:	f002 fd70 	bl	4085fc <__aeabi_dmul>
  405b1c:	4602      	mov	r2, r0
  405b1e:	460b      	mov	r3, r1
  405b20:	4630      	mov	r0, r6
  405b22:	4639      	mov	r1, r7
  405b24:	f002 fbb6 	bl	408294 <__aeabi_dsub>
  405b28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405b2c:	9e04      	ldr	r6, [sp, #16]
  405b2e:	f805 eb01 	strb.w	lr, [r5], #1
  405b32:	eba5 0e06 	sub.w	lr, r5, r6
  405b36:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405b38:	45b6      	cmp	lr, r6
  405b3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405b3e:	4652      	mov	r2, sl
  405b40:	465b      	mov	r3, fp
  405b42:	d1d1      	bne.n	405ae8 <_dtoa_r+0x2c8>
  405b44:	46a0      	mov	r8, r4
  405b46:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405b4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405b4c:	4606      	mov	r6, r0
  405b4e:	460f      	mov	r7, r1
  405b50:	4632      	mov	r2, r6
  405b52:	463b      	mov	r3, r7
  405b54:	4630      	mov	r0, r6
  405b56:	4639      	mov	r1, r7
  405b58:	f002 fb9e 	bl	408298 <__adddf3>
  405b5c:	4606      	mov	r6, r0
  405b5e:	460f      	mov	r7, r1
  405b60:	4602      	mov	r2, r0
  405b62:	460b      	mov	r3, r1
  405b64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405b68:	f002 ffba 	bl	408ae0 <__aeabi_dcmplt>
  405b6c:	b948      	cbnz	r0, 405b82 <_dtoa_r+0x362>
  405b6e:	4632      	mov	r2, r6
  405b70:	463b      	mov	r3, r7
  405b72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405b76:	f002 ffa9 	bl	408acc <__aeabi_dcmpeq>
  405b7a:	b1a8      	cbz	r0, 405ba8 <_dtoa_r+0x388>
  405b7c:	f018 0f01 	tst.w	r8, #1
  405b80:	d012      	beq.n	405ba8 <_dtoa_r+0x388>
  405b82:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405b86:	9a04      	ldr	r2, [sp, #16]
  405b88:	1e6b      	subs	r3, r5, #1
  405b8a:	e004      	b.n	405b96 <_dtoa_r+0x376>
  405b8c:	429a      	cmp	r2, r3
  405b8e:	f000 8401 	beq.w	406394 <_dtoa_r+0xb74>
  405b92:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405b96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405b9a:	f103 0501 	add.w	r5, r3, #1
  405b9e:	d0f5      	beq.n	405b8c <_dtoa_r+0x36c>
  405ba0:	f108 0801 	add.w	r8, r8, #1
  405ba4:	f883 8000 	strb.w	r8, [r3]
  405ba8:	4649      	mov	r1, r9
  405baa:	4620      	mov	r0, r4
  405bac:	f001 fc34 	bl	407418 <_Bfree>
  405bb0:	2200      	movs	r2, #0
  405bb2:	9b02      	ldr	r3, [sp, #8]
  405bb4:	702a      	strb	r2, [r5, #0]
  405bb6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405bb8:	3301      	adds	r3, #1
  405bba:	6013      	str	r3, [r2, #0]
  405bbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405bbe:	2b00      	cmp	r3, #0
  405bc0:	f000 839e 	beq.w	406300 <_dtoa_r+0xae0>
  405bc4:	9804      	ldr	r0, [sp, #16]
  405bc6:	601d      	str	r5, [r3, #0]
  405bc8:	b01b      	add	sp, #108	; 0x6c
  405bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405bd0:	2a00      	cmp	r2, #0
  405bd2:	d03e      	beq.n	405c52 <_dtoa_r+0x432>
  405bd4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405bd6:	2a01      	cmp	r2, #1
  405bd8:	f340 8311 	ble.w	4061fe <_dtoa_r+0x9de>
  405bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405be0:	1e5f      	subs	r7, r3, #1
  405be2:	42ba      	cmp	r2, r7
  405be4:	f2c0 838f 	blt.w	406306 <_dtoa_r+0xae6>
  405be8:	1bd7      	subs	r7, r2, r7
  405bea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bec:	2b00      	cmp	r3, #0
  405bee:	f2c0 848b 	blt.w	406508 <_dtoa_r+0xce8>
  405bf2:	9d08      	ldr	r5, [sp, #32]
  405bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bf6:	9a08      	ldr	r2, [sp, #32]
  405bf8:	441a      	add	r2, r3
  405bfa:	9208      	str	r2, [sp, #32]
  405bfc:	9a06      	ldr	r2, [sp, #24]
  405bfe:	2101      	movs	r1, #1
  405c00:	441a      	add	r2, r3
  405c02:	4620      	mov	r0, r4
  405c04:	9206      	str	r2, [sp, #24]
  405c06:	f001 fca1 	bl	40754c <__i2b>
  405c0a:	4606      	mov	r6, r0
  405c0c:	e024      	b.n	405c58 <_dtoa_r+0x438>
  405c0e:	2301      	movs	r3, #1
  405c10:	930e      	str	r3, [sp, #56]	; 0x38
  405c12:	e6af      	b.n	405974 <_dtoa_r+0x154>
  405c14:	9a08      	ldr	r2, [sp, #32]
  405c16:	9b02      	ldr	r3, [sp, #8]
  405c18:	1ad2      	subs	r2, r2, r3
  405c1a:	425b      	negs	r3, r3
  405c1c:	930c      	str	r3, [sp, #48]	; 0x30
  405c1e:	2300      	movs	r3, #0
  405c20:	9208      	str	r2, [sp, #32]
  405c22:	930d      	str	r3, [sp, #52]	; 0x34
  405c24:	e6b8      	b.n	405998 <_dtoa_r+0x178>
  405c26:	f1c7 0301 	rsb	r3, r7, #1
  405c2a:	9308      	str	r3, [sp, #32]
  405c2c:	2300      	movs	r3, #0
  405c2e:	9306      	str	r3, [sp, #24]
  405c30:	e6a7      	b.n	405982 <_dtoa_r+0x162>
  405c32:	9d02      	ldr	r5, [sp, #8]
  405c34:	4628      	mov	r0, r5
  405c36:	f002 fc7b 	bl	408530 <__aeabi_i2d>
  405c3a:	4602      	mov	r2, r0
  405c3c:	460b      	mov	r3, r1
  405c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405c42:	f002 ff43 	bl	408acc <__aeabi_dcmpeq>
  405c46:	2800      	cmp	r0, #0
  405c48:	f47f ae80 	bne.w	40594c <_dtoa_r+0x12c>
  405c4c:	1e6b      	subs	r3, r5, #1
  405c4e:	9302      	str	r3, [sp, #8]
  405c50:	e67c      	b.n	40594c <_dtoa_r+0x12c>
  405c52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c54:	9d08      	ldr	r5, [sp, #32]
  405c56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405c58:	2d00      	cmp	r5, #0
  405c5a:	dd0c      	ble.n	405c76 <_dtoa_r+0x456>
  405c5c:	9906      	ldr	r1, [sp, #24]
  405c5e:	2900      	cmp	r1, #0
  405c60:	460b      	mov	r3, r1
  405c62:	dd08      	ble.n	405c76 <_dtoa_r+0x456>
  405c64:	42a9      	cmp	r1, r5
  405c66:	9a08      	ldr	r2, [sp, #32]
  405c68:	bfa8      	it	ge
  405c6a:	462b      	movge	r3, r5
  405c6c:	1ad2      	subs	r2, r2, r3
  405c6e:	1aed      	subs	r5, r5, r3
  405c70:	1acb      	subs	r3, r1, r3
  405c72:	9208      	str	r2, [sp, #32]
  405c74:	9306      	str	r3, [sp, #24]
  405c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c78:	b1d3      	cbz	r3, 405cb0 <_dtoa_r+0x490>
  405c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c7c:	2b00      	cmp	r3, #0
  405c7e:	f000 82b7 	beq.w	4061f0 <_dtoa_r+0x9d0>
  405c82:	2f00      	cmp	r7, #0
  405c84:	dd10      	ble.n	405ca8 <_dtoa_r+0x488>
  405c86:	4631      	mov	r1, r6
  405c88:	463a      	mov	r2, r7
  405c8a:	4620      	mov	r0, r4
  405c8c:	f001 fcfa 	bl	407684 <__pow5mult>
  405c90:	464a      	mov	r2, r9
  405c92:	4601      	mov	r1, r0
  405c94:	4606      	mov	r6, r0
  405c96:	4620      	mov	r0, r4
  405c98:	f001 fc62 	bl	407560 <__multiply>
  405c9c:	4649      	mov	r1, r9
  405c9e:	4680      	mov	r8, r0
  405ca0:	4620      	mov	r0, r4
  405ca2:	f001 fbb9 	bl	407418 <_Bfree>
  405ca6:	46c1      	mov	r9, r8
  405ca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405caa:	1bda      	subs	r2, r3, r7
  405cac:	f040 82a1 	bne.w	4061f2 <_dtoa_r+0x9d2>
  405cb0:	2101      	movs	r1, #1
  405cb2:	4620      	mov	r0, r4
  405cb4:	f001 fc4a 	bl	40754c <__i2b>
  405cb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405cba:	2b00      	cmp	r3, #0
  405cbc:	4680      	mov	r8, r0
  405cbe:	dd1c      	ble.n	405cfa <_dtoa_r+0x4da>
  405cc0:	4601      	mov	r1, r0
  405cc2:	461a      	mov	r2, r3
  405cc4:	4620      	mov	r0, r4
  405cc6:	f001 fcdd 	bl	407684 <__pow5mult>
  405cca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ccc:	2b01      	cmp	r3, #1
  405cce:	4680      	mov	r8, r0
  405cd0:	f340 8254 	ble.w	40617c <_dtoa_r+0x95c>
  405cd4:	2300      	movs	r3, #0
  405cd6:	930c      	str	r3, [sp, #48]	; 0x30
  405cd8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405cdc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405ce0:	6918      	ldr	r0, [r3, #16]
  405ce2:	f001 fbe3 	bl	4074ac <__hi0bits>
  405ce6:	f1c0 0020 	rsb	r0, r0, #32
  405cea:	e010      	b.n	405d0e <_dtoa_r+0x4ee>
  405cec:	f1c3 0520 	rsb	r5, r3, #32
  405cf0:	fa0a f005 	lsl.w	r0, sl, r5
  405cf4:	e674      	b.n	4059e0 <_dtoa_r+0x1c0>
  405cf6:	900e      	str	r0, [sp, #56]	; 0x38
  405cf8:	e63c      	b.n	405974 <_dtoa_r+0x154>
  405cfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405cfc:	2b01      	cmp	r3, #1
  405cfe:	f340 8287 	ble.w	406210 <_dtoa_r+0x9f0>
  405d02:	2300      	movs	r3, #0
  405d04:	930c      	str	r3, [sp, #48]	; 0x30
  405d06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405d08:	2001      	movs	r0, #1
  405d0a:	2b00      	cmp	r3, #0
  405d0c:	d1e4      	bne.n	405cd8 <_dtoa_r+0x4b8>
  405d0e:	9a06      	ldr	r2, [sp, #24]
  405d10:	4410      	add	r0, r2
  405d12:	f010 001f 	ands.w	r0, r0, #31
  405d16:	f000 80a1 	beq.w	405e5c <_dtoa_r+0x63c>
  405d1a:	f1c0 0320 	rsb	r3, r0, #32
  405d1e:	2b04      	cmp	r3, #4
  405d20:	f340 849e 	ble.w	406660 <_dtoa_r+0xe40>
  405d24:	9b08      	ldr	r3, [sp, #32]
  405d26:	f1c0 001c 	rsb	r0, r0, #28
  405d2a:	4403      	add	r3, r0
  405d2c:	9308      	str	r3, [sp, #32]
  405d2e:	4613      	mov	r3, r2
  405d30:	4403      	add	r3, r0
  405d32:	4405      	add	r5, r0
  405d34:	9306      	str	r3, [sp, #24]
  405d36:	9b08      	ldr	r3, [sp, #32]
  405d38:	2b00      	cmp	r3, #0
  405d3a:	dd05      	ble.n	405d48 <_dtoa_r+0x528>
  405d3c:	4649      	mov	r1, r9
  405d3e:	461a      	mov	r2, r3
  405d40:	4620      	mov	r0, r4
  405d42:	f001 fcef 	bl	407724 <__lshift>
  405d46:	4681      	mov	r9, r0
  405d48:	9b06      	ldr	r3, [sp, #24]
  405d4a:	2b00      	cmp	r3, #0
  405d4c:	dd05      	ble.n	405d5a <_dtoa_r+0x53a>
  405d4e:	4641      	mov	r1, r8
  405d50:	461a      	mov	r2, r3
  405d52:	4620      	mov	r0, r4
  405d54:	f001 fce6 	bl	407724 <__lshift>
  405d58:	4680      	mov	r8, r0
  405d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405d5c:	2b00      	cmp	r3, #0
  405d5e:	f040 8086 	bne.w	405e6e <_dtoa_r+0x64e>
  405d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d64:	2b00      	cmp	r3, #0
  405d66:	f340 8266 	ble.w	406236 <_dtoa_r+0xa16>
  405d6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d6c:	2b00      	cmp	r3, #0
  405d6e:	f000 8098 	beq.w	405ea2 <_dtoa_r+0x682>
  405d72:	2d00      	cmp	r5, #0
  405d74:	dd05      	ble.n	405d82 <_dtoa_r+0x562>
  405d76:	4631      	mov	r1, r6
  405d78:	462a      	mov	r2, r5
  405d7a:	4620      	mov	r0, r4
  405d7c:	f001 fcd2 	bl	407724 <__lshift>
  405d80:	4606      	mov	r6, r0
  405d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d84:	2b00      	cmp	r3, #0
  405d86:	f040 8337 	bne.w	4063f8 <_dtoa_r+0xbd8>
  405d8a:	9606      	str	r6, [sp, #24]
  405d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d8e:	9a04      	ldr	r2, [sp, #16]
  405d90:	f8dd b018 	ldr.w	fp, [sp, #24]
  405d94:	3b01      	subs	r3, #1
  405d96:	18d3      	adds	r3, r2, r3
  405d98:	930b      	str	r3, [sp, #44]	; 0x2c
  405d9a:	f00a 0301 	and.w	r3, sl, #1
  405d9e:	930c      	str	r3, [sp, #48]	; 0x30
  405da0:	4617      	mov	r7, r2
  405da2:	46c2      	mov	sl, r8
  405da4:	4651      	mov	r1, sl
  405da6:	4648      	mov	r0, r9
  405da8:	f7ff fca4 	bl	4056f4 <quorem>
  405dac:	4631      	mov	r1, r6
  405dae:	4605      	mov	r5, r0
  405db0:	4648      	mov	r0, r9
  405db2:	f001 fd09 	bl	4077c8 <__mcmp>
  405db6:	465a      	mov	r2, fp
  405db8:	900a      	str	r0, [sp, #40]	; 0x28
  405dba:	4651      	mov	r1, sl
  405dbc:	4620      	mov	r0, r4
  405dbe:	f001 fd1f 	bl	407800 <__mdiff>
  405dc2:	68c2      	ldr	r2, [r0, #12]
  405dc4:	4680      	mov	r8, r0
  405dc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405dca:	2a00      	cmp	r2, #0
  405dcc:	f040 822b 	bne.w	406226 <_dtoa_r+0xa06>
  405dd0:	4601      	mov	r1, r0
  405dd2:	4648      	mov	r0, r9
  405dd4:	9308      	str	r3, [sp, #32]
  405dd6:	f001 fcf7 	bl	4077c8 <__mcmp>
  405dda:	4641      	mov	r1, r8
  405ddc:	9006      	str	r0, [sp, #24]
  405dde:	4620      	mov	r0, r4
  405de0:	f001 fb1a 	bl	407418 <_Bfree>
  405de4:	9a06      	ldr	r2, [sp, #24]
  405de6:	9b08      	ldr	r3, [sp, #32]
  405de8:	b932      	cbnz	r2, 405df8 <_dtoa_r+0x5d8>
  405dea:	9924      	ldr	r1, [sp, #144]	; 0x90
  405dec:	b921      	cbnz	r1, 405df8 <_dtoa_r+0x5d8>
  405dee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405df0:	2a00      	cmp	r2, #0
  405df2:	f000 83ef 	beq.w	4065d4 <_dtoa_r+0xdb4>
  405df6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405df8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405dfa:	2900      	cmp	r1, #0
  405dfc:	f2c0 829f 	blt.w	40633e <_dtoa_r+0xb1e>
  405e00:	d105      	bne.n	405e0e <_dtoa_r+0x5ee>
  405e02:	9924      	ldr	r1, [sp, #144]	; 0x90
  405e04:	b919      	cbnz	r1, 405e0e <_dtoa_r+0x5ee>
  405e06:	990c      	ldr	r1, [sp, #48]	; 0x30
  405e08:	2900      	cmp	r1, #0
  405e0a:	f000 8298 	beq.w	40633e <_dtoa_r+0xb1e>
  405e0e:	2a00      	cmp	r2, #0
  405e10:	f300 8306 	bgt.w	406420 <_dtoa_r+0xc00>
  405e14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405e16:	703b      	strb	r3, [r7, #0]
  405e18:	f107 0801 	add.w	r8, r7, #1
  405e1c:	4297      	cmp	r7, r2
  405e1e:	4645      	mov	r5, r8
  405e20:	f000 830c 	beq.w	40643c <_dtoa_r+0xc1c>
  405e24:	4649      	mov	r1, r9
  405e26:	2300      	movs	r3, #0
  405e28:	220a      	movs	r2, #10
  405e2a:	4620      	mov	r0, r4
  405e2c:	f001 fafe 	bl	40742c <__multadd>
  405e30:	455e      	cmp	r6, fp
  405e32:	4681      	mov	r9, r0
  405e34:	4631      	mov	r1, r6
  405e36:	f04f 0300 	mov.w	r3, #0
  405e3a:	f04f 020a 	mov.w	r2, #10
  405e3e:	4620      	mov	r0, r4
  405e40:	f000 81eb 	beq.w	40621a <_dtoa_r+0x9fa>
  405e44:	f001 faf2 	bl	40742c <__multadd>
  405e48:	4659      	mov	r1, fp
  405e4a:	4606      	mov	r6, r0
  405e4c:	2300      	movs	r3, #0
  405e4e:	220a      	movs	r2, #10
  405e50:	4620      	mov	r0, r4
  405e52:	f001 faeb 	bl	40742c <__multadd>
  405e56:	4647      	mov	r7, r8
  405e58:	4683      	mov	fp, r0
  405e5a:	e7a3      	b.n	405da4 <_dtoa_r+0x584>
  405e5c:	201c      	movs	r0, #28
  405e5e:	9b08      	ldr	r3, [sp, #32]
  405e60:	4403      	add	r3, r0
  405e62:	9308      	str	r3, [sp, #32]
  405e64:	9b06      	ldr	r3, [sp, #24]
  405e66:	4403      	add	r3, r0
  405e68:	4405      	add	r5, r0
  405e6a:	9306      	str	r3, [sp, #24]
  405e6c:	e763      	b.n	405d36 <_dtoa_r+0x516>
  405e6e:	4641      	mov	r1, r8
  405e70:	4648      	mov	r0, r9
  405e72:	f001 fca9 	bl	4077c8 <__mcmp>
  405e76:	2800      	cmp	r0, #0
  405e78:	f6bf af73 	bge.w	405d62 <_dtoa_r+0x542>
  405e7c:	9f02      	ldr	r7, [sp, #8]
  405e7e:	4649      	mov	r1, r9
  405e80:	2300      	movs	r3, #0
  405e82:	220a      	movs	r2, #10
  405e84:	4620      	mov	r0, r4
  405e86:	3f01      	subs	r7, #1
  405e88:	9702      	str	r7, [sp, #8]
  405e8a:	f001 facf 	bl	40742c <__multadd>
  405e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405e90:	4681      	mov	r9, r0
  405e92:	2b00      	cmp	r3, #0
  405e94:	f040 83b6 	bne.w	406604 <_dtoa_r+0xde4>
  405e98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405e9a:	2b00      	cmp	r3, #0
  405e9c:	f340 83bf 	ble.w	40661e <_dtoa_r+0xdfe>
  405ea0:	930a      	str	r3, [sp, #40]	; 0x28
  405ea2:	f8dd b010 	ldr.w	fp, [sp, #16]
  405ea6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405ea8:	465d      	mov	r5, fp
  405eaa:	e002      	b.n	405eb2 <_dtoa_r+0x692>
  405eac:	f001 fabe 	bl	40742c <__multadd>
  405eb0:	4681      	mov	r9, r0
  405eb2:	4641      	mov	r1, r8
  405eb4:	4648      	mov	r0, r9
  405eb6:	f7ff fc1d 	bl	4056f4 <quorem>
  405eba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405ebe:	f805 ab01 	strb.w	sl, [r5], #1
  405ec2:	eba5 030b 	sub.w	r3, r5, fp
  405ec6:	42bb      	cmp	r3, r7
  405ec8:	f04f 020a 	mov.w	r2, #10
  405ecc:	f04f 0300 	mov.w	r3, #0
  405ed0:	4649      	mov	r1, r9
  405ed2:	4620      	mov	r0, r4
  405ed4:	dbea      	blt.n	405eac <_dtoa_r+0x68c>
  405ed6:	9b04      	ldr	r3, [sp, #16]
  405ed8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405eda:	2a01      	cmp	r2, #1
  405edc:	bfac      	ite	ge
  405ede:	189b      	addge	r3, r3, r2
  405ee0:	3301      	addlt	r3, #1
  405ee2:	461d      	mov	r5, r3
  405ee4:	f04f 0b00 	mov.w	fp, #0
  405ee8:	4649      	mov	r1, r9
  405eea:	2201      	movs	r2, #1
  405eec:	4620      	mov	r0, r4
  405eee:	f001 fc19 	bl	407724 <__lshift>
  405ef2:	4641      	mov	r1, r8
  405ef4:	4681      	mov	r9, r0
  405ef6:	f001 fc67 	bl	4077c8 <__mcmp>
  405efa:	2800      	cmp	r0, #0
  405efc:	f340 823d 	ble.w	40637a <_dtoa_r+0xb5a>
  405f00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405f04:	9904      	ldr	r1, [sp, #16]
  405f06:	1e6b      	subs	r3, r5, #1
  405f08:	e004      	b.n	405f14 <_dtoa_r+0x6f4>
  405f0a:	428b      	cmp	r3, r1
  405f0c:	f000 81ae 	beq.w	40626c <_dtoa_r+0xa4c>
  405f10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405f14:	2a39      	cmp	r2, #57	; 0x39
  405f16:	f103 0501 	add.w	r5, r3, #1
  405f1a:	d0f6      	beq.n	405f0a <_dtoa_r+0x6ea>
  405f1c:	3201      	adds	r2, #1
  405f1e:	701a      	strb	r2, [r3, #0]
  405f20:	4641      	mov	r1, r8
  405f22:	4620      	mov	r0, r4
  405f24:	f001 fa78 	bl	407418 <_Bfree>
  405f28:	2e00      	cmp	r6, #0
  405f2a:	f43f ae3d 	beq.w	405ba8 <_dtoa_r+0x388>
  405f2e:	f1bb 0f00 	cmp.w	fp, #0
  405f32:	d005      	beq.n	405f40 <_dtoa_r+0x720>
  405f34:	45b3      	cmp	fp, r6
  405f36:	d003      	beq.n	405f40 <_dtoa_r+0x720>
  405f38:	4659      	mov	r1, fp
  405f3a:	4620      	mov	r0, r4
  405f3c:	f001 fa6c 	bl	407418 <_Bfree>
  405f40:	4631      	mov	r1, r6
  405f42:	4620      	mov	r0, r4
  405f44:	f001 fa68 	bl	407418 <_Bfree>
  405f48:	e62e      	b.n	405ba8 <_dtoa_r+0x388>
  405f4a:	2300      	movs	r3, #0
  405f4c:	930b      	str	r3, [sp, #44]	; 0x2c
  405f4e:	9b02      	ldr	r3, [sp, #8]
  405f50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405f52:	4413      	add	r3, r2
  405f54:	930f      	str	r3, [sp, #60]	; 0x3c
  405f56:	3301      	adds	r3, #1
  405f58:	2b01      	cmp	r3, #1
  405f5a:	461f      	mov	r7, r3
  405f5c:	461e      	mov	r6, r3
  405f5e:	930a      	str	r3, [sp, #40]	; 0x28
  405f60:	bfb8      	it	lt
  405f62:	2701      	movlt	r7, #1
  405f64:	2100      	movs	r1, #0
  405f66:	2f17      	cmp	r7, #23
  405f68:	6461      	str	r1, [r4, #68]	; 0x44
  405f6a:	d90a      	bls.n	405f82 <_dtoa_r+0x762>
  405f6c:	2201      	movs	r2, #1
  405f6e:	2304      	movs	r3, #4
  405f70:	005b      	lsls	r3, r3, #1
  405f72:	f103 0014 	add.w	r0, r3, #20
  405f76:	4287      	cmp	r7, r0
  405f78:	4611      	mov	r1, r2
  405f7a:	f102 0201 	add.w	r2, r2, #1
  405f7e:	d2f7      	bcs.n	405f70 <_dtoa_r+0x750>
  405f80:	6461      	str	r1, [r4, #68]	; 0x44
  405f82:	4620      	mov	r0, r4
  405f84:	f001 fa22 	bl	4073cc <_Balloc>
  405f88:	2e0e      	cmp	r6, #14
  405f8a:	9004      	str	r0, [sp, #16]
  405f8c:	6420      	str	r0, [r4, #64]	; 0x40
  405f8e:	f63f ad41 	bhi.w	405a14 <_dtoa_r+0x1f4>
  405f92:	2d00      	cmp	r5, #0
  405f94:	f43f ad3e 	beq.w	405a14 <_dtoa_r+0x1f4>
  405f98:	9902      	ldr	r1, [sp, #8]
  405f9a:	2900      	cmp	r1, #0
  405f9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405fa0:	f340 8202 	ble.w	4063a8 <_dtoa_r+0xb88>
  405fa4:	4bb8      	ldr	r3, [pc, #736]	; (406288 <_dtoa_r+0xa68>)
  405fa6:	f001 020f 	and.w	r2, r1, #15
  405faa:	110d      	asrs	r5, r1, #4
  405fac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405fb0:	06e9      	lsls	r1, r5, #27
  405fb2:	e9d3 6700 	ldrd	r6, r7, [r3]
  405fb6:	f140 81ae 	bpl.w	406316 <_dtoa_r+0xaf6>
  405fba:	4bb4      	ldr	r3, [pc, #720]	; (40628c <_dtoa_r+0xa6c>)
  405fbc:	4650      	mov	r0, sl
  405fbe:	4659      	mov	r1, fp
  405fc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405fc4:	f002 fc44 	bl	408850 <__aeabi_ddiv>
  405fc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405fcc:	f005 050f 	and.w	r5, r5, #15
  405fd0:	f04f 0a03 	mov.w	sl, #3
  405fd4:	b18d      	cbz	r5, 405ffa <_dtoa_r+0x7da>
  405fd6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40628c <_dtoa_r+0xa6c>
  405fda:	07ea      	lsls	r2, r5, #31
  405fdc:	d509      	bpl.n	405ff2 <_dtoa_r+0x7d2>
  405fde:	4630      	mov	r0, r6
  405fe0:	4639      	mov	r1, r7
  405fe2:	e9d8 2300 	ldrd	r2, r3, [r8]
  405fe6:	f002 fb09 	bl	4085fc <__aeabi_dmul>
  405fea:	f10a 0a01 	add.w	sl, sl, #1
  405fee:	4606      	mov	r6, r0
  405ff0:	460f      	mov	r7, r1
  405ff2:	106d      	asrs	r5, r5, #1
  405ff4:	f108 0808 	add.w	r8, r8, #8
  405ff8:	d1ef      	bne.n	405fda <_dtoa_r+0x7ba>
  405ffa:	463b      	mov	r3, r7
  405ffc:	4632      	mov	r2, r6
  405ffe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406002:	f002 fc25 	bl	408850 <__aeabi_ddiv>
  406006:	4607      	mov	r7, r0
  406008:	4688      	mov	r8, r1
  40600a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40600c:	b143      	cbz	r3, 406020 <_dtoa_r+0x800>
  40600e:	2200      	movs	r2, #0
  406010:	4b9f      	ldr	r3, [pc, #636]	; (406290 <_dtoa_r+0xa70>)
  406012:	4638      	mov	r0, r7
  406014:	4641      	mov	r1, r8
  406016:	f002 fd63 	bl	408ae0 <__aeabi_dcmplt>
  40601a:	2800      	cmp	r0, #0
  40601c:	f040 8286 	bne.w	40652c <_dtoa_r+0xd0c>
  406020:	4650      	mov	r0, sl
  406022:	f002 fa85 	bl	408530 <__aeabi_i2d>
  406026:	463a      	mov	r2, r7
  406028:	4643      	mov	r3, r8
  40602a:	f002 fae7 	bl	4085fc <__aeabi_dmul>
  40602e:	4b99      	ldr	r3, [pc, #612]	; (406294 <_dtoa_r+0xa74>)
  406030:	2200      	movs	r2, #0
  406032:	f002 f931 	bl	408298 <__adddf3>
  406036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406038:	4605      	mov	r5, r0
  40603a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40603e:	2b00      	cmp	r3, #0
  406040:	f000 813e 	beq.w	4062c0 <_dtoa_r+0xaa0>
  406044:	9b02      	ldr	r3, [sp, #8]
  406046:	9315      	str	r3, [sp, #84]	; 0x54
  406048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40604a:	9312      	str	r3, [sp, #72]	; 0x48
  40604c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40604e:	2b00      	cmp	r3, #0
  406050:	f000 81fa 	beq.w	406448 <_dtoa_r+0xc28>
  406054:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406056:	4b8c      	ldr	r3, [pc, #560]	; (406288 <_dtoa_r+0xa68>)
  406058:	498f      	ldr	r1, [pc, #572]	; (406298 <_dtoa_r+0xa78>)
  40605a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40605e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406062:	2000      	movs	r0, #0
  406064:	f002 fbf4 	bl	408850 <__aeabi_ddiv>
  406068:	462a      	mov	r2, r5
  40606a:	4633      	mov	r3, r6
  40606c:	f002 f912 	bl	408294 <__aeabi_dsub>
  406070:	4682      	mov	sl, r0
  406072:	468b      	mov	fp, r1
  406074:	4638      	mov	r0, r7
  406076:	4641      	mov	r1, r8
  406078:	f002 fd70 	bl	408b5c <__aeabi_d2iz>
  40607c:	4605      	mov	r5, r0
  40607e:	f002 fa57 	bl	408530 <__aeabi_i2d>
  406082:	4602      	mov	r2, r0
  406084:	460b      	mov	r3, r1
  406086:	4638      	mov	r0, r7
  406088:	4641      	mov	r1, r8
  40608a:	f002 f903 	bl	408294 <__aeabi_dsub>
  40608e:	3530      	adds	r5, #48	; 0x30
  406090:	fa5f f885 	uxtb.w	r8, r5
  406094:	9d04      	ldr	r5, [sp, #16]
  406096:	4606      	mov	r6, r0
  406098:	460f      	mov	r7, r1
  40609a:	f885 8000 	strb.w	r8, [r5]
  40609e:	4602      	mov	r2, r0
  4060a0:	460b      	mov	r3, r1
  4060a2:	4650      	mov	r0, sl
  4060a4:	4659      	mov	r1, fp
  4060a6:	3501      	adds	r5, #1
  4060a8:	f002 fd38 	bl	408b1c <__aeabi_dcmpgt>
  4060ac:	2800      	cmp	r0, #0
  4060ae:	d154      	bne.n	40615a <_dtoa_r+0x93a>
  4060b0:	4632      	mov	r2, r6
  4060b2:	463b      	mov	r3, r7
  4060b4:	2000      	movs	r0, #0
  4060b6:	4976      	ldr	r1, [pc, #472]	; (406290 <_dtoa_r+0xa70>)
  4060b8:	f002 f8ec 	bl	408294 <__aeabi_dsub>
  4060bc:	4602      	mov	r2, r0
  4060be:	460b      	mov	r3, r1
  4060c0:	4650      	mov	r0, sl
  4060c2:	4659      	mov	r1, fp
  4060c4:	f002 fd2a 	bl	408b1c <__aeabi_dcmpgt>
  4060c8:	2800      	cmp	r0, #0
  4060ca:	f040 8270 	bne.w	4065ae <_dtoa_r+0xd8e>
  4060ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4060d0:	2a01      	cmp	r2, #1
  4060d2:	f000 8111 	beq.w	4062f8 <_dtoa_r+0xad8>
  4060d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4060d8:	9a04      	ldr	r2, [sp, #16]
  4060da:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4060de:	4413      	add	r3, r2
  4060e0:	4699      	mov	r9, r3
  4060e2:	e00d      	b.n	406100 <_dtoa_r+0x8e0>
  4060e4:	2000      	movs	r0, #0
  4060e6:	496a      	ldr	r1, [pc, #424]	; (406290 <_dtoa_r+0xa70>)
  4060e8:	f002 f8d4 	bl	408294 <__aeabi_dsub>
  4060ec:	4652      	mov	r2, sl
  4060ee:	465b      	mov	r3, fp
  4060f0:	f002 fcf6 	bl	408ae0 <__aeabi_dcmplt>
  4060f4:	2800      	cmp	r0, #0
  4060f6:	f040 8258 	bne.w	4065aa <_dtoa_r+0xd8a>
  4060fa:	454d      	cmp	r5, r9
  4060fc:	f000 80fa 	beq.w	4062f4 <_dtoa_r+0xad4>
  406100:	4650      	mov	r0, sl
  406102:	4659      	mov	r1, fp
  406104:	2200      	movs	r2, #0
  406106:	4b65      	ldr	r3, [pc, #404]	; (40629c <_dtoa_r+0xa7c>)
  406108:	f002 fa78 	bl	4085fc <__aeabi_dmul>
  40610c:	2200      	movs	r2, #0
  40610e:	4b63      	ldr	r3, [pc, #396]	; (40629c <_dtoa_r+0xa7c>)
  406110:	4682      	mov	sl, r0
  406112:	468b      	mov	fp, r1
  406114:	4630      	mov	r0, r6
  406116:	4639      	mov	r1, r7
  406118:	f002 fa70 	bl	4085fc <__aeabi_dmul>
  40611c:	460f      	mov	r7, r1
  40611e:	4606      	mov	r6, r0
  406120:	f002 fd1c 	bl	408b5c <__aeabi_d2iz>
  406124:	4680      	mov	r8, r0
  406126:	f002 fa03 	bl	408530 <__aeabi_i2d>
  40612a:	4602      	mov	r2, r0
  40612c:	460b      	mov	r3, r1
  40612e:	4630      	mov	r0, r6
  406130:	4639      	mov	r1, r7
  406132:	f002 f8af 	bl	408294 <__aeabi_dsub>
  406136:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40613a:	fa5f f888 	uxtb.w	r8, r8
  40613e:	4652      	mov	r2, sl
  406140:	465b      	mov	r3, fp
  406142:	f805 8b01 	strb.w	r8, [r5], #1
  406146:	4606      	mov	r6, r0
  406148:	460f      	mov	r7, r1
  40614a:	f002 fcc9 	bl	408ae0 <__aeabi_dcmplt>
  40614e:	4632      	mov	r2, r6
  406150:	463b      	mov	r3, r7
  406152:	2800      	cmp	r0, #0
  406154:	d0c6      	beq.n	4060e4 <_dtoa_r+0x8c4>
  406156:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40615a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40615c:	9302      	str	r3, [sp, #8]
  40615e:	e523      	b.n	405ba8 <_dtoa_r+0x388>
  406160:	2300      	movs	r3, #0
  406162:	930b      	str	r3, [sp, #44]	; 0x2c
  406164:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406166:	2b00      	cmp	r3, #0
  406168:	f340 80dc 	ble.w	406324 <_dtoa_r+0xb04>
  40616c:	461f      	mov	r7, r3
  40616e:	461e      	mov	r6, r3
  406170:	930f      	str	r3, [sp, #60]	; 0x3c
  406172:	930a      	str	r3, [sp, #40]	; 0x28
  406174:	e6f6      	b.n	405f64 <_dtoa_r+0x744>
  406176:	2301      	movs	r3, #1
  406178:	930b      	str	r3, [sp, #44]	; 0x2c
  40617a:	e7f3      	b.n	406164 <_dtoa_r+0x944>
  40617c:	f1ba 0f00 	cmp.w	sl, #0
  406180:	f47f ada8 	bne.w	405cd4 <_dtoa_r+0x4b4>
  406184:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406188:	2b00      	cmp	r3, #0
  40618a:	f47f adba 	bne.w	405d02 <_dtoa_r+0x4e2>
  40618e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406192:	0d3f      	lsrs	r7, r7, #20
  406194:	053f      	lsls	r7, r7, #20
  406196:	2f00      	cmp	r7, #0
  406198:	f000 820d 	beq.w	4065b6 <_dtoa_r+0xd96>
  40619c:	9b08      	ldr	r3, [sp, #32]
  40619e:	3301      	adds	r3, #1
  4061a0:	9308      	str	r3, [sp, #32]
  4061a2:	9b06      	ldr	r3, [sp, #24]
  4061a4:	3301      	adds	r3, #1
  4061a6:	9306      	str	r3, [sp, #24]
  4061a8:	2301      	movs	r3, #1
  4061aa:	930c      	str	r3, [sp, #48]	; 0x30
  4061ac:	e5ab      	b.n	405d06 <_dtoa_r+0x4e6>
  4061ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061b0:	2b00      	cmp	r3, #0
  4061b2:	f73f ac42 	bgt.w	405a3a <_dtoa_r+0x21a>
  4061b6:	f040 8221 	bne.w	4065fc <_dtoa_r+0xddc>
  4061ba:	2200      	movs	r2, #0
  4061bc:	4b38      	ldr	r3, [pc, #224]	; (4062a0 <_dtoa_r+0xa80>)
  4061be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4061c2:	f002 fa1b 	bl	4085fc <__aeabi_dmul>
  4061c6:	4652      	mov	r2, sl
  4061c8:	465b      	mov	r3, fp
  4061ca:	f002 fc9d 	bl	408b08 <__aeabi_dcmpge>
  4061ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4061d2:	4646      	mov	r6, r8
  4061d4:	2800      	cmp	r0, #0
  4061d6:	d041      	beq.n	40625c <_dtoa_r+0xa3c>
  4061d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4061da:	9d04      	ldr	r5, [sp, #16]
  4061dc:	43db      	mvns	r3, r3
  4061de:	9302      	str	r3, [sp, #8]
  4061e0:	4641      	mov	r1, r8
  4061e2:	4620      	mov	r0, r4
  4061e4:	f001 f918 	bl	407418 <_Bfree>
  4061e8:	2e00      	cmp	r6, #0
  4061ea:	f43f acdd 	beq.w	405ba8 <_dtoa_r+0x388>
  4061ee:	e6a7      	b.n	405f40 <_dtoa_r+0x720>
  4061f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4061f2:	4649      	mov	r1, r9
  4061f4:	4620      	mov	r0, r4
  4061f6:	f001 fa45 	bl	407684 <__pow5mult>
  4061fa:	4681      	mov	r9, r0
  4061fc:	e558      	b.n	405cb0 <_dtoa_r+0x490>
  4061fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406200:	2a00      	cmp	r2, #0
  406202:	f000 8187 	beq.w	406514 <_dtoa_r+0xcf4>
  406206:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40620a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40620c:	9d08      	ldr	r5, [sp, #32]
  40620e:	e4f2      	b.n	405bf6 <_dtoa_r+0x3d6>
  406210:	f1ba 0f00 	cmp.w	sl, #0
  406214:	f47f ad75 	bne.w	405d02 <_dtoa_r+0x4e2>
  406218:	e7b4      	b.n	406184 <_dtoa_r+0x964>
  40621a:	f001 f907 	bl	40742c <__multadd>
  40621e:	4647      	mov	r7, r8
  406220:	4606      	mov	r6, r0
  406222:	4683      	mov	fp, r0
  406224:	e5be      	b.n	405da4 <_dtoa_r+0x584>
  406226:	4601      	mov	r1, r0
  406228:	4620      	mov	r0, r4
  40622a:	9306      	str	r3, [sp, #24]
  40622c:	f001 f8f4 	bl	407418 <_Bfree>
  406230:	2201      	movs	r2, #1
  406232:	9b06      	ldr	r3, [sp, #24]
  406234:	e5e0      	b.n	405df8 <_dtoa_r+0x5d8>
  406236:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406238:	2b02      	cmp	r3, #2
  40623a:	f77f ad96 	ble.w	405d6a <_dtoa_r+0x54a>
  40623e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406240:	2b00      	cmp	r3, #0
  406242:	d1c9      	bne.n	4061d8 <_dtoa_r+0x9b8>
  406244:	4641      	mov	r1, r8
  406246:	2205      	movs	r2, #5
  406248:	4620      	mov	r0, r4
  40624a:	f001 f8ef 	bl	40742c <__multadd>
  40624e:	4601      	mov	r1, r0
  406250:	4680      	mov	r8, r0
  406252:	4648      	mov	r0, r9
  406254:	f001 fab8 	bl	4077c8 <__mcmp>
  406258:	2800      	cmp	r0, #0
  40625a:	ddbd      	ble.n	4061d8 <_dtoa_r+0x9b8>
  40625c:	9a02      	ldr	r2, [sp, #8]
  40625e:	9904      	ldr	r1, [sp, #16]
  406260:	2331      	movs	r3, #49	; 0x31
  406262:	3201      	adds	r2, #1
  406264:	9202      	str	r2, [sp, #8]
  406266:	700b      	strb	r3, [r1, #0]
  406268:	1c4d      	adds	r5, r1, #1
  40626a:	e7b9      	b.n	4061e0 <_dtoa_r+0x9c0>
  40626c:	9a02      	ldr	r2, [sp, #8]
  40626e:	3201      	adds	r2, #1
  406270:	9202      	str	r2, [sp, #8]
  406272:	9a04      	ldr	r2, [sp, #16]
  406274:	2331      	movs	r3, #49	; 0x31
  406276:	7013      	strb	r3, [r2, #0]
  406278:	e652      	b.n	405f20 <_dtoa_r+0x700>
  40627a:	2301      	movs	r3, #1
  40627c:	930b      	str	r3, [sp, #44]	; 0x2c
  40627e:	e666      	b.n	405f4e <_dtoa_r+0x72e>
  406280:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406284:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406286:	e48f      	b.n	405ba8 <_dtoa_r+0x388>
  406288:	004097f8 	.word	0x004097f8
  40628c:	004097d0 	.word	0x004097d0
  406290:	3ff00000 	.word	0x3ff00000
  406294:	401c0000 	.word	0x401c0000
  406298:	3fe00000 	.word	0x3fe00000
  40629c:	40240000 	.word	0x40240000
  4062a0:	40140000 	.word	0x40140000
  4062a4:	4650      	mov	r0, sl
  4062a6:	f002 f943 	bl	408530 <__aeabi_i2d>
  4062aa:	463a      	mov	r2, r7
  4062ac:	4643      	mov	r3, r8
  4062ae:	f002 f9a5 	bl	4085fc <__aeabi_dmul>
  4062b2:	2200      	movs	r2, #0
  4062b4:	4bc1      	ldr	r3, [pc, #772]	; (4065bc <_dtoa_r+0xd9c>)
  4062b6:	f001 ffef 	bl	408298 <__adddf3>
  4062ba:	4605      	mov	r5, r0
  4062bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4062c0:	4641      	mov	r1, r8
  4062c2:	2200      	movs	r2, #0
  4062c4:	4bbe      	ldr	r3, [pc, #760]	; (4065c0 <_dtoa_r+0xda0>)
  4062c6:	4638      	mov	r0, r7
  4062c8:	f001 ffe4 	bl	408294 <__aeabi_dsub>
  4062cc:	462a      	mov	r2, r5
  4062ce:	4633      	mov	r3, r6
  4062d0:	4682      	mov	sl, r0
  4062d2:	468b      	mov	fp, r1
  4062d4:	f002 fc22 	bl	408b1c <__aeabi_dcmpgt>
  4062d8:	4680      	mov	r8, r0
  4062da:	2800      	cmp	r0, #0
  4062dc:	f040 8110 	bne.w	406500 <_dtoa_r+0xce0>
  4062e0:	462a      	mov	r2, r5
  4062e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4062e6:	4650      	mov	r0, sl
  4062e8:	4659      	mov	r1, fp
  4062ea:	f002 fbf9 	bl	408ae0 <__aeabi_dcmplt>
  4062ee:	b118      	cbz	r0, 4062f8 <_dtoa_r+0xad8>
  4062f0:	4646      	mov	r6, r8
  4062f2:	e771      	b.n	4061d8 <_dtoa_r+0x9b8>
  4062f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4062f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4062fc:	f7ff bb8a 	b.w	405a14 <_dtoa_r+0x1f4>
  406300:	9804      	ldr	r0, [sp, #16]
  406302:	f7ff babb 	b.w	40587c <_dtoa_r+0x5c>
  406306:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406308:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40630a:	970c      	str	r7, [sp, #48]	; 0x30
  40630c:	1afb      	subs	r3, r7, r3
  40630e:	441a      	add	r2, r3
  406310:	920d      	str	r2, [sp, #52]	; 0x34
  406312:	2700      	movs	r7, #0
  406314:	e469      	b.n	405bea <_dtoa_r+0x3ca>
  406316:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40631a:	f04f 0a02 	mov.w	sl, #2
  40631e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406322:	e657      	b.n	405fd4 <_dtoa_r+0x7b4>
  406324:	2100      	movs	r1, #0
  406326:	2301      	movs	r3, #1
  406328:	6461      	str	r1, [r4, #68]	; 0x44
  40632a:	4620      	mov	r0, r4
  40632c:	9325      	str	r3, [sp, #148]	; 0x94
  40632e:	f001 f84d 	bl	4073cc <_Balloc>
  406332:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406334:	9004      	str	r0, [sp, #16]
  406336:	6420      	str	r0, [r4, #64]	; 0x40
  406338:	930a      	str	r3, [sp, #40]	; 0x28
  40633a:	930f      	str	r3, [sp, #60]	; 0x3c
  40633c:	e629      	b.n	405f92 <_dtoa_r+0x772>
  40633e:	2a00      	cmp	r2, #0
  406340:	46d0      	mov	r8, sl
  406342:	f8cd b018 	str.w	fp, [sp, #24]
  406346:	469a      	mov	sl, r3
  406348:	dd11      	ble.n	40636e <_dtoa_r+0xb4e>
  40634a:	4649      	mov	r1, r9
  40634c:	2201      	movs	r2, #1
  40634e:	4620      	mov	r0, r4
  406350:	f001 f9e8 	bl	407724 <__lshift>
  406354:	4641      	mov	r1, r8
  406356:	4681      	mov	r9, r0
  406358:	f001 fa36 	bl	4077c8 <__mcmp>
  40635c:	2800      	cmp	r0, #0
  40635e:	f340 8146 	ble.w	4065ee <_dtoa_r+0xdce>
  406362:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406366:	f000 8106 	beq.w	406576 <_dtoa_r+0xd56>
  40636a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40636e:	46b3      	mov	fp, r6
  406370:	f887 a000 	strb.w	sl, [r7]
  406374:	1c7d      	adds	r5, r7, #1
  406376:	9e06      	ldr	r6, [sp, #24]
  406378:	e5d2      	b.n	405f20 <_dtoa_r+0x700>
  40637a:	d104      	bne.n	406386 <_dtoa_r+0xb66>
  40637c:	f01a 0f01 	tst.w	sl, #1
  406380:	d001      	beq.n	406386 <_dtoa_r+0xb66>
  406382:	e5bd      	b.n	405f00 <_dtoa_r+0x6e0>
  406384:	4615      	mov	r5, r2
  406386:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40638a:	2b30      	cmp	r3, #48	; 0x30
  40638c:	f105 32ff 	add.w	r2, r5, #4294967295
  406390:	d0f8      	beq.n	406384 <_dtoa_r+0xb64>
  406392:	e5c5      	b.n	405f20 <_dtoa_r+0x700>
  406394:	9904      	ldr	r1, [sp, #16]
  406396:	2230      	movs	r2, #48	; 0x30
  406398:	700a      	strb	r2, [r1, #0]
  40639a:	9a02      	ldr	r2, [sp, #8]
  40639c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4063a0:	3201      	adds	r2, #1
  4063a2:	9202      	str	r2, [sp, #8]
  4063a4:	f7ff bbfc 	b.w	405ba0 <_dtoa_r+0x380>
  4063a8:	f000 80bb 	beq.w	406522 <_dtoa_r+0xd02>
  4063ac:	9b02      	ldr	r3, [sp, #8]
  4063ae:	425d      	negs	r5, r3
  4063b0:	4b84      	ldr	r3, [pc, #528]	; (4065c4 <_dtoa_r+0xda4>)
  4063b2:	f005 020f 	and.w	r2, r5, #15
  4063b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4063ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4063c2:	f002 f91b 	bl	4085fc <__aeabi_dmul>
  4063c6:	112d      	asrs	r5, r5, #4
  4063c8:	4607      	mov	r7, r0
  4063ca:	4688      	mov	r8, r1
  4063cc:	f000 812c 	beq.w	406628 <_dtoa_r+0xe08>
  4063d0:	4e7d      	ldr	r6, [pc, #500]	; (4065c8 <_dtoa_r+0xda8>)
  4063d2:	f04f 0a02 	mov.w	sl, #2
  4063d6:	07eb      	lsls	r3, r5, #31
  4063d8:	d509      	bpl.n	4063ee <_dtoa_r+0xbce>
  4063da:	4638      	mov	r0, r7
  4063dc:	4641      	mov	r1, r8
  4063de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4063e2:	f002 f90b 	bl	4085fc <__aeabi_dmul>
  4063e6:	f10a 0a01 	add.w	sl, sl, #1
  4063ea:	4607      	mov	r7, r0
  4063ec:	4688      	mov	r8, r1
  4063ee:	106d      	asrs	r5, r5, #1
  4063f0:	f106 0608 	add.w	r6, r6, #8
  4063f4:	d1ef      	bne.n	4063d6 <_dtoa_r+0xbb6>
  4063f6:	e608      	b.n	40600a <_dtoa_r+0x7ea>
  4063f8:	6871      	ldr	r1, [r6, #4]
  4063fa:	4620      	mov	r0, r4
  4063fc:	f000 ffe6 	bl	4073cc <_Balloc>
  406400:	6933      	ldr	r3, [r6, #16]
  406402:	3302      	adds	r3, #2
  406404:	009a      	lsls	r2, r3, #2
  406406:	4605      	mov	r5, r0
  406408:	f106 010c 	add.w	r1, r6, #12
  40640c:	300c      	adds	r0, #12
  40640e:	f000 fedf 	bl	4071d0 <memcpy>
  406412:	4629      	mov	r1, r5
  406414:	2201      	movs	r2, #1
  406416:	4620      	mov	r0, r4
  406418:	f001 f984 	bl	407724 <__lshift>
  40641c:	9006      	str	r0, [sp, #24]
  40641e:	e4b5      	b.n	405d8c <_dtoa_r+0x56c>
  406420:	2b39      	cmp	r3, #57	; 0x39
  406422:	f8cd b018 	str.w	fp, [sp, #24]
  406426:	46d0      	mov	r8, sl
  406428:	f000 80a5 	beq.w	406576 <_dtoa_r+0xd56>
  40642c:	f103 0a01 	add.w	sl, r3, #1
  406430:	46b3      	mov	fp, r6
  406432:	f887 a000 	strb.w	sl, [r7]
  406436:	1c7d      	adds	r5, r7, #1
  406438:	9e06      	ldr	r6, [sp, #24]
  40643a:	e571      	b.n	405f20 <_dtoa_r+0x700>
  40643c:	465a      	mov	r2, fp
  40643e:	46d0      	mov	r8, sl
  406440:	46b3      	mov	fp, r6
  406442:	469a      	mov	sl, r3
  406444:	4616      	mov	r6, r2
  406446:	e54f      	b.n	405ee8 <_dtoa_r+0x6c8>
  406448:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40644a:	495e      	ldr	r1, [pc, #376]	; (4065c4 <_dtoa_r+0xda4>)
  40644c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406450:	462a      	mov	r2, r5
  406452:	4633      	mov	r3, r6
  406454:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406458:	f002 f8d0 	bl	4085fc <__aeabi_dmul>
  40645c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406460:	4638      	mov	r0, r7
  406462:	4641      	mov	r1, r8
  406464:	f002 fb7a 	bl	408b5c <__aeabi_d2iz>
  406468:	4605      	mov	r5, r0
  40646a:	f002 f861 	bl	408530 <__aeabi_i2d>
  40646e:	460b      	mov	r3, r1
  406470:	4602      	mov	r2, r0
  406472:	4641      	mov	r1, r8
  406474:	4638      	mov	r0, r7
  406476:	f001 ff0d 	bl	408294 <__aeabi_dsub>
  40647a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40647c:	460f      	mov	r7, r1
  40647e:	9904      	ldr	r1, [sp, #16]
  406480:	3530      	adds	r5, #48	; 0x30
  406482:	2b01      	cmp	r3, #1
  406484:	700d      	strb	r5, [r1, #0]
  406486:	4606      	mov	r6, r0
  406488:	f101 0501 	add.w	r5, r1, #1
  40648c:	d026      	beq.n	4064dc <_dtoa_r+0xcbc>
  40648e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406490:	9a04      	ldr	r2, [sp, #16]
  406492:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4065d0 <_dtoa_r+0xdb0>
  406496:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40649a:	4413      	add	r3, r2
  40649c:	f04f 0a00 	mov.w	sl, #0
  4064a0:	4699      	mov	r9, r3
  4064a2:	4652      	mov	r2, sl
  4064a4:	465b      	mov	r3, fp
  4064a6:	4630      	mov	r0, r6
  4064a8:	4639      	mov	r1, r7
  4064aa:	f002 f8a7 	bl	4085fc <__aeabi_dmul>
  4064ae:	460f      	mov	r7, r1
  4064b0:	4606      	mov	r6, r0
  4064b2:	f002 fb53 	bl	408b5c <__aeabi_d2iz>
  4064b6:	4680      	mov	r8, r0
  4064b8:	f002 f83a 	bl	408530 <__aeabi_i2d>
  4064bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4064c0:	4602      	mov	r2, r0
  4064c2:	460b      	mov	r3, r1
  4064c4:	4630      	mov	r0, r6
  4064c6:	4639      	mov	r1, r7
  4064c8:	f001 fee4 	bl	408294 <__aeabi_dsub>
  4064cc:	f805 8b01 	strb.w	r8, [r5], #1
  4064d0:	454d      	cmp	r5, r9
  4064d2:	4606      	mov	r6, r0
  4064d4:	460f      	mov	r7, r1
  4064d6:	d1e4      	bne.n	4064a2 <_dtoa_r+0xc82>
  4064d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4064dc:	4b3b      	ldr	r3, [pc, #236]	; (4065cc <_dtoa_r+0xdac>)
  4064de:	2200      	movs	r2, #0
  4064e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4064e4:	f001 fed8 	bl	408298 <__adddf3>
  4064e8:	4632      	mov	r2, r6
  4064ea:	463b      	mov	r3, r7
  4064ec:	f002 faf8 	bl	408ae0 <__aeabi_dcmplt>
  4064f0:	2800      	cmp	r0, #0
  4064f2:	d046      	beq.n	406582 <_dtoa_r+0xd62>
  4064f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4064f6:	9302      	str	r3, [sp, #8]
  4064f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4064fc:	f7ff bb43 	b.w	405b86 <_dtoa_r+0x366>
  406500:	f04f 0800 	mov.w	r8, #0
  406504:	4646      	mov	r6, r8
  406506:	e6a9      	b.n	40625c <_dtoa_r+0xa3c>
  406508:	9b08      	ldr	r3, [sp, #32]
  40650a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40650c:	1a9d      	subs	r5, r3, r2
  40650e:	2300      	movs	r3, #0
  406510:	f7ff bb71 	b.w	405bf6 <_dtoa_r+0x3d6>
  406514:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406516:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406518:	9d08      	ldr	r5, [sp, #32]
  40651a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40651e:	f7ff bb6a 	b.w	405bf6 <_dtoa_r+0x3d6>
  406522:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406526:	f04f 0a02 	mov.w	sl, #2
  40652a:	e56e      	b.n	40600a <_dtoa_r+0x7ea>
  40652c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40652e:	2b00      	cmp	r3, #0
  406530:	f43f aeb8 	beq.w	4062a4 <_dtoa_r+0xa84>
  406534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406536:	2b00      	cmp	r3, #0
  406538:	f77f aede 	ble.w	4062f8 <_dtoa_r+0xad8>
  40653c:	2200      	movs	r2, #0
  40653e:	4b24      	ldr	r3, [pc, #144]	; (4065d0 <_dtoa_r+0xdb0>)
  406540:	4638      	mov	r0, r7
  406542:	4641      	mov	r1, r8
  406544:	f002 f85a 	bl	4085fc <__aeabi_dmul>
  406548:	4607      	mov	r7, r0
  40654a:	4688      	mov	r8, r1
  40654c:	f10a 0001 	add.w	r0, sl, #1
  406550:	f001 ffee 	bl	408530 <__aeabi_i2d>
  406554:	463a      	mov	r2, r7
  406556:	4643      	mov	r3, r8
  406558:	f002 f850 	bl	4085fc <__aeabi_dmul>
  40655c:	2200      	movs	r2, #0
  40655e:	4b17      	ldr	r3, [pc, #92]	; (4065bc <_dtoa_r+0xd9c>)
  406560:	f001 fe9a 	bl	408298 <__adddf3>
  406564:	9a02      	ldr	r2, [sp, #8]
  406566:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406568:	9312      	str	r3, [sp, #72]	; 0x48
  40656a:	3a01      	subs	r2, #1
  40656c:	4605      	mov	r5, r0
  40656e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406572:	9215      	str	r2, [sp, #84]	; 0x54
  406574:	e56a      	b.n	40604c <_dtoa_r+0x82c>
  406576:	2239      	movs	r2, #57	; 0x39
  406578:	46b3      	mov	fp, r6
  40657a:	703a      	strb	r2, [r7, #0]
  40657c:	9e06      	ldr	r6, [sp, #24]
  40657e:	1c7d      	adds	r5, r7, #1
  406580:	e4c0      	b.n	405f04 <_dtoa_r+0x6e4>
  406582:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406586:	2000      	movs	r0, #0
  406588:	4910      	ldr	r1, [pc, #64]	; (4065cc <_dtoa_r+0xdac>)
  40658a:	f001 fe83 	bl	408294 <__aeabi_dsub>
  40658e:	4632      	mov	r2, r6
  406590:	463b      	mov	r3, r7
  406592:	f002 fac3 	bl	408b1c <__aeabi_dcmpgt>
  406596:	b908      	cbnz	r0, 40659c <_dtoa_r+0xd7c>
  406598:	e6ae      	b.n	4062f8 <_dtoa_r+0xad8>
  40659a:	4615      	mov	r5, r2
  40659c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4065a0:	2b30      	cmp	r3, #48	; 0x30
  4065a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4065a6:	d0f8      	beq.n	40659a <_dtoa_r+0xd7a>
  4065a8:	e5d7      	b.n	40615a <_dtoa_r+0x93a>
  4065aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4065ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4065b0:	9302      	str	r3, [sp, #8]
  4065b2:	f7ff bae8 	b.w	405b86 <_dtoa_r+0x366>
  4065b6:	970c      	str	r7, [sp, #48]	; 0x30
  4065b8:	f7ff bba5 	b.w	405d06 <_dtoa_r+0x4e6>
  4065bc:	401c0000 	.word	0x401c0000
  4065c0:	40140000 	.word	0x40140000
  4065c4:	004097f8 	.word	0x004097f8
  4065c8:	004097d0 	.word	0x004097d0
  4065cc:	3fe00000 	.word	0x3fe00000
  4065d0:	40240000 	.word	0x40240000
  4065d4:	2b39      	cmp	r3, #57	; 0x39
  4065d6:	f8cd b018 	str.w	fp, [sp, #24]
  4065da:	46d0      	mov	r8, sl
  4065dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4065e0:	469a      	mov	sl, r3
  4065e2:	d0c8      	beq.n	406576 <_dtoa_r+0xd56>
  4065e4:	f1bb 0f00 	cmp.w	fp, #0
  4065e8:	f73f aebf 	bgt.w	40636a <_dtoa_r+0xb4a>
  4065ec:	e6bf      	b.n	40636e <_dtoa_r+0xb4e>
  4065ee:	f47f aebe 	bne.w	40636e <_dtoa_r+0xb4e>
  4065f2:	f01a 0f01 	tst.w	sl, #1
  4065f6:	f43f aeba 	beq.w	40636e <_dtoa_r+0xb4e>
  4065fa:	e6b2      	b.n	406362 <_dtoa_r+0xb42>
  4065fc:	f04f 0800 	mov.w	r8, #0
  406600:	4646      	mov	r6, r8
  406602:	e5e9      	b.n	4061d8 <_dtoa_r+0x9b8>
  406604:	4631      	mov	r1, r6
  406606:	2300      	movs	r3, #0
  406608:	220a      	movs	r2, #10
  40660a:	4620      	mov	r0, r4
  40660c:	f000 ff0e 	bl	40742c <__multadd>
  406610:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406612:	2b00      	cmp	r3, #0
  406614:	4606      	mov	r6, r0
  406616:	dd0a      	ble.n	40662e <_dtoa_r+0xe0e>
  406618:	930a      	str	r3, [sp, #40]	; 0x28
  40661a:	f7ff bbaa 	b.w	405d72 <_dtoa_r+0x552>
  40661e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406620:	2b02      	cmp	r3, #2
  406622:	dc23      	bgt.n	40666c <_dtoa_r+0xe4c>
  406624:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406626:	e43b      	b.n	405ea0 <_dtoa_r+0x680>
  406628:	f04f 0a02 	mov.w	sl, #2
  40662c:	e4ed      	b.n	40600a <_dtoa_r+0x7ea>
  40662e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406630:	2b02      	cmp	r3, #2
  406632:	dc1b      	bgt.n	40666c <_dtoa_r+0xe4c>
  406634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406636:	e7ef      	b.n	406618 <_dtoa_r+0xdf8>
  406638:	2500      	movs	r5, #0
  40663a:	6465      	str	r5, [r4, #68]	; 0x44
  40663c:	4629      	mov	r1, r5
  40663e:	4620      	mov	r0, r4
  406640:	f000 fec4 	bl	4073cc <_Balloc>
  406644:	f04f 33ff 	mov.w	r3, #4294967295
  406648:	930a      	str	r3, [sp, #40]	; 0x28
  40664a:	930f      	str	r3, [sp, #60]	; 0x3c
  40664c:	2301      	movs	r3, #1
  40664e:	9004      	str	r0, [sp, #16]
  406650:	9525      	str	r5, [sp, #148]	; 0x94
  406652:	6420      	str	r0, [r4, #64]	; 0x40
  406654:	930b      	str	r3, [sp, #44]	; 0x2c
  406656:	f7ff b9dd 	b.w	405a14 <_dtoa_r+0x1f4>
  40665a:	2501      	movs	r5, #1
  40665c:	f7ff b9a5 	b.w	4059aa <_dtoa_r+0x18a>
  406660:	f43f ab69 	beq.w	405d36 <_dtoa_r+0x516>
  406664:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406668:	f7ff bbf9 	b.w	405e5e <_dtoa_r+0x63e>
  40666c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40666e:	930a      	str	r3, [sp, #40]	; 0x28
  406670:	e5e5      	b.n	40623e <_dtoa_r+0xa1e>
  406672:	bf00      	nop

00406674 <__sflush_r>:
  406674:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406678:	b29a      	uxth	r2, r3
  40667a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40667e:	460d      	mov	r5, r1
  406680:	0711      	lsls	r1, r2, #28
  406682:	4680      	mov	r8, r0
  406684:	d43a      	bmi.n	4066fc <__sflush_r+0x88>
  406686:	686a      	ldr	r2, [r5, #4]
  406688:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40668c:	2a00      	cmp	r2, #0
  40668e:	81ab      	strh	r3, [r5, #12]
  406690:	dd6f      	ble.n	406772 <__sflush_r+0xfe>
  406692:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406694:	2c00      	cmp	r4, #0
  406696:	d049      	beq.n	40672c <__sflush_r+0xb8>
  406698:	2200      	movs	r2, #0
  40669a:	b29b      	uxth	r3, r3
  40669c:	f8d8 6000 	ldr.w	r6, [r8]
  4066a0:	f8c8 2000 	str.w	r2, [r8]
  4066a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4066a8:	d067      	beq.n	40677a <__sflush_r+0x106>
  4066aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4066ac:	075f      	lsls	r7, r3, #29
  4066ae:	d505      	bpl.n	4066bc <__sflush_r+0x48>
  4066b0:	6869      	ldr	r1, [r5, #4]
  4066b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4066b4:	1a52      	subs	r2, r2, r1
  4066b6:	b10b      	cbz	r3, 4066bc <__sflush_r+0x48>
  4066b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4066ba:	1ad2      	subs	r2, r2, r3
  4066bc:	2300      	movs	r3, #0
  4066be:	69e9      	ldr	r1, [r5, #28]
  4066c0:	4640      	mov	r0, r8
  4066c2:	47a0      	blx	r4
  4066c4:	1c44      	adds	r4, r0, #1
  4066c6:	d03c      	beq.n	406742 <__sflush_r+0xce>
  4066c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4066cc:	692a      	ldr	r2, [r5, #16]
  4066ce:	602a      	str	r2, [r5, #0]
  4066d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4066d4:	2200      	movs	r2, #0
  4066d6:	81ab      	strh	r3, [r5, #12]
  4066d8:	04db      	lsls	r3, r3, #19
  4066da:	606a      	str	r2, [r5, #4]
  4066dc:	d447      	bmi.n	40676e <__sflush_r+0xfa>
  4066de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4066e0:	f8c8 6000 	str.w	r6, [r8]
  4066e4:	b311      	cbz	r1, 40672c <__sflush_r+0xb8>
  4066e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4066ea:	4299      	cmp	r1, r3
  4066ec:	d002      	beq.n	4066f4 <__sflush_r+0x80>
  4066ee:	4640      	mov	r0, r8
  4066f0:	f000 f9de 	bl	406ab0 <_free_r>
  4066f4:	2000      	movs	r0, #0
  4066f6:	6328      	str	r0, [r5, #48]	; 0x30
  4066f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066fc:	692e      	ldr	r6, [r5, #16]
  4066fe:	b1ae      	cbz	r6, 40672c <__sflush_r+0xb8>
  406700:	682c      	ldr	r4, [r5, #0]
  406702:	602e      	str	r6, [r5, #0]
  406704:	0791      	lsls	r1, r2, #30
  406706:	bf0c      	ite	eq
  406708:	696b      	ldreq	r3, [r5, #20]
  40670a:	2300      	movne	r3, #0
  40670c:	1ba4      	subs	r4, r4, r6
  40670e:	60ab      	str	r3, [r5, #8]
  406710:	e00a      	b.n	406728 <__sflush_r+0xb4>
  406712:	4623      	mov	r3, r4
  406714:	4632      	mov	r2, r6
  406716:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406718:	69e9      	ldr	r1, [r5, #28]
  40671a:	4640      	mov	r0, r8
  40671c:	47b8      	blx	r7
  40671e:	2800      	cmp	r0, #0
  406720:	eba4 0400 	sub.w	r4, r4, r0
  406724:	4406      	add	r6, r0
  406726:	dd04      	ble.n	406732 <__sflush_r+0xbe>
  406728:	2c00      	cmp	r4, #0
  40672a:	dcf2      	bgt.n	406712 <__sflush_r+0x9e>
  40672c:	2000      	movs	r0, #0
  40672e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406732:	89ab      	ldrh	r3, [r5, #12]
  406734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406738:	81ab      	strh	r3, [r5, #12]
  40673a:	f04f 30ff 	mov.w	r0, #4294967295
  40673e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406742:	f8d8 4000 	ldr.w	r4, [r8]
  406746:	2c1d      	cmp	r4, #29
  406748:	d8f3      	bhi.n	406732 <__sflush_r+0xbe>
  40674a:	4b19      	ldr	r3, [pc, #100]	; (4067b0 <__sflush_r+0x13c>)
  40674c:	40e3      	lsrs	r3, r4
  40674e:	43db      	mvns	r3, r3
  406750:	f013 0301 	ands.w	r3, r3, #1
  406754:	d1ed      	bne.n	406732 <__sflush_r+0xbe>
  406756:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40675a:	606b      	str	r3, [r5, #4]
  40675c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406760:	6929      	ldr	r1, [r5, #16]
  406762:	81ab      	strh	r3, [r5, #12]
  406764:	04da      	lsls	r2, r3, #19
  406766:	6029      	str	r1, [r5, #0]
  406768:	d5b9      	bpl.n	4066de <__sflush_r+0x6a>
  40676a:	2c00      	cmp	r4, #0
  40676c:	d1b7      	bne.n	4066de <__sflush_r+0x6a>
  40676e:	6528      	str	r0, [r5, #80]	; 0x50
  406770:	e7b5      	b.n	4066de <__sflush_r+0x6a>
  406772:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406774:	2a00      	cmp	r2, #0
  406776:	dc8c      	bgt.n	406692 <__sflush_r+0x1e>
  406778:	e7d8      	b.n	40672c <__sflush_r+0xb8>
  40677a:	2301      	movs	r3, #1
  40677c:	69e9      	ldr	r1, [r5, #28]
  40677e:	4640      	mov	r0, r8
  406780:	47a0      	blx	r4
  406782:	1c43      	adds	r3, r0, #1
  406784:	4602      	mov	r2, r0
  406786:	d002      	beq.n	40678e <__sflush_r+0x11a>
  406788:	89ab      	ldrh	r3, [r5, #12]
  40678a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40678c:	e78e      	b.n	4066ac <__sflush_r+0x38>
  40678e:	f8d8 3000 	ldr.w	r3, [r8]
  406792:	2b00      	cmp	r3, #0
  406794:	d0f8      	beq.n	406788 <__sflush_r+0x114>
  406796:	2b1d      	cmp	r3, #29
  406798:	d001      	beq.n	40679e <__sflush_r+0x12a>
  40679a:	2b16      	cmp	r3, #22
  40679c:	d102      	bne.n	4067a4 <__sflush_r+0x130>
  40679e:	f8c8 6000 	str.w	r6, [r8]
  4067a2:	e7c3      	b.n	40672c <__sflush_r+0xb8>
  4067a4:	89ab      	ldrh	r3, [r5, #12]
  4067a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067aa:	81ab      	strh	r3, [r5, #12]
  4067ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067b0:	20400001 	.word	0x20400001

004067b4 <_fflush_r>:
  4067b4:	b538      	push	{r3, r4, r5, lr}
  4067b6:	460d      	mov	r5, r1
  4067b8:	4604      	mov	r4, r0
  4067ba:	b108      	cbz	r0, 4067c0 <_fflush_r+0xc>
  4067bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4067be:	b1bb      	cbz	r3, 4067f0 <_fflush_r+0x3c>
  4067c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4067c4:	b188      	cbz	r0, 4067ea <_fflush_r+0x36>
  4067c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4067c8:	07db      	lsls	r3, r3, #31
  4067ca:	d401      	bmi.n	4067d0 <_fflush_r+0x1c>
  4067cc:	0581      	lsls	r1, r0, #22
  4067ce:	d517      	bpl.n	406800 <_fflush_r+0x4c>
  4067d0:	4620      	mov	r0, r4
  4067d2:	4629      	mov	r1, r5
  4067d4:	f7ff ff4e 	bl	406674 <__sflush_r>
  4067d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4067da:	07da      	lsls	r2, r3, #31
  4067dc:	4604      	mov	r4, r0
  4067de:	d402      	bmi.n	4067e6 <_fflush_r+0x32>
  4067e0:	89ab      	ldrh	r3, [r5, #12]
  4067e2:	059b      	lsls	r3, r3, #22
  4067e4:	d507      	bpl.n	4067f6 <_fflush_r+0x42>
  4067e6:	4620      	mov	r0, r4
  4067e8:	bd38      	pop	{r3, r4, r5, pc}
  4067ea:	4604      	mov	r4, r0
  4067ec:	4620      	mov	r0, r4
  4067ee:	bd38      	pop	{r3, r4, r5, pc}
  4067f0:	f000 f838 	bl	406864 <__sinit>
  4067f4:	e7e4      	b.n	4067c0 <_fflush_r+0xc>
  4067f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4067f8:	f000 fc04 	bl	407004 <__retarget_lock_release_recursive>
  4067fc:	4620      	mov	r0, r4
  4067fe:	bd38      	pop	{r3, r4, r5, pc}
  406800:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406802:	f000 fbfd 	bl	407000 <__retarget_lock_acquire_recursive>
  406806:	e7e3      	b.n	4067d0 <_fflush_r+0x1c>

00406808 <_cleanup_r>:
  406808:	4901      	ldr	r1, [pc, #4]	; (406810 <_cleanup_r+0x8>)
  40680a:	f000 bbaf 	b.w	406f6c <_fwalk_reent>
  40680e:	bf00      	nop
  406810:	00408125 	.word	0x00408125

00406814 <std.isra.0>:
  406814:	b510      	push	{r4, lr}
  406816:	2300      	movs	r3, #0
  406818:	4604      	mov	r4, r0
  40681a:	8181      	strh	r1, [r0, #12]
  40681c:	81c2      	strh	r2, [r0, #14]
  40681e:	6003      	str	r3, [r0, #0]
  406820:	6043      	str	r3, [r0, #4]
  406822:	6083      	str	r3, [r0, #8]
  406824:	6643      	str	r3, [r0, #100]	; 0x64
  406826:	6103      	str	r3, [r0, #16]
  406828:	6143      	str	r3, [r0, #20]
  40682a:	6183      	str	r3, [r0, #24]
  40682c:	4619      	mov	r1, r3
  40682e:	2208      	movs	r2, #8
  406830:	305c      	adds	r0, #92	; 0x5c
  406832:	f7fc fb93 	bl	402f5c <memset>
  406836:	4807      	ldr	r0, [pc, #28]	; (406854 <std.isra.0+0x40>)
  406838:	4907      	ldr	r1, [pc, #28]	; (406858 <std.isra.0+0x44>)
  40683a:	4a08      	ldr	r2, [pc, #32]	; (40685c <std.isra.0+0x48>)
  40683c:	4b08      	ldr	r3, [pc, #32]	; (406860 <std.isra.0+0x4c>)
  40683e:	6220      	str	r0, [r4, #32]
  406840:	61e4      	str	r4, [r4, #28]
  406842:	6261      	str	r1, [r4, #36]	; 0x24
  406844:	62a2      	str	r2, [r4, #40]	; 0x28
  406846:	62e3      	str	r3, [r4, #44]	; 0x2c
  406848:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40684c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406850:	f000 bbd2 	b.w	406ff8 <__retarget_lock_init_recursive>
  406854:	00407d0d 	.word	0x00407d0d
  406858:	00407d31 	.word	0x00407d31
  40685c:	00407d6d 	.word	0x00407d6d
  406860:	00407d8d 	.word	0x00407d8d

00406864 <__sinit>:
  406864:	b510      	push	{r4, lr}
  406866:	4604      	mov	r4, r0
  406868:	4812      	ldr	r0, [pc, #72]	; (4068b4 <__sinit+0x50>)
  40686a:	f000 fbc9 	bl	407000 <__retarget_lock_acquire_recursive>
  40686e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406870:	b9d2      	cbnz	r2, 4068a8 <__sinit+0x44>
  406872:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406876:	4810      	ldr	r0, [pc, #64]	; (4068b8 <__sinit+0x54>)
  406878:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40687c:	2103      	movs	r1, #3
  40687e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406882:	63e0      	str	r0, [r4, #60]	; 0x3c
  406884:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406888:	6860      	ldr	r0, [r4, #4]
  40688a:	2104      	movs	r1, #4
  40688c:	f7ff ffc2 	bl	406814 <std.isra.0>
  406890:	2201      	movs	r2, #1
  406892:	2109      	movs	r1, #9
  406894:	68a0      	ldr	r0, [r4, #8]
  406896:	f7ff ffbd 	bl	406814 <std.isra.0>
  40689a:	2202      	movs	r2, #2
  40689c:	2112      	movs	r1, #18
  40689e:	68e0      	ldr	r0, [r4, #12]
  4068a0:	f7ff ffb8 	bl	406814 <std.isra.0>
  4068a4:	2301      	movs	r3, #1
  4068a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4068a8:	4802      	ldr	r0, [pc, #8]	; (4068b4 <__sinit+0x50>)
  4068aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4068ae:	f000 bba9 	b.w	407004 <__retarget_lock_release_recursive>
  4068b2:	bf00      	nop
  4068b4:	20400e88 	.word	0x20400e88
  4068b8:	00406809 	.word	0x00406809

004068bc <__sfp_lock_acquire>:
  4068bc:	4801      	ldr	r0, [pc, #4]	; (4068c4 <__sfp_lock_acquire+0x8>)
  4068be:	f000 bb9f 	b.w	407000 <__retarget_lock_acquire_recursive>
  4068c2:	bf00      	nop
  4068c4:	20400e9c 	.word	0x20400e9c

004068c8 <__sfp_lock_release>:
  4068c8:	4801      	ldr	r0, [pc, #4]	; (4068d0 <__sfp_lock_release+0x8>)
  4068ca:	f000 bb9b 	b.w	407004 <__retarget_lock_release_recursive>
  4068ce:	bf00      	nop
  4068d0:	20400e9c 	.word	0x20400e9c

004068d4 <__libc_fini_array>:
  4068d4:	b538      	push	{r3, r4, r5, lr}
  4068d6:	4c0a      	ldr	r4, [pc, #40]	; (406900 <__libc_fini_array+0x2c>)
  4068d8:	4d0a      	ldr	r5, [pc, #40]	; (406904 <__libc_fini_array+0x30>)
  4068da:	1b64      	subs	r4, r4, r5
  4068dc:	10a4      	asrs	r4, r4, #2
  4068de:	d00a      	beq.n	4068f6 <__libc_fini_array+0x22>
  4068e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4068e4:	3b01      	subs	r3, #1
  4068e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4068ea:	3c01      	subs	r4, #1
  4068ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4068f0:	4798      	blx	r3
  4068f2:	2c00      	cmp	r4, #0
  4068f4:	d1f9      	bne.n	4068ea <__libc_fini_array+0x16>
  4068f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4068fa:	f003 b873 	b.w	4099e4 <_fini>
  4068fe:	bf00      	nop
  406900:	004099f4 	.word	0x004099f4
  406904:	004099f0 	.word	0x004099f0

00406908 <__fputwc>:
  406908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40690c:	b082      	sub	sp, #8
  40690e:	4680      	mov	r8, r0
  406910:	4689      	mov	r9, r1
  406912:	4614      	mov	r4, r2
  406914:	f000 fb54 	bl	406fc0 <__locale_mb_cur_max>
  406918:	2801      	cmp	r0, #1
  40691a:	d036      	beq.n	40698a <__fputwc+0x82>
  40691c:	464a      	mov	r2, r9
  40691e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406922:	a901      	add	r1, sp, #4
  406924:	4640      	mov	r0, r8
  406926:	f001 fb0b 	bl	407f40 <_wcrtomb_r>
  40692a:	1c42      	adds	r2, r0, #1
  40692c:	4606      	mov	r6, r0
  40692e:	d025      	beq.n	40697c <__fputwc+0x74>
  406930:	b3a8      	cbz	r0, 40699e <__fputwc+0x96>
  406932:	f89d e004 	ldrb.w	lr, [sp, #4]
  406936:	2500      	movs	r5, #0
  406938:	f10d 0a04 	add.w	sl, sp, #4
  40693c:	e009      	b.n	406952 <__fputwc+0x4a>
  40693e:	6823      	ldr	r3, [r4, #0]
  406940:	1c5a      	adds	r2, r3, #1
  406942:	6022      	str	r2, [r4, #0]
  406944:	f883 e000 	strb.w	lr, [r3]
  406948:	3501      	adds	r5, #1
  40694a:	42b5      	cmp	r5, r6
  40694c:	d227      	bcs.n	40699e <__fputwc+0x96>
  40694e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406952:	68a3      	ldr	r3, [r4, #8]
  406954:	3b01      	subs	r3, #1
  406956:	2b00      	cmp	r3, #0
  406958:	60a3      	str	r3, [r4, #8]
  40695a:	daf0      	bge.n	40693e <__fputwc+0x36>
  40695c:	69a7      	ldr	r7, [r4, #24]
  40695e:	42bb      	cmp	r3, r7
  406960:	4671      	mov	r1, lr
  406962:	4622      	mov	r2, r4
  406964:	4640      	mov	r0, r8
  406966:	db02      	blt.n	40696e <__fputwc+0x66>
  406968:	f1be 0f0a 	cmp.w	lr, #10
  40696c:	d1e7      	bne.n	40693e <__fputwc+0x36>
  40696e:	f001 fa8f 	bl	407e90 <__swbuf_r>
  406972:	1c43      	adds	r3, r0, #1
  406974:	d1e8      	bne.n	406948 <__fputwc+0x40>
  406976:	b002      	add	sp, #8
  406978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40697c:	89a3      	ldrh	r3, [r4, #12]
  40697e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406982:	81a3      	strh	r3, [r4, #12]
  406984:	b002      	add	sp, #8
  406986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40698a:	f109 33ff 	add.w	r3, r9, #4294967295
  40698e:	2bfe      	cmp	r3, #254	; 0xfe
  406990:	d8c4      	bhi.n	40691c <__fputwc+0x14>
  406992:	fa5f fe89 	uxtb.w	lr, r9
  406996:	4606      	mov	r6, r0
  406998:	f88d e004 	strb.w	lr, [sp, #4]
  40699c:	e7cb      	b.n	406936 <__fputwc+0x2e>
  40699e:	4648      	mov	r0, r9
  4069a0:	b002      	add	sp, #8
  4069a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069a6:	bf00      	nop

004069a8 <_fputwc_r>:
  4069a8:	b530      	push	{r4, r5, lr}
  4069aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4069ac:	f013 0f01 	tst.w	r3, #1
  4069b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4069b4:	4614      	mov	r4, r2
  4069b6:	b083      	sub	sp, #12
  4069b8:	4605      	mov	r5, r0
  4069ba:	b29a      	uxth	r2, r3
  4069bc:	d101      	bne.n	4069c2 <_fputwc_r+0x1a>
  4069be:	0590      	lsls	r0, r2, #22
  4069c0:	d51c      	bpl.n	4069fc <_fputwc_r+0x54>
  4069c2:	0490      	lsls	r0, r2, #18
  4069c4:	d406      	bmi.n	4069d4 <_fputwc_r+0x2c>
  4069c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4069c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4069cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4069d0:	81a3      	strh	r3, [r4, #12]
  4069d2:	6662      	str	r2, [r4, #100]	; 0x64
  4069d4:	4628      	mov	r0, r5
  4069d6:	4622      	mov	r2, r4
  4069d8:	f7ff ff96 	bl	406908 <__fputwc>
  4069dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4069de:	07da      	lsls	r2, r3, #31
  4069e0:	4605      	mov	r5, r0
  4069e2:	d402      	bmi.n	4069ea <_fputwc_r+0x42>
  4069e4:	89a3      	ldrh	r3, [r4, #12]
  4069e6:	059b      	lsls	r3, r3, #22
  4069e8:	d502      	bpl.n	4069f0 <_fputwc_r+0x48>
  4069ea:	4628      	mov	r0, r5
  4069ec:	b003      	add	sp, #12
  4069ee:	bd30      	pop	{r4, r5, pc}
  4069f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069f2:	f000 fb07 	bl	407004 <__retarget_lock_release_recursive>
  4069f6:	4628      	mov	r0, r5
  4069f8:	b003      	add	sp, #12
  4069fa:	bd30      	pop	{r4, r5, pc}
  4069fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069fe:	9101      	str	r1, [sp, #4]
  406a00:	f000 fafe 	bl	407000 <__retarget_lock_acquire_recursive>
  406a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a08:	9901      	ldr	r1, [sp, #4]
  406a0a:	b29a      	uxth	r2, r3
  406a0c:	e7d9      	b.n	4069c2 <_fputwc_r+0x1a>
  406a0e:	bf00      	nop

00406a10 <_malloc_trim_r>:
  406a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406a12:	4f24      	ldr	r7, [pc, #144]	; (406aa4 <_malloc_trim_r+0x94>)
  406a14:	460c      	mov	r4, r1
  406a16:	4606      	mov	r6, r0
  406a18:	f7fc faee 	bl	402ff8 <__malloc_lock>
  406a1c:	68bb      	ldr	r3, [r7, #8]
  406a1e:	685d      	ldr	r5, [r3, #4]
  406a20:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406a24:	310f      	adds	r1, #15
  406a26:	f025 0503 	bic.w	r5, r5, #3
  406a2a:	4429      	add	r1, r5
  406a2c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406a30:	f021 010f 	bic.w	r1, r1, #15
  406a34:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406a38:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406a3c:	db07      	blt.n	406a4e <_malloc_trim_r+0x3e>
  406a3e:	2100      	movs	r1, #0
  406a40:	4630      	mov	r0, r6
  406a42:	f7fc fae5 	bl	403010 <_sbrk_r>
  406a46:	68bb      	ldr	r3, [r7, #8]
  406a48:	442b      	add	r3, r5
  406a4a:	4298      	cmp	r0, r3
  406a4c:	d004      	beq.n	406a58 <_malloc_trim_r+0x48>
  406a4e:	4630      	mov	r0, r6
  406a50:	f7fc fad8 	bl	403004 <__malloc_unlock>
  406a54:	2000      	movs	r0, #0
  406a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a58:	4261      	negs	r1, r4
  406a5a:	4630      	mov	r0, r6
  406a5c:	f7fc fad8 	bl	403010 <_sbrk_r>
  406a60:	3001      	adds	r0, #1
  406a62:	d00d      	beq.n	406a80 <_malloc_trim_r+0x70>
  406a64:	4b10      	ldr	r3, [pc, #64]	; (406aa8 <_malloc_trim_r+0x98>)
  406a66:	68ba      	ldr	r2, [r7, #8]
  406a68:	6819      	ldr	r1, [r3, #0]
  406a6a:	1b2d      	subs	r5, r5, r4
  406a6c:	f045 0501 	orr.w	r5, r5, #1
  406a70:	4630      	mov	r0, r6
  406a72:	1b09      	subs	r1, r1, r4
  406a74:	6055      	str	r5, [r2, #4]
  406a76:	6019      	str	r1, [r3, #0]
  406a78:	f7fc fac4 	bl	403004 <__malloc_unlock>
  406a7c:	2001      	movs	r0, #1
  406a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a80:	2100      	movs	r1, #0
  406a82:	4630      	mov	r0, r6
  406a84:	f7fc fac4 	bl	403010 <_sbrk_r>
  406a88:	68ba      	ldr	r2, [r7, #8]
  406a8a:	1a83      	subs	r3, r0, r2
  406a8c:	2b0f      	cmp	r3, #15
  406a8e:	ddde      	ble.n	406a4e <_malloc_trim_r+0x3e>
  406a90:	4c06      	ldr	r4, [pc, #24]	; (406aac <_malloc_trim_r+0x9c>)
  406a92:	4905      	ldr	r1, [pc, #20]	; (406aa8 <_malloc_trim_r+0x98>)
  406a94:	6824      	ldr	r4, [r4, #0]
  406a96:	f043 0301 	orr.w	r3, r3, #1
  406a9a:	1b00      	subs	r0, r0, r4
  406a9c:	6053      	str	r3, [r2, #4]
  406a9e:	6008      	str	r0, [r1, #0]
  406aa0:	e7d5      	b.n	406a4e <_malloc_trim_r+0x3e>
  406aa2:	bf00      	nop
  406aa4:	20400440 	.word	0x20400440
  406aa8:	20400e1c 	.word	0x20400e1c
  406aac:	20400848 	.word	0x20400848

00406ab0 <_free_r>:
  406ab0:	2900      	cmp	r1, #0
  406ab2:	d044      	beq.n	406b3e <_free_r+0x8e>
  406ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ab8:	460d      	mov	r5, r1
  406aba:	4680      	mov	r8, r0
  406abc:	f7fc fa9c 	bl	402ff8 <__malloc_lock>
  406ac0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406ac4:	4969      	ldr	r1, [pc, #420]	; (406c6c <_free_r+0x1bc>)
  406ac6:	f027 0301 	bic.w	r3, r7, #1
  406aca:	f1a5 0408 	sub.w	r4, r5, #8
  406ace:	18e2      	adds	r2, r4, r3
  406ad0:	688e      	ldr	r6, [r1, #8]
  406ad2:	6850      	ldr	r0, [r2, #4]
  406ad4:	42b2      	cmp	r2, r6
  406ad6:	f020 0003 	bic.w	r0, r0, #3
  406ada:	d05e      	beq.n	406b9a <_free_r+0xea>
  406adc:	07fe      	lsls	r6, r7, #31
  406ade:	6050      	str	r0, [r2, #4]
  406ae0:	d40b      	bmi.n	406afa <_free_r+0x4a>
  406ae2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406ae6:	1be4      	subs	r4, r4, r7
  406ae8:	f101 0e08 	add.w	lr, r1, #8
  406aec:	68a5      	ldr	r5, [r4, #8]
  406aee:	4575      	cmp	r5, lr
  406af0:	443b      	add	r3, r7
  406af2:	d06d      	beq.n	406bd0 <_free_r+0x120>
  406af4:	68e7      	ldr	r7, [r4, #12]
  406af6:	60ef      	str	r7, [r5, #12]
  406af8:	60bd      	str	r5, [r7, #8]
  406afa:	1815      	adds	r5, r2, r0
  406afc:	686d      	ldr	r5, [r5, #4]
  406afe:	07ed      	lsls	r5, r5, #31
  406b00:	d53e      	bpl.n	406b80 <_free_r+0xd0>
  406b02:	f043 0201 	orr.w	r2, r3, #1
  406b06:	6062      	str	r2, [r4, #4]
  406b08:	50e3      	str	r3, [r4, r3]
  406b0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406b0e:	d217      	bcs.n	406b40 <_free_r+0x90>
  406b10:	08db      	lsrs	r3, r3, #3
  406b12:	1c58      	adds	r0, r3, #1
  406b14:	109a      	asrs	r2, r3, #2
  406b16:	684d      	ldr	r5, [r1, #4]
  406b18:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406b1c:	60a7      	str	r7, [r4, #8]
  406b1e:	2301      	movs	r3, #1
  406b20:	4093      	lsls	r3, r2
  406b22:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406b26:	432b      	orrs	r3, r5
  406b28:	3a08      	subs	r2, #8
  406b2a:	60e2      	str	r2, [r4, #12]
  406b2c:	604b      	str	r3, [r1, #4]
  406b2e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406b32:	60fc      	str	r4, [r7, #12]
  406b34:	4640      	mov	r0, r8
  406b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b3a:	f7fc ba63 	b.w	403004 <__malloc_unlock>
  406b3e:	4770      	bx	lr
  406b40:	0a5a      	lsrs	r2, r3, #9
  406b42:	2a04      	cmp	r2, #4
  406b44:	d852      	bhi.n	406bec <_free_r+0x13c>
  406b46:	099a      	lsrs	r2, r3, #6
  406b48:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406b4c:	00ff      	lsls	r7, r7, #3
  406b4e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406b52:	19c8      	adds	r0, r1, r7
  406b54:	59ca      	ldr	r2, [r1, r7]
  406b56:	3808      	subs	r0, #8
  406b58:	4290      	cmp	r0, r2
  406b5a:	d04f      	beq.n	406bfc <_free_r+0x14c>
  406b5c:	6851      	ldr	r1, [r2, #4]
  406b5e:	f021 0103 	bic.w	r1, r1, #3
  406b62:	428b      	cmp	r3, r1
  406b64:	d232      	bcs.n	406bcc <_free_r+0x11c>
  406b66:	6892      	ldr	r2, [r2, #8]
  406b68:	4290      	cmp	r0, r2
  406b6a:	d1f7      	bne.n	406b5c <_free_r+0xac>
  406b6c:	68c3      	ldr	r3, [r0, #12]
  406b6e:	60a0      	str	r0, [r4, #8]
  406b70:	60e3      	str	r3, [r4, #12]
  406b72:	609c      	str	r4, [r3, #8]
  406b74:	60c4      	str	r4, [r0, #12]
  406b76:	4640      	mov	r0, r8
  406b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b7c:	f7fc ba42 	b.w	403004 <__malloc_unlock>
  406b80:	6895      	ldr	r5, [r2, #8]
  406b82:	4f3b      	ldr	r7, [pc, #236]	; (406c70 <_free_r+0x1c0>)
  406b84:	42bd      	cmp	r5, r7
  406b86:	4403      	add	r3, r0
  406b88:	d040      	beq.n	406c0c <_free_r+0x15c>
  406b8a:	68d0      	ldr	r0, [r2, #12]
  406b8c:	60e8      	str	r0, [r5, #12]
  406b8e:	f043 0201 	orr.w	r2, r3, #1
  406b92:	6085      	str	r5, [r0, #8]
  406b94:	6062      	str	r2, [r4, #4]
  406b96:	50e3      	str	r3, [r4, r3]
  406b98:	e7b7      	b.n	406b0a <_free_r+0x5a>
  406b9a:	07ff      	lsls	r7, r7, #31
  406b9c:	4403      	add	r3, r0
  406b9e:	d407      	bmi.n	406bb0 <_free_r+0x100>
  406ba0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406ba4:	1aa4      	subs	r4, r4, r2
  406ba6:	4413      	add	r3, r2
  406ba8:	68a0      	ldr	r0, [r4, #8]
  406baa:	68e2      	ldr	r2, [r4, #12]
  406bac:	60c2      	str	r2, [r0, #12]
  406bae:	6090      	str	r0, [r2, #8]
  406bb0:	4a30      	ldr	r2, [pc, #192]	; (406c74 <_free_r+0x1c4>)
  406bb2:	6812      	ldr	r2, [r2, #0]
  406bb4:	f043 0001 	orr.w	r0, r3, #1
  406bb8:	4293      	cmp	r3, r2
  406bba:	6060      	str	r0, [r4, #4]
  406bbc:	608c      	str	r4, [r1, #8]
  406bbe:	d3b9      	bcc.n	406b34 <_free_r+0x84>
  406bc0:	4b2d      	ldr	r3, [pc, #180]	; (406c78 <_free_r+0x1c8>)
  406bc2:	4640      	mov	r0, r8
  406bc4:	6819      	ldr	r1, [r3, #0]
  406bc6:	f7ff ff23 	bl	406a10 <_malloc_trim_r>
  406bca:	e7b3      	b.n	406b34 <_free_r+0x84>
  406bcc:	4610      	mov	r0, r2
  406bce:	e7cd      	b.n	406b6c <_free_r+0xbc>
  406bd0:	1811      	adds	r1, r2, r0
  406bd2:	6849      	ldr	r1, [r1, #4]
  406bd4:	07c9      	lsls	r1, r1, #31
  406bd6:	d444      	bmi.n	406c62 <_free_r+0x1b2>
  406bd8:	6891      	ldr	r1, [r2, #8]
  406bda:	68d2      	ldr	r2, [r2, #12]
  406bdc:	60ca      	str	r2, [r1, #12]
  406bde:	4403      	add	r3, r0
  406be0:	f043 0001 	orr.w	r0, r3, #1
  406be4:	6091      	str	r1, [r2, #8]
  406be6:	6060      	str	r0, [r4, #4]
  406be8:	50e3      	str	r3, [r4, r3]
  406bea:	e7a3      	b.n	406b34 <_free_r+0x84>
  406bec:	2a14      	cmp	r2, #20
  406bee:	d816      	bhi.n	406c1e <_free_r+0x16e>
  406bf0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406bf4:	00ff      	lsls	r7, r7, #3
  406bf6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406bfa:	e7aa      	b.n	406b52 <_free_r+0xa2>
  406bfc:	10aa      	asrs	r2, r5, #2
  406bfe:	2301      	movs	r3, #1
  406c00:	684d      	ldr	r5, [r1, #4]
  406c02:	4093      	lsls	r3, r2
  406c04:	432b      	orrs	r3, r5
  406c06:	604b      	str	r3, [r1, #4]
  406c08:	4603      	mov	r3, r0
  406c0a:	e7b0      	b.n	406b6e <_free_r+0xbe>
  406c0c:	f043 0201 	orr.w	r2, r3, #1
  406c10:	614c      	str	r4, [r1, #20]
  406c12:	610c      	str	r4, [r1, #16]
  406c14:	60e5      	str	r5, [r4, #12]
  406c16:	60a5      	str	r5, [r4, #8]
  406c18:	6062      	str	r2, [r4, #4]
  406c1a:	50e3      	str	r3, [r4, r3]
  406c1c:	e78a      	b.n	406b34 <_free_r+0x84>
  406c1e:	2a54      	cmp	r2, #84	; 0x54
  406c20:	d806      	bhi.n	406c30 <_free_r+0x180>
  406c22:	0b1a      	lsrs	r2, r3, #12
  406c24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406c28:	00ff      	lsls	r7, r7, #3
  406c2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406c2e:	e790      	b.n	406b52 <_free_r+0xa2>
  406c30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406c34:	d806      	bhi.n	406c44 <_free_r+0x194>
  406c36:	0bda      	lsrs	r2, r3, #15
  406c38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406c3c:	00ff      	lsls	r7, r7, #3
  406c3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406c42:	e786      	b.n	406b52 <_free_r+0xa2>
  406c44:	f240 5054 	movw	r0, #1364	; 0x554
  406c48:	4282      	cmp	r2, r0
  406c4a:	d806      	bhi.n	406c5a <_free_r+0x1aa>
  406c4c:	0c9a      	lsrs	r2, r3, #18
  406c4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406c52:	00ff      	lsls	r7, r7, #3
  406c54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406c58:	e77b      	b.n	406b52 <_free_r+0xa2>
  406c5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406c5e:	257e      	movs	r5, #126	; 0x7e
  406c60:	e777      	b.n	406b52 <_free_r+0xa2>
  406c62:	f043 0101 	orr.w	r1, r3, #1
  406c66:	6061      	str	r1, [r4, #4]
  406c68:	6013      	str	r3, [r2, #0]
  406c6a:	e763      	b.n	406b34 <_free_r+0x84>
  406c6c:	20400440 	.word	0x20400440
  406c70:	20400448 	.word	0x20400448
  406c74:	2040084c 	.word	0x2040084c
  406c78:	20400e4c 	.word	0x20400e4c

00406c7c <__sfvwrite_r>:
  406c7c:	6893      	ldr	r3, [r2, #8]
  406c7e:	2b00      	cmp	r3, #0
  406c80:	d073      	beq.n	406d6a <__sfvwrite_r+0xee>
  406c82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c86:	898b      	ldrh	r3, [r1, #12]
  406c88:	b083      	sub	sp, #12
  406c8a:	460c      	mov	r4, r1
  406c8c:	0719      	lsls	r1, r3, #28
  406c8e:	9000      	str	r0, [sp, #0]
  406c90:	4616      	mov	r6, r2
  406c92:	d526      	bpl.n	406ce2 <__sfvwrite_r+0x66>
  406c94:	6922      	ldr	r2, [r4, #16]
  406c96:	b322      	cbz	r2, 406ce2 <__sfvwrite_r+0x66>
  406c98:	f013 0002 	ands.w	r0, r3, #2
  406c9c:	6835      	ldr	r5, [r6, #0]
  406c9e:	d02c      	beq.n	406cfa <__sfvwrite_r+0x7e>
  406ca0:	f04f 0900 	mov.w	r9, #0
  406ca4:	4fb0      	ldr	r7, [pc, #704]	; (406f68 <__sfvwrite_r+0x2ec>)
  406ca6:	46c8      	mov	r8, r9
  406ca8:	46b2      	mov	sl, r6
  406caa:	45b8      	cmp	r8, r7
  406cac:	4643      	mov	r3, r8
  406cae:	464a      	mov	r2, r9
  406cb0:	bf28      	it	cs
  406cb2:	463b      	movcs	r3, r7
  406cb4:	9800      	ldr	r0, [sp, #0]
  406cb6:	f1b8 0f00 	cmp.w	r8, #0
  406cba:	d050      	beq.n	406d5e <__sfvwrite_r+0xe2>
  406cbc:	69e1      	ldr	r1, [r4, #28]
  406cbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406cc0:	47b0      	blx	r6
  406cc2:	2800      	cmp	r0, #0
  406cc4:	dd58      	ble.n	406d78 <__sfvwrite_r+0xfc>
  406cc6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406cca:	1a1b      	subs	r3, r3, r0
  406ccc:	4481      	add	r9, r0
  406cce:	eba8 0800 	sub.w	r8, r8, r0
  406cd2:	f8ca 3008 	str.w	r3, [sl, #8]
  406cd6:	2b00      	cmp	r3, #0
  406cd8:	d1e7      	bne.n	406caa <__sfvwrite_r+0x2e>
  406cda:	2000      	movs	r0, #0
  406cdc:	b003      	add	sp, #12
  406cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ce2:	4621      	mov	r1, r4
  406ce4:	9800      	ldr	r0, [sp, #0]
  406ce6:	f7fe fc91 	bl	40560c <__swsetup_r>
  406cea:	2800      	cmp	r0, #0
  406cec:	f040 8133 	bne.w	406f56 <__sfvwrite_r+0x2da>
  406cf0:	89a3      	ldrh	r3, [r4, #12]
  406cf2:	6835      	ldr	r5, [r6, #0]
  406cf4:	f013 0002 	ands.w	r0, r3, #2
  406cf8:	d1d2      	bne.n	406ca0 <__sfvwrite_r+0x24>
  406cfa:	f013 0901 	ands.w	r9, r3, #1
  406cfe:	d145      	bne.n	406d8c <__sfvwrite_r+0x110>
  406d00:	464f      	mov	r7, r9
  406d02:	9601      	str	r6, [sp, #4]
  406d04:	b337      	cbz	r7, 406d54 <__sfvwrite_r+0xd8>
  406d06:	059a      	lsls	r2, r3, #22
  406d08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406d0c:	f140 8083 	bpl.w	406e16 <__sfvwrite_r+0x19a>
  406d10:	4547      	cmp	r7, r8
  406d12:	46c3      	mov	fp, r8
  406d14:	f0c0 80ab 	bcc.w	406e6e <__sfvwrite_r+0x1f2>
  406d18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406d1c:	f040 80ac 	bne.w	406e78 <__sfvwrite_r+0x1fc>
  406d20:	6820      	ldr	r0, [r4, #0]
  406d22:	46ba      	mov	sl, r7
  406d24:	465a      	mov	r2, fp
  406d26:	4649      	mov	r1, r9
  406d28:	f000 faec 	bl	407304 <memmove>
  406d2c:	68a2      	ldr	r2, [r4, #8]
  406d2e:	6823      	ldr	r3, [r4, #0]
  406d30:	eba2 0208 	sub.w	r2, r2, r8
  406d34:	445b      	add	r3, fp
  406d36:	60a2      	str	r2, [r4, #8]
  406d38:	6023      	str	r3, [r4, #0]
  406d3a:	9a01      	ldr	r2, [sp, #4]
  406d3c:	6893      	ldr	r3, [r2, #8]
  406d3e:	eba3 030a 	sub.w	r3, r3, sl
  406d42:	44d1      	add	r9, sl
  406d44:	eba7 070a 	sub.w	r7, r7, sl
  406d48:	6093      	str	r3, [r2, #8]
  406d4a:	2b00      	cmp	r3, #0
  406d4c:	d0c5      	beq.n	406cda <__sfvwrite_r+0x5e>
  406d4e:	89a3      	ldrh	r3, [r4, #12]
  406d50:	2f00      	cmp	r7, #0
  406d52:	d1d8      	bne.n	406d06 <__sfvwrite_r+0x8a>
  406d54:	f8d5 9000 	ldr.w	r9, [r5]
  406d58:	686f      	ldr	r7, [r5, #4]
  406d5a:	3508      	adds	r5, #8
  406d5c:	e7d2      	b.n	406d04 <__sfvwrite_r+0x88>
  406d5e:	f8d5 9000 	ldr.w	r9, [r5]
  406d62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406d66:	3508      	adds	r5, #8
  406d68:	e79f      	b.n	406caa <__sfvwrite_r+0x2e>
  406d6a:	2000      	movs	r0, #0
  406d6c:	4770      	bx	lr
  406d6e:	4621      	mov	r1, r4
  406d70:	9800      	ldr	r0, [sp, #0]
  406d72:	f7ff fd1f 	bl	4067b4 <_fflush_r>
  406d76:	b370      	cbz	r0, 406dd6 <__sfvwrite_r+0x15a>
  406d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d80:	f04f 30ff 	mov.w	r0, #4294967295
  406d84:	81a3      	strh	r3, [r4, #12]
  406d86:	b003      	add	sp, #12
  406d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d8c:	4681      	mov	r9, r0
  406d8e:	4633      	mov	r3, r6
  406d90:	464e      	mov	r6, r9
  406d92:	46a8      	mov	r8, r5
  406d94:	469a      	mov	sl, r3
  406d96:	464d      	mov	r5, r9
  406d98:	b34e      	cbz	r6, 406dee <__sfvwrite_r+0x172>
  406d9a:	b380      	cbz	r0, 406dfe <__sfvwrite_r+0x182>
  406d9c:	6820      	ldr	r0, [r4, #0]
  406d9e:	6923      	ldr	r3, [r4, #16]
  406da0:	6962      	ldr	r2, [r4, #20]
  406da2:	45b1      	cmp	r9, r6
  406da4:	46cb      	mov	fp, r9
  406da6:	bf28      	it	cs
  406da8:	46b3      	movcs	fp, r6
  406daa:	4298      	cmp	r0, r3
  406dac:	465f      	mov	r7, fp
  406dae:	d904      	bls.n	406dba <__sfvwrite_r+0x13e>
  406db0:	68a3      	ldr	r3, [r4, #8]
  406db2:	4413      	add	r3, r2
  406db4:	459b      	cmp	fp, r3
  406db6:	f300 80a6 	bgt.w	406f06 <__sfvwrite_r+0x28a>
  406dba:	4593      	cmp	fp, r2
  406dbc:	db4b      	blt.n	406e56 <__sfvwrite_r+0x1da>
  406dbe:	4613      	mov	r3, r2
  406dc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406dc2:	69e1      	ldr	r1, [r4, #28]
  406dc4:	9800      	ldr	r0, [sp, #0]
  406dc6:	462a      	mov	r2, r5
  406dc8:	47b8      	blx	r7
  406dca:	1e07      	subs	r7, r0, #0
  406dcc:	ddd4      	ble.n	406d78 <__sfvwrite_r+0xfc>
  406dce:	ebb9 0907 	subs.w	r9, r9, r7
  406dd2:	d0cc      	beq.n	406d6e <__sfvwrite_r+0xf2>
  406dd4:	2001      	movs	r0, #1
  406dd6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406dda:	1bdb      	subs	r3, r3, r7
  406ddc:	443d      	add	r5, r7
  406dde:	1bf6      	subs	r6, r6, r7
  406de0:	f8ca 3008 	str.w	r3, [sl, #8]
  406de4:	2b00      	cmp	r3, #0
  406de6:	f43f af78 	beq.w	406cda <__sfvwrite_r+0x5e>
  406dea:	2e00      	cmp	r6, #0
  406dec:	d1d5      	bne.n	406d9a <__sfvwrite_r+0x11e>
  406dee:	f108 0308 	add.w	r3, r8, #8
  406df2:	e913 0060 	ldmdb	r3, {r5, r6}
  406df6:	4698      	mov	r8, r3
  406df8:	3308      	adds	r3, #8
  406dfa:	2e00      	cmp	r6, #0
  406dfc:	d0f9      	beq.n	406df2 <__sfvwrite_r+0x176>
  406dfe:	4632      	mov	r2, r6
  406e00:	210a      	movs	r1, #10
  406e02:	4628      	mov	r0, r5
  406e04:	f000 f994 	bl	407130 <memchr>
  406e08:	2800      	cmp	r0, #0
  406e0a:	f000 80a1 	beq.w	406f50 <__sfvwrite_r+0x2d4>
  406e0e:	3001      	adds	r0, #1
  406e10:	eba0 0905 	sub.w	r9, r0, r5
  406e14:	e7c2      	b.n	406d9c <__sfvwrite_r+0x120>
  406e16:	6820      	ldr	r0, [r4, #0]
  406e18:	6923      	ldr	r3, [r4, #16]
  406e1a:	4298      	cmp	r0, r3
  406e1c:	d802      	bhi.n	406e24 <__sfvwrite_r+0x1a8>
  406e1e:	6963      	ldr	r3, [r4, #20]
  406e20:	429f      	cmp	r7, r3
  406e22:	d25d      	bcs.n	406ee0 <__sfvwrite_r+0x264>
  406e24:	45b8      	cmp	r8, r7
  406e26:	bf28      	it	cs
  406e28:	46b8      	movcs	r8, r7
  406e2a:	4642      	mov	r2, r8
  406e2c:	4649      	mov	r1, r9
  406e2e:	f000 fa69 	bl	407304 <memmove>
  406e32:	68a3      	ldr	r3, [r4, #8]
  406e34:	6822      	ldr	r2, [r4, #0]
  406e36:	eba3 0308 	sub.w	r3, r3, r8
  406e3a:	4442      	add	r2, r8
  406e3c:	60a3      	str	r3, [r4, #8]
  406e3e:	6022      	str	r2, [r4, #0]
  406e40:	b10b      	cbz	r3, 406e46 <__sfvwrite_r+0x1ca>
  406e42:	46c2      	mov	sl, r8
  406e44:	e779      	b.n	406d3a <__sfvwrite_r+0xbe>
  406e46:	4621      	mov	r1, r4
  406e48:	9800      	ldr	r0, [sp, #0]
  406e4a:	f7ff fcb3 	bl	4067b4 <_fflush_r>
  406e4e:	2800      	cmp	r0, #0
  406e50:	d192      	bne.n	406d78 <__sfvwrite_r+0xfc>
  406e52:	46c2      	mov	sl, r8
  406e54:	e771      	b.n	406d3a <__sfvwrite_r+0xbe>
  406e56:	465a      	mov	r2, fp
  406e58:	4629      	mov	r1, r5
  406e5a:	f000 fa53 	bl	407304 <memmove>
  406e5e:	68a2      	ldr	r2, [r4, #8]
  406e60:	6823      	ldr	r3, [r4, #0]
  406e62:	eba2 020b 	sub.w	r2, r2, fp
  406e66:	445b      	add	r3, fp
  406e68:	60a2      	str	r2, [r4, #8]
  406e6a:	6023      	str	r3, [r4, #0]
  406e6c:	e7af      	b.n	406dce <__sfvwrite_r+0x152>
  406e6e:	6820      	ldr	r0, [r4, #0]
  406e70:	46b8      	mov	r8, r7
  406e72:	46ba      	mov	sl, r7
  406e74:	46bb      	mov	fp, r7
  406e76:	e755      	b.n	406d24 <__sfvwrite_r+0xa8>
  406e78:	6962      	ldr	r2, [r4, #20]
  406e7a:	6820      	ldr	r0, [r4, #0]
  406e7c:	6921      	ldr	r1, [r4, #16]
  406e7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406e82:	eba0 0a01 	sub.w	sl, r0, r1
  406e86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406e8a:	f10a 0001 	add.w	r0, sl, #1
  406e8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406e92:	4438      	add	r0, r7
  406e94:	4540      	cmp	r0, r8
  406e96:	4642      	mov	r2, r8
  406e98:	bf84      	itt	hi
  406e9a:	4680      	movhi	r8, r0
  406e9c:	4642      	movhi	r2, r8
  406e9e:	055b      	lsls	r3, r3, #21
  406ea0:	d544      	bpl.n	406f2c <__sfvwrite_r+0x2b0>
  406ea2:	4611      	mov	r1, r2
  406ea4:	9800      	ldr	r0, [sp, #0]
  406ea6:	f7fb fda9 	bl	4029fc <_malloc_r>
  406eaa:	4683      	mov	fp, r0
  406eac:	2800      	cmp	r0, #0
  406eae:	d055      	beq.n	406f5c <__sfvwrite_r+0x2e0>
  406eb0:	4652      	mov	r2, sl
  406eb2:	6921      	ldr	r1, [r4, #16]
  406eb4:	f000 f98c 	bl	4071d0 <memcpy>
  406eb8:	89a3      	ldrh	r3, [r4, #12]
  406eba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406ebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406ec2:	81a3      	strh	r3, [r4, #12]
  406ec4:	eb0b 000a 	add.w	r0, fp, sl
  406ec8:	eba8 030a 	sub.w	r3, r8, sl
  406ecc:	f8c4 b010 	str.w	fp, [r4, #16]
  406ed0:	f8c4 8014 	str.w	r8, [r4, #20]
  406ed4:	6020      	str	r0, [r4, #0]
  406ed6:	60a3      	str	r3, [r4, #8]
  406ed8:	46b8      	mov	r8, r7
  406eda:	46ba      	mov	sl, r7
  406edc:	46bb      	mov	fp, r7
  406ede:	e721      	b.n	406d24 <__sfvwrite_r+0xa8>
  406ee0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406ee4:	42b9      	cmp	r1, r7
  406ee6:	bf28      	it	cs
  406ee8:	4639      	movcs	r1, r7
  406eea:	464a      	mov	r2, r9
  406eec:	fb91 f1f3 	sdiv	r1, r1, r3
  406ef0:	9800      	ldr	r0, [sp, #0]
  406ef2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406ef4:	fb03 f301 	mul.w	r3, r3, r1
  406ef8:	69e1      	ldr	r1, [r4, #28]
  406efa:	47b0      	blx	r6
  406efc:	f1b0 0a00 	subs.w	sl, r0, #0
  406f00:	f73f af1b 	bgt.w	406d3a <__sfvwrite_r+0xbe>
  406f04:	e738      	b.n	406d78 <__sfvwrite_r+0xfc>
  406f06:	461a      	mov	r2, r3
  406f08:	4629      	mov	r1, r5
  406f0a:	9301      	str	r3, [sp, #4]
  406f0c:	f000 f9fa 	bl	407304 <memmove>
  406f10:	6822      	ldr	r2, [r4, #0]
  406f12:	9b01      	ldr	r3, [sp, #4]
  406f14:	9800      	ldr	r0, [sp, #0]
  406f16:	441a      	add	r2, r3
  406f18:	6022      	str	r2, [r4, #0]
  406f1a:	4621      	mov	r1, r4
  406f1c:	f7ff fc4a 	bl	4067b4 <_fflush_r>
  406f20:	9b01      	ldr	r3, [sp, #4]
  406f22:	2800      	cmp	r0, #0
  406f24:	f47f af28 	bne.w	406d78 <__sfvwrite_r+0xfc>
  406f28:	461f      	mov	r7, r3
  406f2a:	e750      	b.n	406dce <__sfvwrite_r+0x152>
  406f2c:	9800      	ldr	r0, [sp, #0]
  406f2e:	f000 fd47 	bl	4079c0 <_realloc_r>
  406f32:	4683      	mov	fp, r0
  406f34:	2800      	cmp	r0, #0
  406f36:	d1c5      	bne.n	406ec4 <__sfvwrite_r+0x248>
  406f38:	9d00      	ldr	r5, [sp, #0]
  406f3a:	6921      	ldr	r1, [r4, #16]
  406f3c:	4628      	mov	r0, r5
  406f3e:	f7ff fdb7 	bl	406ab0 <_free_r>
  406f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f46:	220c      	movs	r2, #12
  406f48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406f4c:	602a      	str	r2, [r5, #0]
  406f4e:	e715      	b.n	406d7c <__sfvwrite_r+0x100>
  406f50:	f106 0901 	add.w	r9, r6, #1
  406f54:	e722      	b.n	406d9c <__sfvwrite_r+0x120>
  406f56:	f04f 30ff 	mov.w	r0, #4294967295
  406f5a:	e6bf      	b.n	406cdc <__sfvwrite_r+0x60>
  406f5c:	9a00      	ldr	r2, [sp, #0]
  406f5e:	230c      	movs	r3, #12
  406f60:	6013      	str	r3, [r2, #0]
  406f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f66:	e709      	b.n	406d7c <__sfvwrite_r+0x100>
  406f68:	7ffffc00 	.word	0x7ffffc00

00406f6c <_fwalk_reent>:
  406f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406f70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406f74:	d01f      	beq.n	406fb6 <_fwalk_reent+0x4a>
  406f76:	4688      	mov	r8, r1
  406f78:	4606      	mov	r6, r0
  406f7a:	f04f 0900 	mov.w	r9, #0
  406f7e:	687d      	ldr	r5, [r7, #4]
  406f80:	68bc      	ldr	r4, [r7, #8]
  406f82:	3d01      	subs	r5, #1
  406f84:	d411      	bmi.n	406faa <_fwalk_reent+0x3e>
  406f86:	89a3      	ldrh	r3, [r4, #12]
  406f88:	2b01      	cmp	r3, #1
  406f8a:	f105 35ff 	add.w	r5, r5, #4294967295
  406f8e:	d908      	bls.n	406fa2 <_fwalk_reent+0x36>
  406f90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406f94:	3301      	adds	r3, #1
  406f96:	4621      	mov	r1, r4
  406f98:	4630      	mov	r0, r6
  406f9a:	d002      	beq.n	406fa2 <_fwalk_reent+0x36>
  406f9c:	47c0      	blx	r8
  406f9e:	ea49 0900 	orr.w	r9, r9, r0
  406fa2:	1c6b      	adds	r3, r5, #1
  406fa4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406fa8:	d1ed      	bne.n	406f86 <_fwalk_reent+0x1a>
  406faa:	683f      	ldr	r7, [r7, #0]
  406fac:	2f00      	cmp	r7, #0
  406fae:	d1e6      	bne.n	406f7e <_fwalk_reent+0x12>
  406fb0:	4648      	mov	r0, r9
  406fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406fb6:	46b9      	mov	r9, r7
  406fb8:	4648      	mov	r0, r9
  406fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406fbe:	bf00      	nop

00406fc0 <__locale_mb_cur_max>:
  406fc0:	4b04      	ldr	r3, [pc, #16]	; (406fd4 <__locale_mb_cur_max+0x14>)
  406fc2:	4a05      	ldr	r2, [pc, #20]	; (406fd8 <__locale_mb_cur_max+0x18>)
  406fc4:	681b      	ldr	r3, [r3, #0]
  406fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406fc8:	2b00      	cmp	r3, #0
  406fca:	bf08      	it	eq
  406fcc:	4613      	moveq	r3, r2
  406fce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406fd2:	4770      	bx	lr
  406fd4:	20400014 	.word	0x20400014
  406fd8:	20400854 	.word	0x20400854

00406fdc <_localeconv_r>:
  406fdc:	4a04      	ldr	r2, [pc, #16]	; (406ff0 <_localeconv_r+0x14>)
  406fde:	4b05      	ldr	r3, [pc, #20]	; (406ff4 <_localeconv_r+0x18>)
  406fe0:	6812      	ldr	r2, [r2, #0]
  406fe2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406fe4:	2800      	cmp	r0, #0
  406fe6:	bf08      	it	eq
  406fe8:	4618      	moveq	r0, r3
  406fea:	30f0      	adds	r0, #240	; 0xf0
  406fec:	4770      	bx	lr
  406fee:	bf00      	nop
  406ff0:	20400014 	.word	0x20400014
  406ff4:	20400854 	.word	0x20400854

00406ff8 <__retarget_lock_init_recursive>:
  406ff8:	4770      	bx	lr
  406ffa:	bf00      	nop

00406ffc <__retarget_lock_close_recursive>:
  406ffc:	4770      	bx	lr
  406ffe:	bf00      	nop

00407000 <__retarget_lock_acquire_recursive>:
  407000:	4770      	bx	lr
  407002:	bf00      	nop

00407004 <__retarget_lock_release_recursive>:
  407004:	4770      	bx	lr
  407006:	bf00      	nop

00407008 <__swhatbuf_r>:
  407008:	b570      	push	{r4, r5, r6, lr}
  40700a:	460c      	mov	r4, r1
  40700c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407010:	2900      	cmp	r1, #0
  407012:	b090      	sub	sp, #64	; 0x40
  407014:	4615      	mov	r5, r2
  407016:	461e      	mov	r6, r3
  407018:	db14      	blt.n	407044 <__swhatbuf_r+0x3c>
  40701a:	aa01      	add	r2, sp, #4
  40701c:	f001 f8e4 	bl	4081e8 <_fstat_r>
  407020:	2800      	cmp	r0, #0
  407022:	db0f      	blt.n	407044 <__swhatbuf_r+0x3c>
  407024:	9a02      	ldr	r2, [sp, #8]
  407026:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40702a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40702e:	fab2 f282 	clz	r2, r2
  407032:	0952      	lsrs	r2, r2, #5
  407034:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407038:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40703c:	6032      	str	r2, [r6, #0]
  40703e:	602b      	str	r3, [r5, #0]
  407040:	b010      	add	sp, #64	; 0x40
  407042:	bd70      	pop	{r4, r5, r6, pc}
  407044:	89a2      	ldrh	r2, [r4, #12]
  407046:	2300      	movs	r3, #0
  407048:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40704c:	6033      	str	r3, [r6, #0]
  40704e:	d004      	beq.n	40705a <__swhatbuf_r+0x52>
  407050:	2240      	movs	r2, #64	; 0x40
  407052:	4618      	mov	r0, r3
  407054:	602a      	str	r2, [r5, #0]
  407056:	b010      	add	sp, #64	; 0x40
  407058:	bd70      	pop	{r4, r5, r6, pc}
  40705a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40705e:	602b      	str	r3, [r5, #0]
  407060:	b010      	add	sp, #64	; 0x40
  407062:	bd70      	pop	{r4, r5, r6, pc}

00407064 <__smakebuf_r>:
  407064:	898a      	ldrh	r2, [r1, #12]
  407066:	0792      	lsls	r2, r2, #30
  407068:	460b      	mov	r3, r1
  40706a:	d506      	bpl.n	40707a <__smakebuf_r+0x16>
  40706c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407070:	2101      	movs	r1, #1
  407072:	601a      	str	r2, [r3, #0]
  407074:	611a      	str	r2, [r3, #16]
  407076:	6159      	str	r1, [r3, #20]
  407078:	4770      	bx	lr
  40707a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40707c:	b083      	sub	sp, #12
  40707e:	ab01      	add	r3, sp, #4
  407080:	466a      	mov	r2, sp
  407082:	460c      	mov	r4, r1
  407084:	4606      	mov	r6, r0
  407086:	f7ff ffbf 	bl	407008 <__swhatbuf_r>
  40708a:	9900      	ldr	r1, [sp, #0]
  40708c:	4605      	mov	r5, r0
  40708e:	4630      	mov	r0, r6
  407090:	f7fb fcb4 	bl	4029fc <_malloc_r>
  407094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407098:	b1d8      	cbz	r0, 4070d2 <__smakebuf_r+0x6e>
  40709a:	9a01      	ldr	r2, [sp, #4]
  40709c:	4f15      	ldr	r7, [pc, #84]	; (4070f4 <__smakebuf_r+0x90>)
  40709e:	9900      	ldr	r1, [sp, #0]
  4070a0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4070a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4070a6:	81a3      	strh	r3, [r4, #12]
  4070a8:	6020      	str	r0, [r4, #0]
  4070aa:	6120      	str	r0, [r4, #16]
  4070ac:	6161      	str	r1, [r4, #20]
  4070ae:	b91a      	cbnz	r2, 4070b8 <__smakebuf_r+0x54>
  4070b0:	432b      	orrs	r3, r5
  4070b2:	81a3      	strh	r3, [r4, #12]
  4070b4:	b003      	add	sp, #12
  4070b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4070b8:	4630      	mov	r0, r6
  4070ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4070be:	f001 f8a7 	bl	408210 <_isatty_r>
  4070c2:	b1a0      	cbz	r0, 4070ee <__smakebuf_r+0x8a>
  4070c4:	89a3      	ldrh	r3, [r4, #12]
  4070c6:	f023 0303 	bic.w	r3, r3, #3
  4070ca:	f043 0301 	orr.w	r3, r3, #1
  4070ce:	b21b      	sxth	r3, r3
  4070d0:	e7ee      	b.n	4070b0 <__smakebuf_r+0x4c>
  4070d2:	059a      	lsls	r2, r3, #22
  4070d4:	d4ee      	bmi.n	4070b4 <__smakebuf_r+0x50>
  4070d6:	f023 0303 	bic.w	r3, r3, #3
  4070da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4070de:	f043 0302 	orr.w	r3, r3, #2
  4070e2:	2101      	movs	r1, #1
  4070e4:	81a3      	strh	r3, [r4, #12]
  4070e6:	6022      	str	r2, [r4, #0]
  4070e8:	6122      	str	r2, [r4, #16]
  4070ea:	6161      	str	r1, [r4, #20]
  4070ec:	e7e2      	b.n	4070b4 <__smakebuf_r+0x50>
  4070ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4070f2:	e7dd      	b.n	4070b0 <__smakebuf_r+0x4c>
  4070f4:	00406809 	.word	0x00406809

004070f8 <__ascii_mbtowc>:
  4070f8:	b082      	sub	sp, #8
  4070fa:	b149      	cbz	r1, 407110 <__ascii_mbtowc+0x18>
  4070fc:	b15a      	cbz	r2, 407116 <__ascii_mbtowc+0x1e>
  4070fe:	b16b      	cbz	r3, 40711c <__ascii_mbtowc+0x24>
  407100:	7813      	ldrb	r3, [r2, #0]
  407102:	600b      	str	r3, [r1, #0]
  407104:	7812      	ldrb	r2, [r2, #0]
  407106:	1c10      	adds	r0, r2, #0
  407108:	bf18      	it	ne
  40710a:	2001      	movne	r0, #1
  40710c:	b002      	add	sp, #8
  40710e:	4770      	bx	lr
  407110:	a901      	add	r1, sp, #4
  407112:	2a00      	cmp	r2, #0
  407114:	d1f3      	bne.n	4070fe <__ascii_mbtowc+0x6>
  407116:	4610      	mov	r0, r2
  407118:	b002      	add	sp, #8
  40711a:	4770      	bx	lr
  40711c:	f06f 0001 	mvn.w	r0, #1
  407120:	e7f4      	b.n	40710c <__ascii_mbtowc+0x14>
  407122:	bf00      	nop
	...

00407130 <memchr>:
  407130:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407134:	2a10      	cmp	r2, #16
  407136:	db2b      	blt.n	407190 <memchr+0x60>
  407138:	f010 0f07 	tst.w	r0, #7
  40713c:	d008      	beq.n	407150 <memchr+0x20>
  40713e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407142:	3a01      	subs	r2, #1
  407144:	428b      	cmp	r3, r1
  407146:	d02d      	beq.n	4071a4 <memchr+0x74>
  407148:	f010 0f07 	tst.w	r0, #7
  40714c:	b342      	cbz	r2, 4071a0 <memchr+0x70>
  40714e:	d1f6      	bne.n	40713e <memchr+0xe>
  407150:	b4f0      	push	{r4, r5, r6, r7}
  407152:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407156:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40715a:	f022 0407 	bic.w	r4, r2, #7
  40715e:	f07f 0700 	mvns.w	r7, #0
  407162:	2300      	movs	r3, #0
  407164:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407168:	3c08      	subs	r4, #8
  40716a:	ea85 0501 	eor.w	r5, r5, r1
  40716e:	ea86 0601 	eor.w	r6, r6, r1
  407172:	fa85 f547 	uadd8	r5, r5, r7
  407176:	faa3 f587 	sel	r5, r3, r7
  40717a:	fa86 f647 	uadd8	r6, r6, r7
  40717e:	faa5 f687 	sel	r6, r5, r7
  407182:	b98e      	cbnz	r6, 4071a8 <memchr+0x78>
  407184:	d1ee      	bne.n	407164 <memchr+0x34>
  407186:	bcf0      	pop	{r4, r5, r6, r7}
  407188:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40718c:	f002 0207 	and.w	r2, r2, #7
  407190:	b132      	cbz	r2, 4071a0 <memchr+0x70>
  407192:	f810 3b01 	ldrb.w	r3, [r0], #1
  407196:	3a01      	subs	r2, #1
  407198:	ea83 0301 	eor.w	r3, r3, r1
  40719c:	b113      	cbz	r3, 4071a4 <memchr+0x74>
  40719e:	d1f8      	bne.n	407192 <memchr+0x62>
  4071a0:	2000      	movs	r0, #0
  4071a2:	4770      	bx	lr
  4071a4:	3801      	subs	r0, #1
  4071a6:	4770      	bx	lr
  4071a8:	2d00      	cmp	r5, #0
  4071aa:	bf06      	itte	eq
  4071ac:	4635      	moveq	r5, r6
  4071ae:	3803      	subeq	r0, #3
  4071b0:	3807      	subne	r0, #7
  4071b2:	f015 0f01 	tst.w	r5, #1
  4071b6:	d107      	bne.n	4071c8 <memchr+0x98>
  4071b8:	3001      	adds	r0, #1
  4071ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4071be:	bf02      	ittt	eq
  4071c0:	3001      	addeq	r0, #1
  4071c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4071c6:	3001      	addeq	r0, #1
  4071c8:	bcf0      	pop	{r4, r5, r6, r7}
  4071ca:	3801      	subs	r0, #1
  4071cc:	4770      	bx	lr
  4071ce:	bf00      	nop

004071d0 <memcpy>:
  4071d0:	4684      	mov	ip, r0
  4071d2:	ea41 0300 	orr.w	r3, r1, r0
  4071d6:	f013 0303 	ands.w	r3, r3, #3
  4071da:	d16d      	bne.n	4072b8 <memcpy+0xe8>
  4071dc:	3a40      	subs	r2, #64	; 0x40
  4071de:	d341      	bcc.n	407264 <memcpy+0x94>
  4071e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071e4:	f840 3b04 	str.w	r3, [r0], #4
  4071e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071ec:	f840 3b04 	str.w	r3, [r0], #4
  4071f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071f4:	f840 3b04 	str.w	r3, [r0], #4
  4071f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071fc:	f840 3b04 	str.w	r3, [r0], #4
  407200:	f851 3b04 	ldr.w	r3, [r1], #4
  407204:	f840 3b04 	str.w	r3, [r0], #4
  407208:	f851 3b04 	ldr.w	r3, [r1], #4
  40720c:	f840 3b04 	str.w	r3, [r0], #4
  407210:	f851 3b04 	ldr.w	r3, [r1], #4
  407214:	f840 3b04 	str.w	r3, [r0], #4
  407218:	f851 3b04 	ldr.w	r3, [r1], #4
  40721c:	f840 3b04 	str.w	r3, [r0], #4
  407220:	f851 3b04 	ldr.w	r3, [r1], #4
  407224:	f840 3b04 	str.w	r3, [r0], #4
  407228:	f851 3b04 	ldr.w	r3, [r1], #4
  40722c:	f840 3b04 	str.w	r3, [r0], #4
  407230:	f851 3b04 	ldr.w	r3, [r1], #4
  407234:	f840 3b04 	str.w	r3, [r0], #4
  407238:	f851 3b04 	ldr.w	r3, [r1], #4
  40723c:	f840 3b04 	str.w	r3, [r0], #4
  407240:	f851 3b04 	ldr.w	r3, [r1], #4
  407244:	f840 3b04 	str.w	r3, [r0], #4
  407248:	f851 3b04 	ldr.w	r3, [r1], #4
  40724c:	f840 3b04 	str.w	r3, [r0], #4
  407250:	f851 3b04 	ldr.w	r3, [r1], #4
  407254:	f840 3b04 	str.w	r3, [r0], #4
  407258:	f851 3b04 	ldr.w	r3, [r1], #4
  40725c:	f840 3b04 	str.w	r3, [r0], #4
  407260:	3a40      	subs	r2, #64	; 0x40
  407262:	d2bd      	bcs.n	4071e0 <memcpy+0x10>
  407264:	3230      	adds	r2, #48	; 0x30
  407266:	d311      	bcc.n	40728c <memcpy+0xbc>
  407268:	f851 3b04 	ldr.w	r3, [r1], #4
  40726c:	f840 3b04 	str.w	r3, [r0], #4
  407270:	f851 3b04 	ldr.w	r3, [r1], #4
  407274:	f840 3b04 	str.w	r3, [r0], #4
  407278:	f851 3b04 	ldr.w	r3, [r1], #4
  40727c:	f840 3b04 	str.w	r3, [r0], #4
  407280:	f851 3b04 	ldr.w	r3, [r1], #4
  407284:	f840 3b04 	str.w	r3, [r0], #4
  407288:	3a10      	subs	r2, #16
  40728a:	d2ed      	bcs.n	407268 <memcpy+0x98>
  40728c:	320c      	adds	r2, #12
  40728e:	d305      	bcc.n	40729c <memcpy+0xcc>
  407290:	f851 3b04 	ldr.w	r3, [r1], #4
  407294:	f840 3b04 	str.w	r3, [r0], #4
  407298:	3a04      	subs	r2, #4
  40729a:	d2f9      	bcs.n	407290 <memcpy+0xc0>
  40729c:	3204      	adds	r2, #4
  40729e:	d008      	beq.n	4072b2 <memcpy+0xe2>
  4072a0:	07d2      	lsls	r2, r2, #31
  4072a2:	bf1c      	itt	ne
  4072a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4072a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4072ac:	d301      	bcc.n	4072b2 <memcpy+0xe2>
  4072ae:	880b      	ldrh	r3, [r1, #0]
  4072b0:	8003      	strh	r3, [r0, #0]
  4072b2:	4660      	mov	r0, ip
  4072b4:	4770      	bx	lr
  4072b6:	bf00      	nop
  4072b8:	2a08      	cmp	r2, #8
  4072ba:	d313      	bcc.n	4072e4 <memcpy+0x114>
  4072bc:	078b      	lsls	r3, r1, #30
  4072be:	d08d      	beq.n	4071dc <memcpy+0xc>
  4072c0:	f010 0303 	ands.w	r3, r0, #3
  4072c4:	d08a      	beq.n	4071dc <memcpy+0xc>
  4072c6:	f1c3 0304 	rsb	r3, r3, #4
  4072ca:	1ad2      	subs	r2, r2, r3
  4072cc:	07db      	lsls	r3, r3, #31
  4072ce:	bf1c      	itt	ne
  4072d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4072d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4072d8:	d380      	bcc.n	4071dc <memcpy+0xc>
  4072da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4072de:	f820 3b02 	strh.w	r3, [r0], #2
  4072e2:	e77b      	b.n	4071dc <memcpy+0xc>
  4072e4:	3a04      	subs	r2, #4
  4072e6:	d3d9      	bcc.n	40729c <memcpy+0xcc>
  4072e8:	3a01      	subs	r2, #1
  4072ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4072ee:	f800 3b01 	strb.w	r3, [r0], #1
  4072f2:	d2f9      	bcs.n	4072e8 <memcpy+0x118>
  4072f4:	780b      	ldrb	r3, [r1, #0]
  4072f6:	7003      	strb	r3, [r0, #0]
  4072f8:	784b      	ldrb	r3, [r1, #1]
  4072fa:	7043      	strb	r3, [r0, #1]
  4072fc:	788b      	ldrb	r3, [r1, #2]
  4072fe:	7083      	strb	r3, [r0, #2]
  407300:	4660      	mov	r0, ip
  407302:	4770      	bx	lr

00407304 <memmove>:
  407304:	4288      	cmp	r0, r1
  407306:	b5f0      	push	{r4, r5, r6, r7, lr}
  407308:	d90d      	bls.n	407326 <memmove+0x22>
  40730a:	188b      	adds	r3, r1, r2
  40730c:	4298      	cmp	r0, r3
  40730e:	d20a      	bcs.n	407326 <memmove+0x22>
  407310:	1884      	adds	r4, r0, r2
  407312:	2a00      	cmp	r2, #0
  407314:	d051      	beq.n	4073ba <memmove+0xb6>
  407316:	4622      	mov	r2, r4
  407318:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40731c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407320:	4299      	cmp	r1, r3
  407322:	d1f9      	bne.n	407318 <memmove+0x14>
  407324:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407326:	2a0f      	cmp	r2, #15
  407328:	d948      	bls.n	4073bc <memmove+0xb8>
  40732a:	ea41 0300 	orr.w	r3, r1, r0
  40732e:	079b      	lsls	r3, r3, #30
  407330:	d146      	bne.n	4073c0 <memmove+0xbc>
  407332:	f100 0410 	add.w	r4, r0, #16
  407336:	f101 0310 	add.w	r3, r1, #16
  40733a:	4615      	mov	r5, r2
  40733c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407340:	f844 6c10 	str.w	r6, [r4, #-16]
  407344:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407348:	f844 6c0c 	str.w	r6, [r4, #-12]
  40734c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407350:	f844 6c08 	str.w	r6, [r4, #-8]
  407354:	3d10      	subs	r5, #16
  407356:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40735a:	f844 6c04 	str.w	r6, [r4, #-4]
  40735e:	2d0f      	cmp	r5, #15
  407360:	f103 0310 	add.w	r3, r3, #16
  407364:	f104 0410 	add.w	r4, r4, #16
  407368:	d8e8      	bhi.n	40733c <memmove+0x38>
  40736a:	f1a2 0310 	sub.w	r3, r2, #16
  40736e:	f023 030f 	bic.w	r3, r3, #15
  407372:	f002 0e0f 	and.w	lr, r2, #15
  407376:	3310      	adds	r3, #16
  407378:	f1be 0f03 	cmp.w	lr, #3
  40737c:	4419      	add	r1, r3
  40737e:	4403      	add	r3, r0
  407380:	d921      	bls.n	4073c6 <memmove+0xc2>
  407382:	1f1e      	subs	r6, r3, #4
  407384:	460d      	mov	r5, r1
  407386:	4674      	mov	r4, lr
  407388:	3c04      	subs	r4, #4
  40738a:	f855 7b04 	ldr.w	r7, [r5], #4
  40738e:	f846 7f04 	str.w	r7, [r6, #4]!
  407392:	2c03      	cmp	r4, #3
  407394:	d8f8      	bhi.n	407388 <memmove+0x84>
  407396:	f1ae 0404 	sub.w	r4, lr, #4
  40739a:	f024 0403 	bic.w	r4, r4, #3
  40739e:	3404      	adds	r4, #4
  4073a0:	4421      	add	r1, r4
  4073a2:	4423      	add	r3, r4
  4073a4:	f002 0203 	and.w	r2, r2, #3
  4073a8:	b162      	cbz	r2, 4073c4 <memmove+0xc0>
  4073aa:	3b01      	subs	r3, #1
  4073ac:	440a      	add	r2, r1
  4073ae:	f811 4b01 	ldrb.w	r4, [r1], #1
  4073b2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4073b6:	428a      	cmp	r2, r1
  4073b8:	d1f9      	bne.n	4073ae <memmove+0xaa>
  4073ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4073bc:	4603      	mov	r3, r0
  4073be:	e7f3      	b.n	4073a8 <memmove+0xa4>
  4073c0:	4603      	mov	r3, r0
  4073c2:	e7f2      	b.n	4073aa <memmove+0xa6>
  4073c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4073c6:	4672      	mov	r2, lr
  4073c8:	e7ee      	b.n	4073a8 <memmove+0xa4>
  4073ca:	bf00      	nop

004073cc <_Balloc>:
  4073cc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4073ce:	b570      	push	{r4, r5, r6, lr}
  4073d0:	4605      	mov	r5, r0
  4073d2:	460c      	mov	r4, r1
  4073d4:	b14b      	cbz	r3, 4073ea <_Balloc+0x1e>
  4073d6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4073da:	b180      	cbz	r0, 4073fe <_Balloc+0x32>
  4073dc:	6802      	ldr	r2, [r0, #0]
  4073de:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4073e2:	2300      	movs	r3, #0
  4073e4:	6103      	str	r3, [r0, #16]
  4073e6:	60c3      	str	r3, [r0, #12]
  4073e8:	bd70      	pop	{r4, r5, r6, pc}
  4073ea:	2221      	movs	r2, #33	; 0x21
  4073ec:	2104      	movs	r1, #4
  4073ee:	f000 fe57 	bl	4080a0 <_calloc_r>
  4073f2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4073f4:	4603      	mov	r3, r0
  4073f6:	2800      	cmp	r0, #0
  4073f8:	d1ed      	bne.n	4073d6 <_Balloc+0xa>
  4073fa:	2000      	movs	r0, #0
  4073fc:	bd70      	pop	{r4, r5, r6, pc}
  4073fe:	2101      	movs	r1, #1
  407400:	fa01 f604 	lsl.w	r6, r1, r4
  407404:	1d72      	adds	r2, r6, #5
  407406:	4628      	mov	r0, r5
  407408:	0092      	lsls	r2, r2, #2
  40740a:	f000 fe49 	bl	4080a0 <_calloc_r>
  40740e:	2800      	cmp	r0, #0
  407410:	d0f3      	beq.n	4073fa <_Balloc+0x2e>
  407412:	6044      	str	r4, [r0, #4]
  407414:	6086      	str	r6, [r0, #8]
  407416:	e7e4      	b.n	4073e2 <_Balloc+0x16>

00407418 <_Bfree>:
  407418:	b131      	cbz	r1, 407428 <_Bfree+0x10>
  40741a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40741c:	684a      	ldr	r2, [r1, #4]
  40741e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407422:	6008      	str	r0, [r1, #0]
  407424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407428:	4770      	bx	lr
  40742a:	bf00      	nop

0040742c <__multadd>:
  40742c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40742e:	690c      	ldr	r4, [r1, #16]
  407430:	b083      	sub	sp, #12
  407432:	460d      	mov	r5, r1
  407434:	4606      	mov	r6, r0
  407436:	f101 0e14 	add.w	lr, r1, #20
  40743a:	2700      	movs	r7, #0
  40743c:	f8de 0000 	ldr.w	r0, [lr]
  407440:	b281      	uxth	r1, r0
  407442:	fb02 3301 	mla	r3, r2, r1, r3
  407446:	0c01      	lsrs	r1, r0, #16
  407448:	0c18      	lsrs	r0, r3, #16
  40744a:	fb02 0101 	mla	r1, r2, r1, r0
  40744e:	b29b      	uxth	r3, r3
  407450:	3701      	adds	r7, #1
  407452:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407456:	42bc      	cmp	r4, r7
  407458:	f84e 3b04 	str.w	r3, [lr], #4
  40745c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407460:	dcec      	bgt.n	40743c <__multadd+0x10>
  407462:	b13b      	cbz	r3, 407474 <__multadd+0x48>
  407464:	68aa      	ldr	r2, [r5, #8]
  407466:	4294      	cmp	r4, r2
  407468:	da07      	bge.n	40747a <__multadd+0x4e>
  40746a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40746e:	3401      	adds	r4, #1
  407470:	6153      	str	r3, [r2, #20]
  407472:	612c      	str	r4, [r5, #16]
  407474:	4628      	mov	r0, r5
  407476:	b003      	add	sp, #12
  407478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40747a:	6869      	ldr	r1, [r5, #4]
  40747c:	9301      	str	r3, [sp, #4]
  40747e:	3101      	adds	r1, #1
  407480:	4630      	mov	r0, r6
  407482:	f7ff ffa3 	bl	4073cc <_Balloc>
  407486:	692a      	ldr	r2, [r5, #16]
  407488:	3202      	adds	r2, #2
  40748a:	f105 010c 	add.w	r1, r5, #12
  40748e:	4607      	mov	r7, r0
  407490:	0092      	lsls	r2, r2, #2
  407492:	300c      	adds	r0, #12
  407494:	f7ff fe9c 	bl	4071d0 <memcpy>
  407498:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40749a:	6869      	ldr	r1, [r5, #4]
  40749c:	9b01      	ldr	r3, [sp, #4]
  40749e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4074a2:	6028      	str	r0, [r5, #0]
  4074a4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4074a8:	463d      	mov	r5, r7
  4074aa:	e7de      	b.n	40746a <__multadd+0x3e>

004074ac <__hi0bits>:
  4074ac:	0c02      	lsrs	r2, r0, #16
  4074ae:	0412      	lsls	r2, r2, #16
  4074b0:	4603      	mov	r3, r0
  4074b2:	b9b2      	cbnz	r2, 4074e2 <__hi0bits+0x36>
  4074b4:	0403      	lsls	r3, r0, #16
  4074b6:	2010      	movs	r0, #16
  4074b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4074bc:	bf04      	itt	eq
  4074be:	021b      	lsleq	r3, r3, #8
  4074c0:	3008      	addeq	r0, #8
  4074c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4074c6:	bf04      	itt	eq
  4074c8:	011b      	lsleq	r3, r3, #4
  4074ca:	3004      	addeq	r0, #4
  4074cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4074d0:	bf04      	itt	eq
  4074d2:	009b      	lsleq	r3, r3, #2
  4074d4:	3002      	addeq	r0, #2
  4074d6:	2b00      	cmp	r3, #0
  4074d8:	db02      	blt.n	4074e0 <__hi0bits+0x34>
  4074da:	005b      	lsls	r3, r3, #1
  4074dc:	d403      	bmi.n	4074e6 <__hi0bits+0x3a>
  4074de:	2020      	movs	r0, #32
  4074e0:	4770      	bx	lr
  4074e2:	2000      	movs	r0, #0
  4074e4:	e7e8      	b.n	4074b8 <__hi0bits+0xc>
  4074e6:	3001      	adds	r0, #1
  4074e8:	4770      	bx	lr
  4074ea:	bf00      	nop

004074ec <__lo0bits>:
  4074ec:	6803      	ldr	r3, [r0, #0]
  4074ee:	f013 0207 	ands.w	r2, r3, #7
  4074f2:	4601      	mov	r1, r0
  4074f4:	d007      	beq.n	407506 <__lo0bits+0x1a>
  4074f6:	07da      	lsls	r2, r3, #31
  4074f8:	d421      	bmi.n	40753e <__lo0bits+0x52>
  4074fa:	0798      	lsls	r0, r3, #30
  4074fc:	d421      	bmi.n	407542 <__lo0bits+0x56>
  4074fe:	089b      	lsrs	r3, r3, #2
  407500:	600b      	str	r3, [r1, #0]
  407502:	2002      	movs	r0, #2
  407504:	4770      	bx	lr
  407506:	b298      	uxth	r0, r3
  407508:	b198      	cbz	r0, 407532 <__lo0bits+0x46>
  40750a:	4610      	mov	r0, r2
  40750c:	f013 0fff 	tst.w	r3, #255	; 0xff
  407510:	bf04      	itt	eq
  407512:	0a1b      	lsreq	r3, r3, #8
  407514:	3008      	addeq	r0, #8
  407516:	071a      	lsls	r2, r3, #28
  407518:	bf04      	itt	eq
  40751a:	091b      	lsreq	r3, r3, #4
  40751c:	3004      	addeq	r0, #4
  40751e:	079a      	lsls	r2, r3, #30
  407520:	bf04      	itt	eq
  407522:	089b      	lsreq	r3, r3, #2
  407524:	3002      	addeq	r0, #2
  407526:	07da      	lsls	r2, r3, #31
  407528:	d407      	bmi.n	40753a <__lo0bits+0x4e>
  40752a:	085b      	lsrs	r3, r3, #1
  40752c:	d104      	bne.n	407538 <__lo0bits+0x4c>
  40752e:	2020      	movs	r0, #32
  407530:	4770      	bx	lr
  407532:	0c1b      	lsrs	r3, r3, #16
  407534:	2010      	movs	r0, #16
  407536:	e7e9      	b.n	40750c <__lo0bits+0x20>
  407538:	3001      	adds	r0, #1
  40753a:	600b      	str	r3, [r1, #0]
  40753c:	4770      	bx	lr
  40753e:	2000      	movs	r0, #0
  407540:	4770      	bx	lr
  407542:	085b      	lsrs	r3, r3, #1
  407544:	600b      	str	r3, [r1, #0]
  407546:	2001      	movs	r0, #1
  407548:	4770      	bx	lr
  40754a:	bf00      	nop

0040754c <__i2b>:
  40754c:	b510      	push	{r4, lr}
  40754e:	460c      	mov	r4, r1
  407550:	2101      	movs	r1, #1
  407552:	f7ff ff3b 	bl	4073cc <_Balloc>
  407556:	2201      	movs	r2, #1
  407558:	6144      	str	r4, [r0, #20]
  40755a:	6102      	str	r2, [r0, #16]
  40755c:	bd10      	pop	{r4, pc}
  40755e:	bf00      	nop

00407560 <__multiply>:
  407560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407564:	690c      	ldr	r4, [r1, #16]
  407566:	6915      	ldr	r5, [r2, #16]
  407568:	42ac      	cmp	r4, r5
  40756a:	b083      	sub	sp, #12
  40756c:	468b      	mov	fp, r1
  40756e:	4616      	mov	r6, r2
  407570:	da04      	bge.n	40757c <__multiply+0x1c>
  407572:	4622      	mov	r2, r4
  407574:	46b3      	mov	fp, r6
  407576:	462c      	mov	r4, r5
  407578:	460e      	mov	r6, r1
  40757a:	4615      	mov	r5, r2
  40757c:	f8db 3008 	ldr.w	r3, [fp, #8]
  407580:	f8db 1004 	ldr.w	r1, [fp, #4]
  407584:	eb04 0805 	add.w	r8, r4, r5
  407588:	4598      	cmp	r8, r3
  40758a:	bfc8      	it	gt
  40758c:	3101      	addgt	r1, #1
  40758e:	f7ff ff1d 	bl	4073cc <_Balloc>
  407592:	f100 0914 	add.w	r9, r0, #20
  407596:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40759a:	45d1      	cmp	r9, sl
  40759c:	9000      	str	r0, [sp, #0]
  40759e:	d205      	bcs.n	4075ac <__multiply+0x4c>
  4075a0:	464b      	mov	r3, r9
  4075a2:	2100      	movs	r1, #0
  4075a4:	f843 1b04 	str.w	r1, [r3], #4
  4075a8:	459a      	cmp	sl, r3
  4075aa:	d8fb      	bhi.n	4075a4 <__multiply+0x44>
  4075ac:	f106 0c14 	add.w	ip, r6, #20
  4075b0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4075b4:	f10b 0b14 	add.w	fp, fp, #20
  4075b8:	459c      	cmp	ip, r3
  4075ba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4075be:	d24c      	bcs.n	40765a <__multiply+0xfa>
  4075c0:	f8cd a004 	str.w	sl, [sp, #4]
  4075c4:	469a      	mov	sl, r3
  4075c6:	f8dc 5000 	ldr.w	r5, [ip]
  4075ca:	b2af      	uxth	r7, r5
  4075cc:	b1ef      	cbz	r7, 40760a <__multiply+0xaa>
  4075ce:	2100      	movs	r1, #0
  4075d0:	464d      	mov	r5, r9
  4075d2:	465e      	mov	r6, fp
  4075d4:	460c      	mov	r4, r1
  4075d6:	f856 2b04 	ldr.w	r2, [r6], #4
  4075da:	6828      	ldr	r0, [r5, #0]
  4075dc:	b293      	uxth	r3, r2
  4075de:	b281      	uxth	r1, r0
  4075e0:	fb07 1303 	mla	r3, r7, r3, r1
  4075e4:	0c12      	lsrs	r2, r2, #16
  4075e6:	0c01      	lsrs	r1, r0, #16
  4075e8:	4423      	add	r3, r4
  4075ea:	fb07 1102 	mla	r1, r7, r2, r1
  4075ee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4075f2:	b29b      	uxth	r3, r3
  4075f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4075f8:	45b6      	cmp	lr, r6
  4075fa:	f845 3b04 	str.w	r3, [r5], #4
  4075fe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407602:	d8e8      	bhi.n	4075d6 <__multiply+0x76>
  407604:	602c      	str	r4, [r5, #0]
  407606:	f8dc 5000 	ldr.w	r5, [ip]
  40760a:	0c2d      	lsrs	r5, r5, #16
  40760c:	d01d      	beq.n	40764a <__multiply+0xea>
  40760e:	f8d9 3000 	ldr.w	r3, [r9]
  407612:	4648      	mov	r0, r9
  407614:	461c      	mov	r4, r3
  407616:	4659      	mov	r1, fp
  407618:	2200      	movs	r2, #0
  40761a:	880e      	ldrh	r6, [r1, #0]
  40761c:	0c24      	lsrs	r4, r4, #16
  40761e:	fb05 4406 	mla	r4, r5, r6, r4
  407622:	4422      	add	r2, r4
  407624:	b29b      	uxth	r3, r3
  407626:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40762a:	f840 3b04 	str.w	r3, [r0], #4
  40762e:	f851 3b04 	ldr.w	r3, [r1], #4
  407632:	6804      	ldr	r4, [r0, #0]
  407634:	0c1b      	lsrs	r3, r3, #16
  407636:	b2a6      	uxth	r6, r4
  407638:	fb05 6303 	mla	r3, r5, r3, r6
  40763c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407640:	458e      	cmp	lr, r1
  407642:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407646:	d8e8      	bhi.n	40761a <__multiply+0xba>
  407648:	6003      	str	r3, [r0, #0]
  40764a:	f10c 0c04 	add.w	ip, ip, #4
  40764e:	45e2      	cmp	sl, ip
  407650:	f109 0904 	add.w	r9, r9, #4
  407654:	d8b7      	bhi.n	4075c6 <__multiply+0x66>
  407656:	f8dd a004 	ldr.w	sl, [sp, #4]
  40765a:	f1b8 0f00 	cmp.w	r8, #0
  40765e:	dd0b      	ble.n	407678 <__multiply+0x118>
  407660:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407664:	f1aa 0a04 	sub.w	sl, sl, #4
  407668:	b11b      	cbz	r3, 407672 <__multiply+0x112>
  40766a:	e005      	b.n	407678 <__multiply+0x118>
  40766c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407670:	b913      	cbnz	r3, 407678 <__multiply+0x118>
  407672:	f1b8 0801 	subs.w	r8, r8, #1
  407676:	d1f9      	bne.n	40766c <__multiply+0x10c>
  407678:	9800      	ldr	r0, [sp, #0]
  40767a:	f8c0 8010 	str.w	r8, [r0, #16]
  40767e:	b003      	add	sp, #12
  407680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407684 <__pow5mult>:
  407684:	f012 0303 	ands.w	r3, r2, #3
  407688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40768c:	4614      	mov	r4, r2
  40768e:	4607      	mov	r7, r0
  407690:	d12e      	bne.n	4076f0 <__pow5mult+0x6c>
  407692:	460d      	mov	r5, r1
  407694:	10a4      	asrs	r4, r4, #2
  407696:	d01c      	beq.n	4076d2 <__pow5mult+0x4e>
  407698:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40769a:	b396      	cbz	r6, 407702 <__pow5mult+0x7e>
  40769c:	07e3      	lsls	r3, r4, #31
  40769e:	f04f 0800 	mov.w	r8, #0
  4076a2:	d406      	bmi.n	4076b2 <__pow5mult+0x2e>
  4076a4:	1064      	asrs	r4, r4, #1
  4076a6:	d014      	beq.n	4076d2 <__pow5mult+0x4e>
  4076a8:	6830      	ldr	r0, [r6, #0]
  4076aa:	b1a8      	cbz	r0, 4076d8 <__pow5mult+0x54>
  4076ac:	4606      	mov	r6, r0
  4076ae:	07e3      	lsls	r3, r4, #31
  4076b0:	d5f8      	bpl.n	4076a4 <__pow5mult+0x20>
  4076b2:	4632      	mov	r2, r6
  4076b4:	4629      	mov	r1, r5
  4076b6:	4638      	mov	r0, r7
  4076b8:	f7ff ff52 	bl	407560 <__multiply>
  4076bc:	b1b5      	cbz	r5, 4076ec <__pow5mult+0x68>
  4076be:	686a      	ldr	r2, [r5, #4]
  4076c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4076c2:	1064      	asrs	r4, r4, #1
  4076c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4076c8:	6029      	str	r1, [r5, #0]
  4076ca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4076ce:	4605      	mov	r5, r0
  4076d0:	d1ea      	bne.n	4076a8 <__pow5mult+0x24>
  4076d2:	4628      	mov	r0, r5
  4076d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4076d8:	4632      	mov	r2, r6
  4076da:	4631      	mov	r1, r6
  4076dc:	4638      	mov	r0, r7
  4076de:	f7ff ff3f 	bl	407560 <__multiply>
  4076e2:	6030      	str	r0, [r6, #0]
  4076e4:	f8c0 8000 	str.w	r8, [r0]
  4076e8:	4606      	mov	r6, r0
  4076ea:	e7e0      	b.n	4076ae <__pow5mult+0x2a>
  4076ec:	4605      	mov	r5, r0
  4076ee:	e7d9      	b.n	4076a4 <__pow5mult+0x20>
  4076f0:	1e5a      	subs	r2, r3, #1
  4076f2:	4d0b      	ldr	r5, [pc, #44]	; (407720 <__pow5mult+0x9c>)
  4076f4:	2300      	movs	r3, #0
  4076f6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4076fa:	f7ff fe97 	bl	40742c <__multadd>
  4076fe:	4605      	mov	r5, r0
  407700:	e7c8      	b.n	407694 <__pow5mult+0x10>
  407702:	2101      	movs	r1, #1
  407704:	4638      	mov	r0, r7
  407706:	f7ff fe61 	bl	4073cc <_Balloc>
  40770a:	f240 2171 	movw	r1, #625	; 0x271
  40770e:	2201      	movs	r2, #1
  407710:	2300      	movs	r3, #0
  407712:	6141      	str	r1, [r0, #20]
  407714:	6102      	str	r2, [r0, #16]
  407716:	4606      	mov	r6, r0
  407718:	64b8      	str	r0, [r7, #72]	; 0x48
  40771a:	6003      	str	r3, [r0, #0]
  40771c:	e7be      	b.n	40769c <__pow5mult+0x18>
  40771e:	bf00      	nop
  407720:	004098c0 	.word	0x004098c0

00407724 <__lshift>:
  407724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407728:	4691      	mov	r9, r2
  40772a:	690a      	ldr	r2, [r1, #16]
  40772c:	688b      	ldr	r3, [r1, #8]
  40772e:	ea4f 1469 	mov.w	r4, r9, asr #5
  407732:	eb04 0802 	add.w	r8, r4, r2
  407736:	f108 0501 	add.w	r5, r8, #1
  40773a:	429d      	cmp	r5, r3
  40773c:	460e      	mov	r6, r1
  40773e:	4607      	mov	r7, r0
  407740:	6849      	ldr	r1, [r1, #4]
  407742:	dd04      	ble.n	40774e <__lshift+0x2a>
  407744:	005b      	lsls	r3, r3, #1
  407746:	429d      	cmp	r5, r3
  407748:	f101 0101 	add.w	r1, r1, #1
  40774c:	dcfa      	bgt.n	407744 <__lshift+0x20>
  40774e:	4638      	mov	r0, r7
  407750:	f7ff fe3c 	bl	4073cc <_Balloc>
  407754:	2c00      	cmp	r4, #0
  407756:	f100 0314 	add.w	r3, r0, #20
  40775a:	dd06      	ble.n	40776a <__lshift+0x46>
  40775c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407760:	2100      	movs	r1, #0
  407762:	f843 1b04 	str.w	r1, [r3], #4
  407766:	429a      	cmp	r2, r3
  407768:	d1fb      	bne.n	407762 <__lshift+0x3e>
  40776a:	6934      	ldr	r4, [r6, #16]
  40776c:	f106 0114 	add.w	r1, r6, #20
  407770:	f019 091f 	ands.w	r9, r9, #31
  407774:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407778:	d01d      	beq.n	4077b6 <__lshift+0x92>
  40777a:	f1c9 0c20 	rsb	ip, r9, #32
  40777e:	2200      	movs	r2, #0
  407780:	680c      	ldr	r4, [r1, #0]
  407782:	fa04 f409 	lsl.w	r4, r4, r9
  407786:	4314      	orrs	r4, r2
  407788:	f843 4b04 	str.w	r4, [r3], #4
  40778c:	f851 2b04 	ldr.w	r2, [r1], #4
  407790:	458e      	cmp	lr, r1
  407792:	fa22 f20c 	lsr.w	r2, r2, ip
  407796:	d8f3      	bhi.n	407780 <__lshift+0x5c>
  407798:	601a      	str	r2, [r3, #0]
  40779a:	b10a      	cbz	r2, 4077a0 <__lshift+0x7c>
  40779c:	f108 0502 	add.w	r5, r8, #2
  4077a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4077a2:	6872      	ldr	r2, [r6, #4]
  4077a4:	3d01      	subs	r5, #1
  4077a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4077aa:	6105      	str	r5, [r0, #16]
  4077ac:	6031      	str	r1, [r6, #0]
  4077ae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4077b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4077b6:	3b04      	subs	r3, #4
  4077b8:	f851 2b04 	ldr.w	r2, [r1], #4
  4077bc:	f843 2f04 	str.w	r2, [r3, #4]!
  4077c0:	458e      	cmp	lr, r1
  4077c2:	d8f9      	bhi.n	4077b8 <__lshift+0x94>
  4077c4:	e7ec      	b.n	4077a0 <__lshift+0x7c>
  4077c6:	bf00      	nop

004077c8 <__mcmp>:
  4077c8:	b430      	push	{r4, r5}
  4077ca:	690b      	ldr	r3, [r1, #16]
  4077cc:	4605      	mov	r5, r0
  4077ce:	6900      	ldr	r0, [r0, #16]
  4077d0:	1ac0      	subs	r0, r0, r3
  4077d2:	d10f      	bne.n	4077f4 <__mcmp+0x2c>
  4077d4:	009b      	lsls	r3, r3, #2
  4077d6:	3514      	adds	r5, #20
  4077d8:	3114      	adds	r1, #20
  4077da:	4419      	add	r1, r3
  4077dc:	442b      	add	r3, r5
  4077de:	e001      	b.n	4077e4 <__mcmp+0x1c>
  4077e0:	429d      	cmp	r5, r3
  4077e2:	d207      	bcs.n	4077f4 <__mcmp+0x2c>
  4077e4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4077e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4077ec:	4294      	cmp	r4, r2
  4077ee:	d0f7      	beq.n	4077e0 <__mcmp+0x18>
  4077f0:	d302      	bcc.n	4077f8 <__mcmp+0x30>
  4077f2:	2001      	movs	r0, #1
  4077f4:	bc30      	pop	{r4, r5}
  4077f6:	4770      	bx	lr
  4077f8:	f04f 30ff 	mov.w	r0, #4294967295
  4077fc:	e7fa      	b.n	4077f4 <__mcmp+0x2c>
  4077fe:	bf00      	nop

00407800 <__mdiff>:
  407800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407804:	690f      	ldr	r7, [r1, #16]
  407806:	460e      	mov	r6, r1
  407808:	6911      	ldr	r1, [r2, #16]
  40780a:	1a7f      	subs	r7, r7, r1
  40780c:	2f00      	cmp	r7, #0
  40780e:	4690      	mov	r8, r2
  407810:	d117      	bne.n	407842 <__mdiff+0x42>
  407812:	0089      	lsls	r1, r1, #2
  407814:	f106 0514 	add.w	r5, r6, #20
  407818:	f102 0e14 	add.w	lr, r2, #20
  40781c:	186b      	adds	r3, r5, r1
  40781e:	4471      	add	r1, lr
  407820:	e001      	b.n	407826 <__mdiff+0x26>
  407822:	429d      	cmp	r5, r3
  407824:	d25c      	bcs.n	4078e0 <__mdiff+0xe0>
  407826:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40782a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40782e:	42a2      	cmp	r2, r4
  407830:	d0f7      	beq.n	407822 <__mdiff+0x22>
  407832:	d25e      	bcs.n	4078f2 <__mdiff+0xf2>
  407834:	4633      	mov	r3, r6
  407836:	462c      	mov	r4, r5
  407838:	4646      	mov	r6, r8
  40783a:	4675      	mov	r5, lr
  40783c:	4698      	mov	r8, r3
  40783e:	2701      	movs	r7, #1
  407840:	e005      	b.n	40784e <__mdiff+0x4e>
  407842:	db58      	blt.n	4078f6 <__mdiff+0xf6>
  407844:	f106 0514 	add.w	r5, r6, #20
  407848:	f108 0414 	add.w	r4, r8, #20
  40784c:	2700      	movs	r7, #0
  40784e:	6871      	ldr	r1, [r6, #4]
  407850:	f7ff fdbc 	bl	4073cc <_Balloc>
  407854:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407858:	6936      	ldr	r6, [r6, #16]
  40785a:	60c7      	str	r7, [r0, #12]
  40785c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407860:	46a6      	mov	lr, r4
  407862:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407866:	f100 0414 	add.w	r4, r0, #20
  40786a:	2300      	movs	r3, #0
  40786c:	f85e 1b04 	ldr.w	r1, [lr], #4
  407870:	f855 8b04 	ldr.w	r8, [r5], #4
  407874:	b28a      	uxth	r2, r1
  407876:	fa13 f388 	uxtah	r3, r3, r8
  40787a:	0c09      	lsrs	r1, r1, #16
  40787c:	1a9a      	subs	r2, r3, r2
  40787e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407882:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407886:	b292      	uxth	r2, r2
  407888:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40788c:	45f4      	cmp	ip, lr
  40788e:	f844 2b04 	str.w	r2, [r4], #4
  407892:	ea4f 4323 	mov.w	r3, r3, asr #16
  407896:	d8e9      	bhi.n	40786c <__mdiff+0x6c>
  407898:	42af      	cmp	r7, r5
  40789a:	d917      	bls.n	4078cc <__mdiff+0xcc>
  40789c:	46a4      	mov	ip, r4
  40789e:	46ae      	mov	lr, r5
  4078a0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4078a4:	fa13 f382 	uxtah	r3, r3, r2
  4078a8:	1419      	asrs	r1, r3, #16
  4078aa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4078ae:	b29b      	uxth	r3, r3
  4078b0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4078b4:	4577      	cmp	r7, lr
  4078b6:	f84c 2b04 	str.w	r2, [ip], #4
  4078ba:	ea4f 4321 	mov.w	r3, r1, asr #16
  4078be:	d8ef      	bhi.n	4078a0 <__mdiff+0xa0>
  4078c0:	43ed      	mvns	r5, r5
  4078c2:	442f      	add	r7, r5
  4078c4:	f027 0703 	bic.w	r7, r7, #3
  4078c8:	3704      	adds	r7, #4
  4078ca:	443c      	add	r4, r7
  4078cc:	3c04      	subs	r4, #4
  4078ce:	b922      	cbnz	r2, 4078da <__mdiff+0xda>
  4078d0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4078d4:	3e01      	subs	r6, #1
  4078d6:	2b00      	cmp	r3, #0
  4078d8:	d0fa      	beq.n	4078d0 <__mdiff+0xd0>
  4078da:	6106      	str	r6, [r0, #16]
  4078dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078e0:	2100      	movs	r1, #0
  4078e2:	f7ff fd73 	bl	4073cc <_Balloc>
  4078e6:	2201      	movs	r2, #1
  4078e8:	2300      	movs	r3, #0
  4078ea:	6102      	str	r2, [r0, #16]
  4078ec:	6143      	str	r3, [r0, #20]
  4078ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078f2:	4674      	mov	r4, lr
  4078f4:	e7ab      	b.n	40784e <__mdiff+0x4e>
  4078f6:	4633      	mov	r3, r6
  4078f8:	f106 0414 	add.w	r4, r6, #20
  4078fc:	f102 0514 	add.w	r5, r2, #20
  407900:	4616      	mov	r6, r2
  407902:	2701      	movs	r7, #1
  407904:	4698      	mov	r8, r3
  407906:	e7a2      	b.n	40784e <__mdiff+0x4e>

00407908 <__d2b>:
  407908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40790c:	b082      	sub	sp, #8
  40790e:	2101      	movs	r1, #1
  407910:	461c      	mov	r4, r3
  407912:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407916:	4615      	mov	r5, r2
  407918:	9e08      	ldr	r6, [sp, #32]
  40791a:	f7ff fd57 	bl	4073cc <_Balloc>
  40791e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407922:	4680      	mov	r8, r0
  407924:	b10f      	cbz	r7, 40792a <__d2b+0x22>
  407926:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40792a:	9401      	str	r4, [sp, #4]
  40792c:	b31d      	cbz	r5, 407976 <__d2b+0x6e>
  40792e:	a802      	add	r0, sp, #8
  407930:	f840 5d08 	str.w	r5, [r0, #-8]!
  407934:	f7ff fdda 	bl	4074ec <__lo0bits>
  407938:	2800      	cmp	r0, #0
  40793a:	d134      	bne.n	4079a6 <__d2b+0x9e>
  40793c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407940:	f8c8 2014 	str.w	r2, [r8, #20]
  407944:	2b00      	cmp	r3, #0
  407946:	bf0c      	ite	eq
  407948:	2101      	moveq	r1, #1
  40794a:	2102      	movne	r1, #2
  40794c:	f8c8 3018 	str.w	r3, [r8, #24]
  407950:	f8c8 1010 	str.w	r1, [r8, #16]
  407954:	b9df      	cbnz	r7, 40798e <__d2b+0x86>
  407956:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40795a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40795e:	6030      	str	r0, [r6, #0]
  407960:	6918      	ldr	r0, [r3, #16]
  407962:	f7ff fda3 	bl	4074ac <__hi0bits>
  407966:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407968:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40796c:	6018      	str	r0, [r3, #0]
  40796e:	4640      	mov	r0, r8
  407970:	b002      	add	sp, #8
  407972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407976:	a801      	add	r0, sp, #4
  407978:	f7ff fdb8 	bl	4074ec <__lo0bits>
  40797c:	9b01      	ldr	r3, [sp, #4]
  40797e:	f8c8 3014 	str.w	r3, [r8, #20]
  407982:	2101      	movs	r1, #1
  407984:	3020      	adds	r0, #32
  407986:	f8c8 1010 	str.w	r1, [r8, #16]
  40798a:	2f00      	cmp	r7, #0
  40798c:	d0e3      	beq.n	407956 <__d2b+0x4e>
  40798e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407990:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407994:	4407      	add	r7, r0
  407996:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40799a:	6037      	str	r7, [r6, #0]
  40799c:	6018      	str	r0, [r3, #0]
  40799e:	4640      	mov	r0, r8
  4079a0:	b002      	add	sp, #8
  4079a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079a6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4079aa:	f1c0 0220 	rsb	r2, r0, #32
  4079ae:	fa03 f202 	lsl.w	r2, r3, r2
  4079b2:	430a      	orrs	r2, r1
  4079b4:	40c3      	lsrs	r3, r0
  4079b6:	9301      	str	r3, [sp, #4]
  4079b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4079bc:	e7c2      	b.n	407944 <__d2b+0x3c>
  4079be:	bf00      	nop

004079c0 <_realloc_r>:
  4079c0:	2900      	cmp	r1, #0
  4079c2:	f000 8095 	beq.w	407af0 <_realloc_r+0x130>
  4079c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079ca:	460d      	mov	r5, r1
  4079cc:	4616      	mov	r6, r2
  4079ce:	b083      	sub	sp, #12
  4079d0:	4680      	mov	r8, r0
  4079d2:	f106 070b 	add.w	r7, r6, #11
  4079d6:	f7fb fb0f 	bl	402ff8 <__malloc_lock>
  4079da:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4079de:	2f16      	cmp	r7, #22
  4079e0:	f02e 0403 	bic.w	r4, lr, #3
  4079e4:	f1a5 0908 	sub.w	r9, r5, #8
  4079e8:	d83c      	bhi.n	407a64 <_realloc_r+0xa4>
  4079ea:	2210      	movs	r2, #16
  4079ec:	4617      	mov	r7, r2
  4079ee:	42be      	cmp	r6, r7
  4079f0:	d83d      	bhi.n	407a6e <_realloc_r+0xae>
  4079f2:	4294      	cmp	r4, r2
  4079f4:	da43      	bge.n	407a7e <_realloc_r+0xbe>
  4079f6:	4bc4      	ldr	r3, [pc, #784]	; (407d08 <_realloc_r+0x348>)
  4079f8:	6899      	ldr	r1, [r3, #8]
  4079fa:	eb09 0004 	add.w	r0, r9, r4
  4079fe:	4288      	cmp	r0, r1
  407a00:	f000 80b4 	beq.w	407b6c <_realloc_r+0x1ac>
  407a04:	6843      	ldr	r3, [r0, #4]
  407a06:	f023 0101 	bic.w	r1, r3, #1
  407a0a:	4401      	add	r1, r0
  407a0c:	6849      	ldr	r1, [r1, #4]
  407a0e:	07c9      	lsls	r1, r1, #31
  407a10:	d54c      	bpl.n	407aac <_realloc_r+0xec>
  407a12:	f01e 0f01 	tst.w	lr, #1
  407a16:	f000 809b 	beq.w	407b50 <_realloc_r+0x190>
  407a1a:	4631      	mov	r1, r6
  407a1c:	4640      	mov	r0, r8
  407a1e:	f7fa ffed 	bl	4029fc <_malloc_r>
  407a22:	4606      	mov	r6, r0
  407a24:	2800      	cmp	r0, #0
  407a26:	d03a      	beq.n	407a9e <_realloc_r+0xde>
  407a28:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407a2c:	f023 0301 	bic.w	r3, r3, #1
  407a30:	444b      	add	r3, r9
  407a32:	f1a0 0208 	sub.w	r2, r0, #8
  407a36:	429a      	cmp	r2, r3
  407a38:	f000 8121 	beq.w	407c7e <_realloc_r+0x2be>
  407a3c:	1f22      	subs	r2, r4, #4
  407a3e:	2a24      	cmp	r2, #36	; 0x24
  407a40:	f200 8107 	bhi.w	407c52 <_realloc_r+0x292>
  407a44:	2a13      	cmp	r2, #19
  407a46:	f200 80db 	bhi.w	407c00 <_realloc_r+0x240>
  407a4a:	4603      	mov	r3, r0
  407a4c:	462a      	mov	r2, r5
  407a4e:	6811      	ldr	r1, [r2, #0]
  407a50:	6019      	str	r1, [r3, #0]
  407a52:	6851      	ldr	r1, [r2, #4]
  407a54:	6059      	str	r1, [r3, #4]
  407a56:	6892      	ldr	r2, [r2, #8]
  407a58:	609a      	str	r2, [r3, #8]
  407a5a:	4629      	mov	r1, r5
  407a5c:	4640      	mov	r0, r8
  407a5e:	f7ff f827 	bl	406ab0 <_free_r>
  407a62:	e01c      	b.n	407a9e <_realloc_r+0xde>
  407a64:	f027 0707 	bic.w	r7, r7, #7
  407a68:	2f00      	cmp	r7, #0
  407a6a:	463a      	mov	r2, r7
  407a6c:	dabf      	bge.n	4079ee <_realloc_r+0x2e>
  407a6e:	2600      	movs	r6, #0
  407a70:	230c      	movs	r3, #12
  407a72:	4630      	mov	r0, r6
  407a74:	f8c8 3000 	str.w	r3, [r8]
  407a78:	b003      	add	sp, #12
  407a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a7e:	462e      	mov	r6, r5
  407a80:	1be3      	subs	r3, r4, r7
  407a82:	2b0f      	cmp	r3, #15
  407a84:	d81e      	bhi.n	407ac4 <_realloc_r+0x104>
  407a86:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407a8a:	f003 0301 	and.w	r3, r3, #1
  407a8e:	4323      	orrs	r3, r4
  407a90:	444c      	add	r4, r9
  407a92:	f8c9 3004 	str.w	r3, [r9, #4]
  407a96:	6863      	ldr	r3, [r4, #4]
  407a98:	f043 0301 	orr.w	r3, r3, #1
  407a9c:	6063      	str	r3, [r4, #4]
  407a9e:	4640      	mov	r0, r8
  407aa0:	f7fb fab0 	bl	403004 <__malloc_unlock>
  407aa4:	4630      	mov	r0, r6
  407aa6:	b003      	add	sp, #12
  407aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407aac:	f023 0303 	bic.w	r3, r3, #3
  407ab0:	18e1      	adds	r1, r4, r3
  407ab2:	4291      	cmp	r1, r2
  407ab4:	db1f      	blt.n	407af6 <_realloc_r+0x136>
  407ab6:	68c3      	ldr	r3, [r0, #12]
  407ab8:	6882      	ldr	r2, [r0, #8]
  407aba:	462e      	mov	r6, r5
  407abc:	60d3      	str	r3, [r2, #12]
  407abe:	460c      	mov	r4, r1
  407ac0:	609a      	str	r2, [r3, #8]
  407ac2:	e7dd      	b.n	407a80 <_realloc_r+0xc0>
  407ac4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407ac8:	eb09 0107 	add.w	r1, r9, r7
  407acc:	f002 0201 	and.w	r2, r2, #1
  407ad0:	444c      	add	r4, r9
  407ad2:	f043 0301 	orr.w	r3, r3, #1
  407ad6:	4317      	orrs	r7, r2
  407ad8:	f8c9 7004 	str.w	r7, [r9, #4]
  407adc:	604b      	str	r3, [r1, #4]
  407ade:	6863      	ldr	r3, [r4, #4]
  407ae0:	f043 0301 	orr.w	r3, r3, #1
  407ae4:	3108      	adds	r1, #8
  407ae6:	6063      	str	r3, [r4, #4]
  407ae8:	4640      	mov	r0, r8
  407aea:	f7fe ffe1 	bl	406ab0 <_free_r>
  407aee:	e7d6      	b.n	407a9e <_realloc_r+0xde>
  407af0:	4611      	mov	r1, r2
  407af2:	f7fa bf83 	b.w	4029fc <_malloc_r>
  407af6:	f01e 0f01 	tst.w	lr, #1
  407afa:	d18e      	bne.n	407a1a <_realloc_r+0x5a>
  407afc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407b00:	eba9 0a01 	sub.w	sl, r9, r1
  407b04:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b08:	f021 0103 	bic.w	r1, r1, #3
  407b0c:	440b      	add	r3, r1
  407b0e:	4423      	add	r3, r4
  407b10:	4293      	cmp	r3, r2
  407b12:	db25      	blt.n	407b60 <_realloc_r+0x1a0>
  407b14:	68c2      	ldr	r2, [r0, #12]
  407b16:	6881      	ldr	r1, [r0, #8]
  407b18:	4656      	mov	r6, sl
  407b1a:	60ca      	str	r2, [r1, #12]
  407b1c:	6091      	str	r1, [r2, #8]
  407b1e:	f8da 100c 	ldr.w	r1, [sl, #12]
  407b22:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407b26:	1f22      	subs	r2, r4, #4
  407b28:	2a24      	cmp	r2, #36	; 0x24
  407b2a:	60c1      	str	r1, [r0, #12]
  407b2c:	6088      	str	r0, [r1, #8]
  407b2e:	f200 8094 	bhi.w	407c5a <_realloc_r+0x29a>
  407b32:	2a13      	cmp	r2, #19
  407b34:	d96f      	bls.n	407c16 <_realloc_r+0x256>
  407b36:	6829      	ldr	r1, [r5, #0]
  407b38:	f8ca 1008 	str.w	r1, [sl, #8]
  407b3c:	6869      	ldr	r1, [r5, #4]
  407b3e:	f8ca 100c 	str.w	r1, [sl, #12]
  407b42:	2a1b      	cmp	r2, #27
  407b44:	f200 80a2 	bhi.w	407c8c <_realloc_r+0x2cc>
  407b48:	3508      	adds	r5, #8
  407b4a:	f10a 0210 	add.w	r2, sl, #16
  407b4e:	e063      	b.n	407c18 <_realloc_r+0x258>
  407b50:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407b54:	eba9 0a03 	sub.w	sl, r9, r3
  407b58:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b5c:	f021 0103 	bic.w	r1, r1, #3
  407b60:	1863      	adds	r3, r4, r1
  407b62:	4293      	cmp	r3, r2
  407b64:	f6ff af59 	blt.w	407a1a <_realloc_r+0x5a>
  407b68:	4656      	mov	r6, sl
  407b6a:	e7d8      	b.n	407b1e <_realloc_r+0x15e>
  407b6c:	6841      	ldr	r1, [r0, #4]
  407b6e:	f021 0b03 	bic.w	fp, r1, #3
  407b72:	44a3      	add	fp, r4
  407b74:	f107 0010 	add.w	r0, r7, #16
  407b78:	4583      	cmp	fp, r0
  407b7a:	da56      	bge.n	407c2a <_realloc_r+0x26a>
  407b7c:	f01e 0f01 	tst.w	lr, #1
  407b80:	f47f af4b 	bne.w	407a1a <_realloc_r+0x5a>
  407b84:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407b88:	eba9 0a01 	sub.w	sl, r9, r1
  407b8c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b90:	f021 0103 	bic.w	r1, r1, #3
  407b94:	448b      	add	fp, r1
  407b96:	4558      	cmp	r0, fp
  407b98:	dce2      	bgt.n	407b60 <_realloc_r+0x1a0>
  407b9a:	4656      	mov	r6, sl
  407b9c:	f8da 100c 	ldr.w	r1, [sl, #12]
  407ba0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407ba4:	1f22      	subs	r2, r4, #4
  407ba6:	2a24      	cmp	r2, #36	; 0x24
  407ba8:	60c1      	str	r1, [r0, #12]
  407baa:	6088      	str	r0, [r1, #8]
  407bac:	f200 808f 	bhi.w	407cce <_realloc_r+0x30e>
  407bb0:	2a13      	cmp	r2, #19
  407bb2:	f240 808a 	bls.w	407cca <_realloc_r+0x30a>
  407bb6:	6829      	ldr	r1, [r5, #0]
  407bb8:	f8ca 1008 	str.w	r1, [sl, #8]
  407bbc:	6869      	ldr	r1, [r5, #4]
  407bbe:	f8ca 100c 	str.w	r1, [sl, #12]
  407bc2:	2a1b      	cmp	r2, #27
  407bc4:	f200 808a 	bhi.w	407cdc <_realloc_r+0x31c>
  407bc8:	3508      	adds	r5, #8
  407bca:	f10a 0210 	add.w	r2, sl, #16
  407bce:	6829      	ldr	r1, [r5, #0]
  407bd0:	6011      	str	r1, [r2, #0]
  407bd2:	6869      	ldr	r1, [r5, #4]
  407bd4:	6051      	str	r1, [r2, #4]
  407bd6:	68a9      	ldr	r1, [r5, #8]
  407bd8:	6091      	str	r1, [r2, #8]
  407bda:	eb0a 0107 	add.w	r1, sl, r7
  407bde:	ebab 0207 	sub.w	r2, fp, r7
  407be2:	f042 0201 	orr.w	r2, r2, #1
  407be6:	6099      	str	r1, [r3, #8]
  407be8:	604a      	str	r2, [r1, #4]
  407bea:	f8da 3004 	ldr.w	r3, [sl, #4]
  407bee:	f003 0301 	and.w	r3, r3, #1
  407bf2:	431f      	orrs	r7, r3
  407bf4:	4640      	mov	r0, r8
  407bf6:	f8ca 7004 	str.w	r7, [sl, #4]
  407bfa:	f7fb fa03 	bl	403004 <__malloc_unlock>
  407bfe:	e751      	b.n	407aa4 <_realloc_r+0xe4>
  407c00:	682b      	ldr	r3, [r5, #0]
  407c02:	6003      	str	r3, [r0, #0]
  407c04:	686b      	ldr	r3, [r5, #4]
  407c06:	6043      	str	r3, [r0, #4]
  407c08:	2a1b      	cmp	r2, #27
  407c0a:	d82d      	bhi.n	407c68 <_realloc_r+0x2a8>
  407c0c:	f100 0308 	add.w	r3, r0, #8
  407c10:	f105 0208 	add.w	r2, r5, #8
  407c14:	e71b      	b.n	407a4e <_realloc_r+0x8e>
  407c16:	4632      	mov	r2, r6
  407c18:	6829      	ldr	r1, [r5, #0]
  407c1a:	6011      	str	r1, [r2, #0]
  407c1c:	6869      	ldr	r1, [r5, #4]
  407c1e:	6051      	str	r1, [r2, #4]
  407c20:	68a9      	ldr	r1, [r5, #8]
  407c22:	6091      	str	r1, [r2, #8]
  407c24:	461c      	mov	r4, r3
  407c26:	46d1      	mov	r9, sl
  407c28:	e72a      	b.n	407a80 <_realloc_r+0xc0>
  407c2a:	eb09 0107 	add.w	r1, r9, r7
  407c2e:	ebab 0b07 	sub.w	fp, fp, r7
  407c32:	f04b 0201 	orr.w	r2, fp, #1
  407c36:	6099      	str	r1, [r3, #8]
  407c38:	604a      	str	r2, [r1, #4]
  407c3a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407c3e:	f003 0301 	and.w	r3, r3, #1
  407c42:	431f      	orrs	r7, r3
  407c44:	4640      	mov	r0, r8
  407c46:	f845 7c04 	str.w	r7, [r5, #-4]
  407c4a:	f7fb f9db 	bl	403004 <__malloc_unlock>
  407c4e:	462e      	mov	r6, r5
  407c50:	e728      	b.n	407aa4 <_realloc_r+0xe4>
  407c52:	4629      	mov	r1, r5
  407c54:	f7ff fb56 	bl	407304 <memmove>
  407c58:	e6ff      	b.n	407a5a <_realloc_r+0x9a>
  407c5a:	4629      	mov	r1, r5
  407c5c:	4630      	mov	r0, r6
  407c5e:	461c      	mov	r4, r3
  407c60:	46d1      	mov	r9, sl
  407c62:	f7ff fb4f 	bl	407304 <memmove>
  407c66:	e70b      	b.n	407a80 <_realloc_r+0xc0>
  407c68:	68ab      	ldr	r3, [r5, #8]
  407c6a:	6083      	str	r3, [r0, #8]
  407c6c:	68eb      	ldr	r3, [r5, #12]
  407c6e:	60c3      	str	r3, [r0, #12]
  407c70:	2a24      	cmp	r2, #36	; 0x24
  407c72:	d017      	beq.n	407ca4 <_realloc_r+0x2e4>
  407c74:	f100 0310 	add.w	r3, r0, #16
  407c78:	f105 0210 	add.w	r2, r5, #16
  407c7c:	e6e7      	b.n	407a4e <_realloc_r+0x8e>
  407c7e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407c82:	f023 0303 	bic.w	r3, r3, #3
  407c86:	441c      	add	r4, r3
  407c88:	462e      	mov	r6, r5
  407c8a:	e6f9      	b.n	407a80 <_realloc_r+0xc0>
  407c8c:	68a9      	ldr	r1, [r5, #8]
  407c8e:	f8ca 1010 	str.w	r1, [sl, #16]
  407c92:	68e9      	ldr	r1, [r5, #12]
  407c94:	f8ca 1014 	str.w	r1, [sl, #20]
  407c98:	2a24      	cmp	r2, #36	; 0x24
  407c9a:	d00c      	beq.n	407cb6 <_realloc_r+0x2f6>
  407c9c:	3510      	adds	r5, #16
  407c9e:	f10a 0218 	add.w	r2, sl, #24
  407ca2:	e7b9      	b.n	407c18 <_realloc_r+0x258>
  407ca4:	692b      	ldr	r3, [r5, #16]
  407ca6:	6103      	str	r3, [r0, #16]
  407ca8:	696b      	ldr	r3, [r5, #20]
  407caa:	6143      	str	r3, [r0, #20]
  407cac:	f105 0218 	add.w	r2, r5, #24
  407cb0:	f100 0318 	add.w	r3, r0, #24
  407cb4:	e6cb      	b.n	407a4e <_realloc_r+0x8e>
  407cb6:	692a      	ldr	r2, [r5, #16]
  407cb8:	f8ca 2018 	str.w	r2, [sl, #24]
  407cbc:	696a      	ldr	r2, [r5, #20]
  407cbe:	f8ca 201c 	str.w	r2, [sl, #28]
  407cc2:	3518      	adds	r5, #24
  407cc4:	f10a 0220 	add.w	r2, sl, #32
  407cc8:	e7a6      	b.n	407c18 <_realloc_r+0x258>
  407cca:	4632      	mov	r2, r6
  407ccc:	e77f      	b.n	407bce <_realloc_r+0x20e>
  407cce:	4629      	mov	r1, r5
  407cd0:	4630      	mov	r0, r6
  407cd2:	9301      	str	r3, [sp, #4]
  407cd4:	f7ff fb16 	bl	407304 <memmove>
  407cd8:	9b01      	ldr	r3, [sp, #4]
  407cda:	e77e      	b.n	407bda <_realloc_r+0x21a>
  407cdc:	68a9      	ldr	r1, [r5, #8]
  407cde:	f8ca 1010 	str.w	r1, [sl, #16]
  407ce2:	68e9      	ldr	r1, [r5, #12]
  407ce4:	f8ca 1014 	str.w	r1, [sl, #20]
  407ce8:	2a24      	cmp	r2, #36	; 0x24
  407cea:	d003      	beq.n	407cf4 <_realloc_r+0x334>
  407cec:	3510      	adds	r5, #16
  407cee:	f10a 0218 	add.w	r2, sl, #24
  407cf2:	e76c      	b.n	407bce <_realloc_r+0x20e>
  407cf4:	692a      	ldr	r2, [r5, #16]
  407cf6:	f8ca 2018 	str.w	r2, [sl, #24]
  407cfa:	696a      	ldr	r2, [r5, #20]
  407cfc:	f8ca 201c 	str.w	r2, [sl, #28]
  407d00:	3518      	adds	r5, #24
  407d02:	f10a 0220 	add.w	r2, sl, #32
  407d06:	e762      	b.n	407bce <_realloc_r+0x20e>
  407d08:	20400440 	.word	0x20400440

00407d0c <__sread>:
  407d0c:	b510      	push	{r4, lr}
  407d0e:	460c      	mov	r4, r1
  407d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407d14:	f000 faa4 	bl	408260 <_read_r>
  407d18:	2800      	cmp	r0, #0
  407d1a:	db03      	blt.n	407d24 <__sread+0x18>
  407d1c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407d1e:	4403      	add	r3, r0
  407d20:	6523      	str	r3, [r4, #80]	; 0x50
  407d22:	bd10      	pop	{r4, pc}
  407d24:	89a3      	ldrh	r3, [r4, #12]
  407d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407d2a:	81a3      	strh	r3, [r4, #12]
  407d2c:	bd10      	pop	{r4, pc}
  407d2e:	bf00      	nop

00407d30 <__swrite>:
  407d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d34:	4616      	mov	r6, r2
  407d36:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407d3a:	461f      	mov	r7, r3
  407d3c:	05d3      	lsls	r3, r2, #23
  407d3e:	460c      	mov	r4, r1
  407d40:	4605      	mov	r5, r0
  407d42:	d507      	bpl.n	407d54 <__swrite+0x24>
  407d44:	2200      	movs	r2, #0
  407d46:	2302      	movs	r3, #2
  407d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407d4c:	f000 fa72 	bl	408234 <_lseek_r>
  407d50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407d54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407d58:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407d5c:	81a2      	strh	r2, [r4, #12]
  407d5e:	463b      	mov	r3, r7
  407d60:	4632      	mov	r2, r6
  407d62:	4628      	mov	r0, r5
  407d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407d68:	f000 b922 	b.w	407fb0 <_write_r>

00407d6c <__sseek>:
  407d6c:	b510      	push	{r4, lr}
  407d6e:	460c      	mov	r4, r1
  407d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407d74:	f000 fa5e 	bl	408234 <_lseek_r>
  407d78:	89a3      	ldrh	r3, [r4, #12]
  407d7a:	1c42      	adds	r2, r0, #1
  407d7c:	bf0e      	itee	eq
  407d7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407d82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407d86:	6520      	strne	r0, [r4, #80]	; 0x50
  407d88:	81a3      	strh	r3, [r4, #12]
  407d8a:	bd10      	pop	{r4, pc}

00407d8c <__sclose>:
  407d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407d90:	f000 b9b6 	b.w	408100 <_close_r>

00407d94 <__ssprint_r>:
  407d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d98:	6893      	ldr	r3, [r2, #8]
  407d9a:	b083      	sub	sp, #12
  407d9c:	4690      	mov	r8, r2
  407d9e:	2b00      	cmp	r3, #0
  407da0:	d070      	beq.n	407e84 <__ssprint_r+0xf0>
  407da2:	4682      	mov	sl, r0
  407da4:	460c      	mov	r4, r1
  407da6:	6817      	ldr	r7, [r2, #0]
  407da8:	688d      	ldr	r5, [r1, #8]
  407daa:	6808      	ldr	r0, [r1, #0]
  407dac:	e042      	b.n	407e34 <__ssprint_r+0xa0>
  407dae:	89a3      	ldrh	r3, [r4, #12]
  407db0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407db4:	d02e      	beq.n	407e14 <__ssprint_r+0x80>
  407db6:	6965      	ldr	r5, [r4, #20]
  407db8:	6921      	ldr	r1, [r4, #16]
  407dba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407dbe:	eba0 0b01 	sub.w	fp, r0, r1
  407dc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407dc6:	f10b 0001 	add.w	r0, fp, #1
  407dca:	106d      	asrs	r5, r5, #1
  407dcc:	4430      	add	r0, r6
  407dce:	42a8      	cmp	r0, r5
  407dd0:	462a      	mov	r2, r5
  407dd2:	bf84      	itt	hi
  407dd4:	4605      	movhi	r5, r0
  407dd6:	462a      	movhi	r2, r5
  407dd8:	055b      	lsls	r3, r3, #21
  407dda:	d538      	bpl.n	407e4e <__ssprint_r+0xba>
  407ddc:	4611      	mov	r1, r2
  407dde:	4650      	mov	r0, sl
  407de0:	f7fa fe0c 	bl	4029fc <_malloc_r>
  407de4:	2800      	cmp	r0, #0
  407de6:	d03c      	beq.n	407e62 <__ssprint_r+0xce>
  407de8:	465a      	mov	r2, fp
  407dea:	6921      	ldr	r1, [r4, #16]
  407dec:	9001      	str	r0, [sp, #4]
  407dee:	f7ff f9ef 	bl	4071d0 <memcpy>
  407df2:	89a2      	ldrh	r2, [r4, #12]
  407df4:	9b01      	ldr	r3, [sp, #4]
  407df6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407dfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407dfe:	81a2      	strh	r2, [r4, #12]
  407e00:	eba5 020b 	sub.w	r2, r5, fp
  407e04:	eb03 000b 	add.w	r0, r3, fp
  407e08:	6165      	str	r5, [r4, #20]
  407e0a:	6123      	str	r3, [r4, #16]
  407e0c:	6020      	str	r0, [r4, #0]
  407e0e:	60a2      	str	r2, [r4, #8]
  407e10:	4635      	mov	r5, r6
  407e12:	46b3      	mov	fp, r6
  407e14:	465a      	mov	r2, fp
  407e16:	4649      	mov	r1, r9
  407e18:	f7ff fa74 	bl	407304 <memmove>
  407e1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407e20:	68a2      	ldr	r2, [r4, #8]
  407e22:	6820      	ldr	r0, [r4, #0]
  407e24:	1b55      	subs	r5, r2, r5
  407e26:	4458      	add	r0, fp
  407e28:	1b9e      	subs	r6, r3, r6
  407e2a:	60a5      	str	r5, [r4, #8]
  407e2c:	6020      	str	r0, [r4, #0]
  407e2e:	f8c8 6008 	str.w	r6, [r8, #8]
  407e32:	b33e      	cbz	r6, 407e84 <__ssprint_r+0xf0>
  407e34:	687e      	ldr	r6, [r7, #4]
  407e36:	463b      	mov	r3, r7
  407e38:	3708      	adds	r7, #8
  407e3a:	2e00      	cmp	r6, #0
  407e3c:	d0fa      	beq.n	407e34 <__ssprint_r+0xa0>
  407e3e:	42ae      	cmp	r6, r5
  407e40:	f8d3 9000 	ldr.w	r9, [r3]
  407e44:	46ab      	mov	fp, r5
  407e46:	d2b2      	bcs.n	407dae <__ssprint_r+0x1a>
  407e48:	4635      	mov	r5, r6
  407e4a:	46b3      	mov	fp, r6
  407e4c:	e7e2      	b.n	407e14 <__ssprint_r+0x80>
  407e4e:	4650      	mov	r0, sl
  407e50:	f7ff fdb6 	bl	4079c0 <_realloc_r>
  407e54:	4603      	mov	r3, r0
  407e56:	2800      	cmp	r0, #0
  407e58:	d1d2      	bne.n	407e00 <__ssprint_r+0x6c>
  407e5a:	6921      	ldr	r1, [r4, #16]
  407e5c:	4650      	mov	r0, sl
  407e5e:	f7fe fe27 	bl	406ab0 <_free_r>
  407e62:	230c      	movs	r3, #12
  407e64:	f8ca 3000 	str.w	r3, [sl]
  407e68:	89a3      	ldrh	r3, [r4, #12]
  407e6a:	2200      	movs	r2, #0
  407e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407e70:	f04f 30ff 	mov.w	r0, #4294967295
  407e74:	81a3      	strh	r3, [r4, #12]
  407e76:	f8c8 2008 	str.w	r2, [r8, #8]
  407e7a:	f8c8 2004 	str.w	r2, [r8, #4]
  407e7e:	b003      	add	sp, #12
  407e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e84:	2000      	movs	r0, #0
  407e86:	f8c8 0004 	str.w	r0, [r8, #4]
  407e8a:	b003      	add	sp, #12
  407e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407e90 <__swbuf_r>:
  407e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e92:	460d      	mov	r5, r1
  407e94:	4614      	mov	r4, r2
  407e96:	4606      	mov	r6, r0
  407e98:	b110      	cbz	r0, 407ea0 <__swbuf_r+0x10>
  407e9a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407e9c:	2b00      	cmp	r3, #0
  407e9e:	d04b      	beq.n	407f38 <__swbuf_r+0xa8>
  407ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407ea4:	69a3      	ldr	r3, [r4, #24]
  407ea6:	60a3      	str	r3, [r4, #8]
  407ea8:	b291      	uxth	r1, r2
  407eaa:	0708      	lsls	r0, r1, #28
  407eac:	d539      	bpl.n	407f22 <__swbuf_r+0x92>
  407eae:	6923      	ldr	r3, [r4, #16]
  407eb0:	2b00      	cmp	r3, #0
  407eb2:	d036      	beq.n	407f22 <__swbuf_r+0x92>
  407eb4:	b2ed      	uxtb	r5, r5
  407eb6:	0489      	lsls	r1, r1, #18
  407eb8:	462f      	mov	r7, r5
  407eba:	d515      	bpl.n	407ee8 <__swbuf_r+0x58>
  407ebc:	6822      	ldr	r2, [r4, #0]
  407ebe:	6961      	ldr	r1, [r4, #20]
  407ec0:	1ad3      	subs	r3, r2, r3
  407ec2:	428b      	cmp	r3, r1
  407ec4:	da1c      	bge.n	407f00 <__swbuf_r+0x70>
  407ec6:	3301      	adds	r3, #1
  407ec8:	68a1      	ldr	r1, [r4, #8]
  407eca:	1c50      	adds	r0, r2, #1
  407ecc:	3901      	subs	r1, #1
  407ece:	60a1      	str	r1, [r4, #8]
  407ed0:	6020      	str	r0, [r4, #0]
  407ed2:	7015      	strb	r5, [r2, #0]
  407ed4:	6962      	ldr	r2, [r4, #20]
  407ed6:	429a      	cmp	r2, r3
  407ed8:	d01a      	beq.n	407f10 <__swbuf_r+0x80>
  407eda:	89a3      	ldrh	r3, [r4, #12]
  407edc:	07db      	lsls	r3, r3, #31
  407ede:	d501      	bpl.n	407ee4 <__swbuf_r+0x54>
  407ee0:	2d0a      	cmp	r5, #10
  407ee2:	d015      	beq.n	407f10 <__swbuf_r+0x80>
  407ee4:	4638      	mov	r0, r7
  407ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407ee8:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407eea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407eee:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407ef2:	81a2      	strh	r2, [r4, #12]
  407ef4:	6822      	ldr	r2, [r4, #0]
  407ef6:	6661      	str	r1, [r4, #100]	; 0x64
  407ef8:	6961      	ldr	r1, [r4, #20]
  407efa:	1ad3      	subs	r3, r2, r3
  407efc:	428b      	cmp	r3, r1
  407efe:	dbe2      	blt.n	407ec6 <__swbuf_r+0x36>
  407f00:	4621      	mov	r1, r4
  407f02:	4630      	mov	r0, r6
  407f04:	f7fe fc56 	bl	4067b4 <_fflush_r>
  407f08:	b940      	cbnz	r0, 407f1c <__swbuf_r+0x8c>
  407f0a:	6822      	ldr	r2, [r4, #0]
  407f0c:	2301      	movs	r3, #1
  407f0e:	e7db      	b.n	407ec8 <__swbuf_r+0x38>
  407f10:	4621      	mov	r1, r4
  407f12:	4630      	mov	r0, r6
  407f14:	f7fe fc4e 	bl	4067b4 <_fflush_r>
  407f18:	2800      	cmp	r0, #0
  407f1a:	d0e3      	beq.n	407ee4 <__swbuf_r+0x54>
  407f1c:	f04f 37ff 	mov.w	r7, #4294967295
  407f20:	e7e0      	b.n	407ee4 <__swbuf_r+0x54>
  407f22:	4621      	mov	r1, r4
  407f24:	4630      	mov	r0, r6
  407f26:	f7fd fb71 	bl	40560c <__swsetup_r>
  407f2a:	2800      	cmp	r0, #0
  407f2c:	d1f6      	bne.n	407f1c <__swbuf_r+0x8c>
  407f2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407f32:	6923      	ldr	r3, [r4, #16]
  407f34:	b291      	uxth	r1, r2
  407f36:	e7bd      	b.n	407eb4 <__swbuf_r+0x24>
  407f38:	f7fe fc94 	bl	406864 <__sinit>
  407f3c:	e7b0      	b.n	407ea0 <__swbuf_r+0x10>
  407f3e:	bf00      	nop

00407f40 <_wcrtomb_r>:
  407f40:	b5f0      	push	{r4, r5, r6, r7, lr}
  407f42:	4606      	mov	r6, r0
  407f44:	b085      	sub	sp, #20
  407f46:	461f      	mov	r7, r3
  407f48:	b189      	cbz	r1, 407f6e <_wcrtomb_r+0x2e>
  407f4a:	4c10      	ldr	r4, [pc, #64]	; (407f8c <_wcrtomb_r+0x4c>)
  407f4c:	4d10      	ldr	r5, [pc, #64]	; (407f90 <_wcrtomb_r+0x50>)
  407f4e:	6824      	ldr	r4, [r4, #0]
  407f50:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407f52:	2c00      	cmp	r4, #0
  407f54:	bf08      	it	eq
  407f56:	462c      	moveq	r4, r5
  407f58:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407f5c:	47a0      	blx	r4
  407f5e:	1c43      	adds	r3, r0, #1
  407f60:	d103      	bne.n	407f6a <_wcrtomb_r+0x2a>
  407f62:	2200      	movs	r2, #0
  407f64:	238a      	movs	r3, #138	; 0x8a
  407f66:	603a      	str	r2, [r7, #0]
  407f68:	6033      	str	r3, [r6, #0]
  407f6a:	b005      	add	sp, #20
  407f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407f6e:	460c      	mov	r4, r1
  407f70:	4906      	ldr	r1, [pc, #24]	; (407f8c <_wcrtomb_r+0x4c>)
  407f72:	4a07      	ldr	r2, [pc, #28]	; (407f90 <_wcrtomb_r+0x50>)
  407f74:	6809      	ldr	r1, [r1, #0]
  407f76:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407f78:	2900      	cmp	r1, #0
  407f7a:	bf08      	it	eq
  407f7c:	4611      	moveq	r1, r2
  407f7e:	4622      	mov	r2, r4
  407f80:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407f84:	a901      	add	r1, sp, #4
  407f86:	47a0      	blx	r4
  407f88:	e7e9      	b.n	407f5e <_wcrtomb_r+0x1e>
  407f8a:	bf00      	nop
  407f8c:	20400014 	.word	0x20400014
  407f90:	20400854 	.word	0x20400854

00407f94 <__ascii_wctomb>:
  407f94:	b121      	cbz	r1, 407fa0 <__ascii_wctomb+0xc>
  407f96:	2aff      	cmp	r2, #255	; 0xff
  407f98:	d804      	bhi.n	407fa4 <__ascii_wctomb+0x10>
  407f9a:	700a      	strb	r2, [r1, #0]
  407f9c:	2001      	movs	r0, #1
  407f9e:	4770      	bx	lr
  407fa0:	4608      	mov	r0, r1
  407fa2:	4770      	bx	lr
  407fa4:	238a      	movs	r3, #138	; 0x8a
  407fa6:	6003      	str	r3, [r0, #0]
  407fa8:	f04f 30ff 	mov.w	r0, #4294967295
  407fac:	4770      	bx	lr
  407fae:	bf00      	nop

00407fb0 <_write_r>:
  407fb0:	b570      	push	{r4, r5, r6, lr}
  407fb2:	460d      	mov	r5, r1
  407fb4:	4c08      	ldr	r4, [pc, #32]	; (407fd8 <_write_r+0x28>)
  407fb6:	4611      	mov	r1, r2
  407fb8:	4606      	mov	r6, r0
  407fba:	461a      	mov	r2, r3
  407fbc:	4628      	mov	r0, r5
  407fbe:	2300      	movs	r3, #0
  407fc0:	6023      	str	r3, [r4, #0]
  407fc2:	f7f8 fccf 	bl	400964 <_write>
  407fc6:	1c43      	adds	r3, r0, #1
  407fc8:	d000      	beq.n	407fcc <_write_r+0x1c>
  407fca:	bd70      	pop	{r4, r5, r6, pc}
  407fcc:	6823      	ldr	r3, [r4, #0]
  407fce:	2b00      	cmp	r3, #0
  407fd0:	d0fb      	beq.n	407fca <_write_r+0x1a>
  407fd2:	6033      	str	r3, [r6, #0]
  407fd4:	bd70      	pop	{r4, r5, r6, pc}
  407fd6:	bf00      	nop
  407fd8:	20400ea0 	.word	0x20400ea0

00407fdc <__register_exitproc>:
  407fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407fe0:	4d2c      	ldr	r5, [pc, #176]	; (408094 <__register_exitproc+0xb8>)
  407fe2:	4606      	mov	r6, r0
  407fe4:	6828      	ldr	r0, [r5, #0]
  407fe6:	4698      	mov	r8, r3
  407fe8:	460f      	mov	r7, r1
  407fea:	4691      	mov	r9, r2
  407fec:	f7ff f808 	bl	407000 <__retarget_lock_acquire_recursive>
  407ff0:	4b29      	ldr	r3, [pc, #164]	; (408098 <__register_exitproc+0xbc>)
  407ff2:	681c      	ldr	r4, [r3, #0]
  407ff4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407ff8:	2b00      	cmp	r3, #0
  407ffa:	d03e      	beq.n	40807a <__register_exitproc+0x9e>
  407ffc:	685a      	ldr	r2, [r3, #4]
  407ffe:	2a1f      	cmp	r2, #31
  408000:	dc1c      	bgt.n	40803c <__register_exitproc+0x60>
  408002:	f102 0e01 	add.w	lr, r2, #1
  408006:	b176      	cbz	r6, 408026 <__register_exitproc+0x4a>
  408008:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40800c:	2401      	movs	r4, #1
  40800e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  408012:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  408016:	4094      	lsls	r4, r2
  408018:	4320      	orrs	r0, r4
  40801a:	2e02      	cmp	r6, #2
  40801c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  408020:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  408024:	d023      	beq.n	40806e <__register_exitproc+0x92>
  408026:	3202      	adds	r2, #2
  408028:	f8c3 e004 	str.w	lr, [r3, #4]
  40802c:	6828      	ldr	r0, [r5, #0]
  40802e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  408032:	f7fe ffe7 	bl	407004 <__retarget_lock_release_recursive>
  408036:	2000      	movs	r0, #0
  408038:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40803c:	4b17      	ldr	r3, [pc, #92]	; (40809c <__register_exitproc+0xc0>)
  40803e:	b30b      	cbz	r3, 408084 <__register_exitproc+0xa8>
  408040:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408044:	f7fa fcd2 	bl	4029ec <malloc>
  408048:	4603      	mov	r3, r0
  40804a:	b1d8      	cbz	r0, 408084 <__register_exitproc+0xa8>
  40804c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  408050:	6002      	str	r2, [r0, #0]
  408052:	2100      	movs	r1, #0
  408054:	6041      	str	r1, [r0, #4]
  408056:	460a      	mov	r2, r1
  408058:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40805c:	f04f 0e01 	mov.w	lr, #1
  408060:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408064:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408068:	2e00      	cmp	r6, #0
  40806a:	d0dc      	beq.n	408026 <__register_exitproc+0x4a>
  40806c:	e7cc      	b.n	408008 <__register_exitproc+0x2c>
  40806e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  408072:	430c      	orrs	r4, r1
  408074:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408078:	e7d5      	b.n	408026 <__register_exitproc+0x4a>
  40807a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40807e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  408082:	e7bb      	b.n	407ffc <__register_exitproc+0x20>
  408084:	6828      	ldr	r0, [r5, #0]
  408086:	f7fe ffbd 	bl	407004 <__retarget_lock_release_recursive>
  40808a:	f04f 30ff 	mov.w	r0, #4294967295
  40808e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408092:	bf00      	nop
  408094:	20400850 	.word	0x20400850
  408098:	0040972c 	.word	0x0040972c
  40809c:	004029ed 	.word	0x004029ed

004080a0 <_calloc_r>:
  4080a0:	b510      	push	{r4, lr}
  4080a2:	fb02 f101 	mul.w	r1, r2, r1
  4080a6:	f7fa fca9 	bl	4029fc <_malloc_r>
  4080aa:	4604      	mov	r4, r0
  4080ac:	b1d8      	cbz	r0, 4080e6 <_calloc_r+0x46>
  4080ae:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4080b2:	f022 0203 	bic.w	r2, r2, #3
  4080b6:	3a04      	subs	r2, #4
  4080b8:	2a24      	cmp	r2, #36	; 0x24
  4080ba:	d818      	bhi.n	4080ee <_calloc_r+0x4e>
  4080bc:	2a13      	cmp	r2, #19
  4080be:	d914      	bls.n	4080ea <_calloc_r+0x4a>
  4080c0:	2300      	movs	r3, #0
  4080c2:	2a1b      	cmp	r2, #27
  4080c4:	6003      	str	r3, [r0, #0]
  4080c6:	6043      	str	r3, [r0, #4]
  4080c8:	d916      	bls.n	4080f8 <_calloc_r+0x58>
  4080ca:	2a24      	cmp	r2, #36	; 0x24
  4080cc:	6083      	str	r3, [r0, #8]
  4080ce:	60c3      	str	r3, [r0, #12]
  4080d0:	bf11      	iteee	ne
  4080d2:	f100 0210 	addne.w	r2, r0, #16
  4080d6:	6103      	streq	r3, [r0, #16]
  4080d8:	6143      	streq	r3, [r0, #20]
  4080da:	f100 0218 	addeq.w	r2, r0, #24
  4080de:	2300      	movs	r3, #0
  4080e0:	6013      	str	r3, [r2, #0]
  4080e2:	6053      	str	r3, [r2, #4]
  4080e4:	6093      	str	r3, [r2, #8]
  4080e6:	4620      	mov	r0, r4
  4080e8:	bd10      	pop	{r4, pc}
  4080ea:	4602      	mov	r2, r0
  4080ec:	e7f7      	b.n	4080de <_calloc_r+0x3e>
  4080ee:	2100      	movs	r1, #0
  4080f0:	f7fa ff34 	bl	402f5c <memset>
  4080f4:	4620      	mov	r0, r4
  4080f6:	bd10      	pop	{r4, pc}
  4080f8:	f100 0208 	add.w	r2, r0, #8
  4080fc:	e7ef      	b.n	4080de <_calloc_r+0x3e>
  4080fe:	bf00      	nop

00408100 <_close_r>:
  408100:	b538      	push	{r3, r4, r5, lr}
  408102:	4c07      	ldr	r4, [pc, #28]	; (408120 <_close_r+0x20>)
  408104:	2300      	movs	r3, #0
  408106:	4605      	mov	r5, r0
  408108:	4608      	mov	r0, r1
  40810a:	6023      	str	r3, [r4, #0]
  40810c:	f7fa f820 	bl	402150 <_close>
  408110:	1c43      	adds	r3, r0, #1
  408112:	d000      	beq.n	408116 <_close_r+0x16>
  408114:	bd38      	pop	{r3, r4, r5, pc}
  408116:	6823      	ldr	r3, [r4, #0]
  408118:	2b00      	cmp	r3, #0
  40811a:	d0fb      	beq.n	408114 <_close_r+0x14>
  40811c:	602b      	str	r3, [r5, #0]
  40811e:	bd38      	pop	{r3, r4, r5, pc}
  408120:	20400ea0 	.word	0x20400ea0

00408124 <_fclose_r>:
  408124:	b570      	push	{r4, r5, r6, lr}
  408126:	b159      	cbz	r1, 408140 <_fclose_r+0x1c>
  408128:	4605      	mov	r5, r0
  40812a:	460c      	mov	r4, r1
  40812c:	b110      	cbz	r0, 408134 <_fclose_r+0x10>
  40812e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408130:	2b00      	cmp	r3, #0
  408132:	d03c      	beq.n	4081ae <_fclose_r+0x8a>
  408134:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408136:	07d8      	lsls	r0, r3, #31
  408138:	d505      	bpl.n	408146 <_fclose_r+0x22>
  40813a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40813e:	b92b      	cbnz	r3, 40814c <_fclose_r+0x28>
  408140:	2600      	movs	r6, #0
  408142:	4630      	mov	r0, r6
  408144:	bd70      	pop	{r4, r5, r6, pc}
  408146:	89a3      	ldrh	r3, [r4, #12]
  408148:	0599      	lsls	r1, r3, #22
  40814a:	d53c      	bpl.n	4081c6 <_fclose_r+0xa2>
  40814c:	4621      	mov	r1, r4
  40814e:	4628      	mov	r0, r5
  408150:	f7fe fa90 	bl	406674 <__sflush_r>
  408154:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408156:	4606      	mov	r6, r0
  408158:	b133      	cbz	r3, 408168 <_fclose_r+0x44>
  40815a:	69e1      	ldr	r1, [r4, #28]
  40815c:	4628      	mov	r0, r5
  40815e:	4798      	blx	r3
  408160:	2800      	cmp	r0, #0
  408162:	bfb8      	it	lt
  408164:	f04f 36ff 	movlt.w	r6, #4294967295
  408168:	89a3      	ldrh	r3, [r4, #12]
  40816a:	061a      	lsls	r2, r3, #24
  40816c:	d422      	bmi.n	4081b4 <_fclose_r+0x90>
  40816e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408170:	b141      	cbz	r1, 408184 <_fclose_r+0x60>
  408172:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408176:	4299      	cmp	r1, r3
  408178:	d002      	beq.n	408180 <_fclose_r+0x5c>
  40817a:	4628      	mov	r0, r5
  40817c:	f7fe fc98 	bl	406ab0 <_free_r>
  408180:	2300      	movs	r3, #0
  408182:	6323      	str	r3, [r4, #48]	; 0x30
  408184:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408186:	b121      	cbz	r1, 408192 <_fclose_r+0x6e>
  408188:	4628      	mov	r0, r5
  40818a:	f7fe fc91 	bl	406ab0 <_free_r>
  40818e:	2300      	movs	r3, #0
  408190:	6463      	str	r3, [r4, #68]	; 0x44
  408192:	f7fe fb93 	bl	4068bc <__sfp_lock_acquire>
  408196:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408198:	2200      	movs	r2, #0
  40819a:	07db      	lsls	r3, r3, #31
  40819c:	81a2      	strh	r2, [r4, #12]
  40819e:	d50e      	bpl.n	4081be <_fclose_r+0x9a>
  4081a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4081a2:	f7fe ff2b 	bl	406ffc <__retarget_lock_close_recursive>
  4081a6:	f7fe fb8f 	bl	4068c8 <__sfp_lock_release>
  4081aa:	4630      	mov	r0, r6
  4081ac:	bd70      	pop	{r4, r5, r6, pc}
  4081ae:	f7fe fb59 	bl	406864 <__sinit>
  4081b2:	e7bf      	b.n	408134 <_fclose_r+0x10>
  4081b4:	6921      	ldr	r1, [r4, #16]
  4081b6:	4628      	mov	r0, r5
  4081b8:	f7fe fc7a 	bl	406ab0 <_free_r>
  4081bc:	e7d7      	b.n	40816e <_fclose_r+0x4a>
  4081be:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4081c0:	f7fe ff20 	bl	407004 <__retarget_lock_release_recursive>
  4081c4:	e7ec      	b.n	4081a0 <_fclose_r+0x7c>
  4081c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4081c8:	f7fe ff1a 	bl	407000 <__retarget_lock_acquire_recursive>
  4081cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4081d0:	2b00      	cmp	r3, #0
  4081d2:	d1bb      	bne.n	40814c <_fclose_r+0x28>
  4081d4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4081d6:	f016 0601 	ands.w	r6, r6, #1
  4081da:	d1b1      	bne.n	408140 <_fclose_r+0x1c>
  4081dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4081de:	f7fe ff11 	bl	407004 <__retarget_lock_release_recursive>
  4081e2:	4630      	mov	r0, r6
  4081e4:	bd70      	pop	{r4, r5, r6, pc}
  4081e6:	bf00      	nop

004081e8 <_fstat_r>:
  4081e8:	b538      	push	{r3, r4, r5, lr}
  4081ea:	460b      	mov	r3, r1
  4081ec:	4c07      	ldr	r4, [pc, #28]	; (40820c <_fstat_r+0x24>)
  4081ee:	4605      	mov	r5, r0
  4081f0:	4611      	mov	r1, r2
  4081f2:	4618      	mov	r0, r3
  4081f4:	2300      	movs	r3, #0
  4081f6:	6023      	str	r3, [r4, #0]
  4081f8:	f7f9 ffad 	bl	402156 <_fstat>
  4081fc:	1c43      	adds	r3, r0, #1
  4081fe:	d000      	beq.n	408202 <_fstat_r+0x1a>
  408200:	bd38      	pop	{r3, r4, r5, pc}
  408202:	6823      	ldr	r3, [r4, #0]
  408204:	2b00      	cmp	r3, #0
  408206:	d0fb      	beq.n	408200 <_fstat_r+0x18>
  408208:	602b      	str	r3, [r5, #0]
  40820a:	bd38      	pop	{r3, r4, r5, pc}
  40820c:	20400ea0 	.word	0x20400ea0

00408210 <_isatty_r>:
  408210:	b538      	push	{r3, r4, r5, lr}
  408212:	4c07      	ldr	r4, [pc, #28]	; (408230 <_isatty_r+0x20>)
  408214:	2300      	movs	r3, #0
  408216:	4605      	mov	r5, r0
  408218:	4608      	mov	r0, r1
  40821a:	6023      	str	r3, [r4, #0]
  40821c:	f7f9 ffa0 	bl	402160 <_isatty>
  408220:	1c43      	adds	r3, r0, #1
  408222:	d000      	beq.n	408226 <_isatty_r+0x16>
  408224:	bd38      	pop	{r3, r4, r5, pc}
  408226:	6823      	ldr	r3, [r4, #0]
  408228:	2b00      	cmp	r3, #0
  40822a:	d0fb      	beq.n	408224 <_isatty_r+0x14>
  40822c:	602b      	str	r3, [r5, #0]
  40822e:	bd38      	pop	{r3, r4, r5, pc}
  408230:	20400ea0 	.word	0x20400ea0

00408234 <_lseek_r>:
  408234:	b570      	push	{r4, r5, r6, lr}
  408236:	460d      	mov	r5, r1
  408238:	4c08      	ldr	r4, [pc, #32]	; (40825c <_lseek_r+0x28>)
  40823a:	4611      	mov	r1, r2
  40823c:	4606      	mov	r6, r0
  40823e:	461a      	mov	r2, r3
  408240:	4628      	mov	r0, r5
  408242:	2300      	movs	r3, #0
  408244:	6023      	str	r3, [r4, #0]
  408246:	f7f9 ff8d 	bl	402164 <_lseek>
  40824a:	1c43      	adds	r3, r0, #1
  40824c:	d000      	beq.n	408250 <_lseek_r+0x1c>
  40824e:	bd70      	pop	{r4, r5, r6, pc}
  408250:	6823      	ldr	r3, [r4, #0]
  408252:	2b00      	cmp	r3, #0
  408254:	d0fb      	beq.n	40824e <_lseek_r+0x1a>
  408256:	6033      	str	r3, [r6, #0]
  408258:	bd70      	pop	{r4, r5, r6, pc}
  40825a:	bf00      	nop
  40825c:	20400ea0 	.word	0x20400ea0

00408260 <_read_r>:
  408260:	b570      	push	{r4, r5, r6, lr}
  408262:	460d      	mov	r5, r1
  408264:	4c08      	ldr	r4, [pc, #32]	; (408288 <_read_r+0x28>)
  408266:	4611      	mov	r1, r2
  408268:	4606      	mov	r6, r0
  40826a:	461a      	mov	r2, r3
  40826c:	4628      	mov	r0, r5
  40826e:	2300      	movs	r3, #0
  408270:	6023      	str	r3, [r4, #0]
  408272:	f7f8 fb59 	bl	400928 <_read>
  408276:	1c43      	adds	r3, r0, #1
  408278:	d000      	beq.n	40827c <_read_r+0x1c>
  40827a:	bd70      	pop	{r4, r5, r6, pc}
  40827c:	6823      	ldr	r3, [r4, #0]
  40827e:	2b00      	cmp	r3, #0
  408280:	d0fb      	beq.n	40827a <_read_r+0x1a>
  408282:	6033      	str	r3, [r6, #0]
  408284:	bd70      	pop	{r4, r5, r6, pc}
  408286:	bf00      	nop
  408288:	20400ea0 	.word	0x20400ea0

0040828c <__aeabi_drsub>:
  40828c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408290:	e002      	b.n	408298 <__adddf3>
  408292:	bf00      	nop

00408294 <__aeabi_dsub>:
  408294:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408298 <__adddf3>:
  408298:	b530      	push	{r4, r5, lr}
  40829a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40829e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4082a2:	ea94 0f05 	teq	r4, r5
  4082a6:	bf08      	it	eq
  4082a8:	ea90 0f02 	teqeq	r0, r2
  4082ac:	bf1f      	itttt	ne
  4082ae:	ea54 0c00 	orrsne.w	ip, r4, r0
  4082b2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4082b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4082ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4082be:	f000 80e2 	beq.w	408486 <__adddf3+0x1ee>
  4082c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4082c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4082ca:	bfb8      	it	lt
  4082cc:	426d      	neglt	r5, r5
  4082ce:	dd0c      	ble.n	4082ea <__adddf3+0x52>
  4082d0:	442c      	add	r4, r5
  4082d2:	ea80 0202 	eor.w	r2, r0, r2
  4082d6:	ea81 0303 	eor.w	r3, r1, r3
  4082da:	ea82 0000 	eor.w	r0, r2, r0
  4082de:	ea83 0101 	eor.w	r1, r3, r1
  4082e2:	ea80 0202 	eor.w	r2, r0, r2
  4082e6:	ea81 0303 	eor.w	r3, r1, r3
  4082ea:	2d36      	cmp	r5, #54	; 0x36
  4082ec:	bf88      	it	hi
  4082ee:	bd30      	pophi	{r4, r5, pc}
  4082f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4082f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4082f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4082fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408300:	d002      	beq.n	408308 <__adddf3+0x70>
  408302:	4240      	negs	r0, r0
  408304:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408308:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40830c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408310:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408314:	d002      	beq.n	40831c <__adddf3+0x84>
  408316:	4252      	negs	r2, r2
  408318:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40831c:	ea94 0f05 	teq	r4, r5
  408320:	f000 80a7 	beq.w	408472 <__adddf3+0x1da>
  408324:	f1a4 0401 	sub.w	r4, r4, #1
  408328:	f1d5 0e20 	rsbs	lr, r5, #32
  40832c:	db0d      	blt.n	40834a <__adddf3+0xb2>
  40832e:	fa02 fc0e 	lsl.w	ip, r2, lr
  408332:	fa22 f205 	lsr.w	r2, r2, r5
  408336:	1880      	adds	r0, r0, r2
  408338:	f141 0100 	adc.w	r1, r1, #0
  40833c:	fa03 f20e 	lsl.w	r2, r3, lr
  408340:	1880      	adds	r0, r0, r2
  408342:	fa43 f305 	asr.w	r3, r3, r5
  408346:	4159      	adcs	r1, r3
  408348:	e00e      	b.n	408368 <__adddf3+0xd0>
  40834a:	f1a5 0520 	sub.w	r5, r5, #32
  40834e:	f10e 0e20 	add.w	lr, lr, #32
  408352:	2a01      	cmp	r2, #1
  408354:	fa03 fc0e 	lsl.w	ip, r3, lr
  408358:	bf28      	it	cs
  40835a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40835e:	fa43 f305 	asr.w	r3, r3, r5
  408362:	18c0      	adds	r0, r0, r3
  408364:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408368:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40836c:	d507      	bpl.n	40837e <__adddf3+0xe6>
  40836e:	f04f 0e00 	mov.w	lr, #0
  408372:	f1dc 0c00 	rsbs	ip, ip, #0
  408376:	eb7e 0000 	sbcs.w	r0, lr, r0
  40837a:	eb6e 0101 	sbc.w	r1, lr, r1
  40837e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408382:	d31b      	bcc.n	4083bc <__adddf3+0x124>
  408384:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408388:	d30c      	bcc.n	4083a4 <__adddf3+0x10c>
  40838a:	0849      	lsrs	r1, r1, #1
  40838c:	ea5f 0030 	movs.w	r0, r0, rrx
  408390:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408394:	f104 0401 	add.w	r4, r4, #1
  408398:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40839c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4083a0:	f080 809a 	bcs.w	4084d8 <__adddf3+0x240>
  4083a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4083a8:	bf08      	it	eq
  4083aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4083ae:	f150 0000 	adcs.w	r0, r0, #0
  4083b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4083b6:	ea41 0105 	orr.w	r1, r1, r5
  4083ba:	bd30      	pop	{r4, r5, pc}
  4083bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4083c0:	4140      	adcs	r0, r0
  4083c2:	eb41 0101 	adc.w	r1, r1, r1
  4083c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083ca:	f1a4 0401 	sub.w	r4, r4, #1
  4083ce:	d1e9      	bne.n	4083a4 <__adddf3+0x10c>
  4083d0:	f091 0f00 	teq	r1, #0
  4083d4:	bf04      	itt	eq
  4083d6:	4601      	moveq	r1, r0
  4083d8:	2000      	moveq	r0, #0
  4083da:	fab1 f381 	clz	r3, r1
  4083de:	bf08      	it	eq
  4083e0:	3320      	addeq	r3, #32
  4083e2:	f1a3 030b 	sub.w	r3, r3, #11
  4083e6:	f1b3 0220 	subs.w	r2, r3, #32
  4083ea:	da0c      	bge.n	408406 <__adddf3+0x16e>
  4083ec:	320c      	adds	r2, #12
  4083ee:	dd08      	ble.n	408402 <__adddf3+0x16a>
  4083f0:	f102 0c14 	add.w	ip, r2, #20
  4083f4:	f1c2 020c 	rsb	r2, r2, #12
  4083f8:	fa01 f00c 	lsl.w	r0, r1, ip
  4083fc:	fa21 f102 	lsr.w	r1, r1, r2
  408400:	e00c      	b.n	40841c <__adddf3+0x184>
  408402:	f102 0214 	add.w	r2, r2, #20
  408406:	bfd8      	it	le
  408408:	f1c2 0c20 	rsble	ip, r2, #32
  40840c:	fa01 f102 	lsl.w	r1, r1, r2
  408410:	fa20 fc0c 	lsr.w	ip, r0, ip
  408414:	bfdc      	itt	le
  408416:	ea41 010c 	orrle.w	r1, r1, ip
  40841a:	4090      	lslle	r0, r2
  40841c:	1ae4      	subs	r4, r4, r3
  40841e:	bfa2      	ittt	ge
  408420:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408424:	4329      	orrge	r1, r5
  408426:	bd30      	popge	{r4, r5, pc}
  408428:	ea6f 0404 	mvn.w	r4, r4
  40842c:	3c1f      	subs	r4, #31
  40842e:	da1c      	bge.n	40846a <__adddf3+0x1d2>
  408430:	340c      	adds	r4, #12
  408432:	dc0e      	bgt.n	408452 <__adddf3+0x1ba>
  408434:	f104 0414 	add.w	r4, r4, #20
  408438:	f1c4 0220 	rsb	r2, r4, #32
  40843c:	fa20 f004 	lsr.w	r0, r0, r4
  408440:	fa01 f302 	lsl.w	r3, r1, r2
  408444:	ea40 0003 	orr.w	r0, r0, r3
  408448:	fa21 f304 	lsr.w	r3, r1, r4
  40844c:	ea45 0103 	orr.w	r1, r5, r3
  408450:	bd30      	pop	{r4, r5, pc}
  408452:	f1c4 040c 	rsb	r4, r4, #12
  408456:	f1c4 0220 	rsb	r2, r4, #32
  40845a:	fa20 f002 	lsr.w	r0, r0, r2
  40845e:	fa01 f304 	lsl.w	r3, r1, r4
  408462:	ea40 0003 	orr.w	r0, r0, r3
  408466:	4629      	mov	r1, r5
  408468:	bd30      	pop	{r4, r5, pc}
  40846a:	fa21 f004 	lsr.w	r0, r1, r4
  40846e:	4629      	mov	r1, r5
  408470:	bd30      	pop	{r4, r5, pc}
  408472:	f094 0f00 	teq	r4, #0
  408476:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40847a:	bf06      	itte	eq
  40847c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408480:	3401      	addeq	r4, #1
  408482:	3d01      	subne	r5, #1
  408484:	e74e      	b.n	408324 <__adddf3+0x8c>
  408486:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40848a:	bf18      	it	ne
  40848c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408490:	d029      	beq.n	4084e6 <__adddf3+0x24e>
  408492:	ea94 0f05 	teq	r4, r5
  408496:	bf08      	it	eq
  408498:	ea90 0f02 	teqeq	r0, r2
  40849c:	d005      	beq.n	4084aa <__adddf3+0x212>
  40849e:	ea54 0c00 	orrs.w	ip, r4, r0
  4084a2:	bf04      	itt	eq
  4084a4:	4619      	moveq	r1, r3
  4084a6:	4610      	moveq	r0, r2
  4084a8:	bd30      	pop	{r4, r5, pc}
  4084aa:	ea91 0f03 	teq	r1, r3
  4084ae:	bf1e      	ittt	ne
  4084b0:	2100      	movne	r1, #0
  4084b2:	2000      	movne	r0, #0
  4084b4:	bd30      	popne	{r4, r5, pc}
  4084b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4084ba:	d105      	bne.n	4084c8 <__adddf3+0x230>
  4084bc:	0040      	lsls	r0, r0, #1
  4084be:	4149      	adcs	r1, r1
  4084c0:	bf28      	it	cs
  4084c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4084c6:	bd30      	pop	{r4, r5, pc}
  4084c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4084cc:	bf3c      	itt	cc
  4084ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4084d2:	bd30      	popcc	{r4, r5, pc}
  4084d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4084d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4084dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4084e0:	f04f 0000 	mov.w	r0, #0
  4084e4:	bd30      	pop	{r4, r5, pc}
  4084e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4084ea:	bf1a      	itte	ne
  4084ec:	4619      	movne	r1, r3
  4084ee:	4610      	movne	r0, r2
  4084f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4084f4:	bf1c      	itt	ne
  4084f6:	460b      	movne	r3, r1
  4084f8:	4602      	movne	r2, r0
  4084fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4084fe:	bf06      	itte	eq
  408500:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408504:	ea91 0f03 	teqeq	r1, r3
  408508:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40850c:	bd30      	pop	{r4, r5, pc}
  40850e:	bf00      	nop

00408510 <__aeabi_ui2d>:
  408510:	f090 0f00 	teq	r0, #0
  408514:	bf04      	itt	eq
  408516:	2100      	moveq	r1, #0
  408518:	4770      	bxeq	lr
  40851a:	b530      	push	{r4, r5, lr}
  40851c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408520:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408524:	f04f 0500 	mov.w	r5, #0
  408528:	f04f 0100 	mov.w	r1, #0
  40852c:	e750      	b.n	4083d0 <__adddf3+0x138>
  40852e:	bf00      	nop

00408530 <__aeabi_i2d>:
  408530:	f090 0f00 	teq	r0, #0
  408534:	bf04      	itt	eq
  408536:	2100      	moveq	r1, #0
  408538:	4770      	bxeq	lr
  40853a:	b530      	push	{r4, r5, lr}
  40853c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408540:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408544:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408548:	bf48      	it	mi
  40854a:	4240      	negmi	r0, r0
  40854c:	f04f 0100 	mov.w	r1, #0
  408550:	e73e      	b.n	4083d0 <__adddf3+0x138>
  408552:	bf00      	nop

00408554 <__aeabi_f2d>:
  408554:	0042      	lsls	r2, r0, #1
  408556:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40855a:	ea4f 0131 	mov.w	r1, r1, rrx
  40855e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408562:	bf1f      	itttt	ne
  408564:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408568:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40856c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408570:	4770      	bxne	lr
  408572:	f092 0f00 	teq	r2, #0
  408576:	bf14      	ite	ne
  408578:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40857c:	4770      	bxeq	lr
  40857e:	b530      	push	{r4, r5, lr}
  408580:	f44f 7460 	mov.w	r4, #896	; 0x380
  408584:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408588:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40858c:	e720      	b.n	4083d0 <__adddf3+0x138>
  40858e:	bf00      	nop

00408590 <__aeabi_ul2d>:
  408590:	ea50 0201 	orrs.w	r2, r0, r1
  408594:	bf08      	it	eq
  408596:	4770      	bxeq	lr
  408598:	b530      	push	{r4, r5, lr}
  40859a:	f04f 0500 	mov.w	r5, #0
  40859e:	e00a      	b.n	4085b6 <__aeabi_l2d+0x16>

004085a0 <__aeabi_l2d>:
  4085a0:	ea50 0201 	orrs.w	r2, r0, r1
  4085a4:	bf08      	it	eq
  4085a6:	4770      	bxeq	lr
  4085a8:	b530      	push	{r4, r5, lr}
  4085aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4085ae:	d502      	bpl.n	4085b6 <__aeabi_l2d+0x16>
  4085b0:	4240      	negs	r0, r0
  4085b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4085b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4085ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4085be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4085c2:	f43f aedc 	beq.w	40837e <__adddf3+0xe6>
  4085c6:	f04f 0203 	mov.w	r2, #3
  4085ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4085ce:	bf18      	it	ne
  4085d0:	3203      	addne	r2, #3
  4085d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4085d6:	bf18      	it	ne
  4085d8:	3203      	addne	r2, #3
  4085da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4085de:	f1c2 0320 	rsb	r3, r2, #32
  4085e2:	fa00 fc03 	lsl.w	ip, r0, r3
  4085e6:	fa20 f002 	lsr.w	r0, r0, r2
  4085ea:	fa01 fe03 	lsl.w	lr, r1, r3
  4085ee:	ea40 000e 	orr.w	r0, r0, lr
  4085f2:	fa21 f102 	lsr.w	r1, r1, r2
  4085f6:	4414      	add	r4, r2
  4085f8:	e6c1      	b.n	40837e <__adddf3+0xe6>
  4085fa:	bf00      	nop

004085fc <__aeabi_dmul>:
  4085fc:	b570      	push	{r4, r5, r6, lr}
  4085fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408602:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408606:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40860a:	bf1d      	ittte	ne
  40860c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408610:	ea94 0f0c 	teqne	r4, ip
  408614:	ea95 0f0c 	teqne	r5, ip
  408618:	f000 f8de 	bleq	4087d8 <__aeabi_dmul+0x1dc>
  40861c:	442c      	add	r4, r5
  40861e:	ea81 0603 	eor.w	r6, r1, r3
  408622:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408626:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40862a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40862e:	bf18      	it	ne
  408630:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408638:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40863c:	d038      	beq.n	4086b0 <__aeabi_dmul+0xb4>
  40863e:	fba0 ce02 	umull	ip, lr, r0, r2
  408642:	f04f 0500 	mov.w	r5, #0
  408646:	fbe1 e502 	umlal	lr, r5, r1, r2
  40864a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40864e:	fbe0 e503 	umlal	lr, r5, r0, r3
  408652:	f04f 0600 	mov.w	r6, #0
  408656:	fbe1 5603 	umlal	r5, r6, r1, r3
  40865a:	f09c 0f00 	teq	ip, #0
  40865e:	bf18      	it	ne
  408660:	f04e 0e01 	orrne.w	lr, lr, #1
  408664:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408668:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40866c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408670:	d204      	bcs.n	40867c <__aeabi_dmul+0x80>
  408672:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408676:	416d      	adcs	r5, r5
  408678:	eb46 0606 	adc.w	r6, r6, r6
  40867c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408680:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408684:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408688:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40868c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408690:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408694:	bf88      	it	hi
  408696:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40869a:	d81e      	bhi.n	4086da <__aeabi_dmul+0xde>
  40869c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4086a0:	bf08      	it	eq
  4086a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4086a6:	f150 0000 	adcs.w	r0, r0, #0
  4086aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4086ae:	bd70      	pop	{r4, r5, r6, pc}
  4086b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4086b4:	ea46 0101 	orr.w	r1, r6, r1
  4086b8:	ea40 0002 	orr.w	r0, r0, r2
  4086bc:	ea81 0103 	eor.w	r1, r1, r3
  4086c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4086c4:	bfc2      	ittt	gt
  4086c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4086ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4086ce:	bd70      	popgt	{r4, r5, r6, pc}
  4086d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4086d4:	f04f 0e00 	mov.w	lr, #0
  4086d8:	3c01      	subs	r4, #1
  4086da:	f300 80ab 	bgt.w	408834 <__aeabi_dmul+0x238>
  4086de:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4086e2:	bfde      	ittt	le
  4086e4:	2000      	movle	r0, #0
  4086e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4086ea:	bd70      	pople	{r4, r5, r6, pc}
  4086ec:	f1c4 0400 	rsb	r4, r4, #0
  4086f0:	3c20      	subs	r4, #32
  4086f2:	da35      	bge.n	408760 <__aeabi_dmul+0x164>
  4086f4:	340c      	adds	r4, #12
  4086f6:	dc1b      	bgt.n	408730 <__aeabi_dmul+0x134>
  4086f8:	f104 0414 	add.w	r4, r4, #20
  4086fc:	f1c4 0520 	rsb	r5, r4, #32
  408700:	fa00 f305 	lsl.w	r3, r0, r5
  408704:	fa20 f004 	lsr.w	r0, r0, r4
  408708:	fa01 f205 	lsl.w	r2, r1, r5
  40870c:	ea40 0002 	orr.w	r0, r0, r2
  408710:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408714:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40871c:	fa21 f604 	lsr.w	r6, r1, r4
  408720:	eb42 0106 	adc.w	r1, r2, r6
  408724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408728:	bf08      	it	eq
  40872a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40872e:	bd70      	pop	{r4, r5, r6, pc}
  408730:	f1c4 040c 	rsb	r4, r4, #12
  408734:	f1c4 0520 	rsb	r5, r4, #32
  408738:	fa00 f304 	lsl.w	r3, r0, r4
  40873c:	fa20 f005 	lsr.w	r0, r0, r5
  408740:	fa01 f204 	lsl.w	r2, r1, r4
  408744:	ea40 0002 	orr.w	r0, r0, r2
  408748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40874c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408750:	f141 0100 	adc.w	r1, r1, #0
  408754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408758:	bf08      	it	eq
  40875a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40875e:	bd70      	pop	{r4, r5, r6, pc}
  408760:	f1c4 0520 	rsb	r5, r4, #32
  408764:	fa00 f205 	lsl.w	r2, r0, r5
  408768:	ea4e 0e02 	orr.w	lr, lr, r2
  40876c:	fa20 f304 	lsr.w	r3, r0, r4
  408770:	fa01 f205 	lsl.w	r2, r1, r5
  408774:	ea43 0302 	orr.w	r3, r3, r2
  408778:	fa21 f004 	lsr.w	r0, r1, r4
  40877c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408780:	fa21 f204 	lsr.w	r2, r1, r4
  408784:	ea20 0002 	bic.w	r0, r0, r2
  408788:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40878c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408790:	bf08      	it	eq
  408792:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408796:	bd70      	pop	{r4, r5, r6, pc}
  408798:	f094 0f00 	teq	r4, #0
  40879c:	d10f      	bne.n	4087be <__aeabi_dmul+0x1c2>
  40879e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4087a2:	0040      	lsls	r0, r0, #1
  4087a4:	eb41 0101 	adc.w	r1, r1, r1
  4087a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4087ac:	bf08      	it	eq
  4087ae:	3c01      	subeq	r4, #1
  4087b0:	d0f7      	beq.n	4087a2 <__aeabi_dmul+0x1a6>
  4087b2:	ea41 0106 	orr.w	r1, r1, r6
  4087b6:	f095 0f00 	teq	r5, #0
  4087ba:	bf18      	it	ne
  4087bc:	4770      	bxne	lr
  4087be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4087c2:	0052      	lsls	r2, r2, #1
  4087c4:	eb43 0303 	adc.w	r3, r3, r3
  4087c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4087cc:	bf08      	it	eq
  4087ce:	3d01      	subeq	r5, #1
  4087d0:	d0f7      	beq.n	4087c2 <__aeabi_dmul+0x1c6>
  4087d2:	ea43 0306 	orr.w	r3, r3, r6
  4087d6:	4770      	bx	lr
  4087d8:	ea94 0f0c 	teq	r4, ip
  4087dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4087e0:	bf18      	it	ne
  4087e2:	ea95 0f0c 	teqne	r5, ip
  4087e6:	d00c      	beq.n	408802 <__aeabi_dmul+0x206>
  4087e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4087ec:	bf18      	it	ne
  4087ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4087f2:	d1d1      	bne.n	408798 <__aeabi_dmul+0x19c>
  4087f4:	ea81 0103 	eor.w	r1, r1, r3
  4087f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4087fc:	f04f 0000 	mov.w	r0, #0
  408800:	bd70      	pop	{r4, r5, r6, pc}
  408802:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408806:	bf06      	itte	eq
  408808:	4610      	moveq	r0, r2
  40880a:	4619      	moveq	r1, r3
  40880c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408810:	d019      	beq.n	408846 <__aeabi_dmul+0x24a>
  408812:	ea94 0f0c 	teq	r4, ip
  408816:	d102      	bne.n	40881e <__aeabi_dmul+0x222>
  408818:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40881c:	d113      	bne.n	408846 <__aeabi_dmul+0x24a>
  40881e:	ea95 0f0c 	teq	r5, ip
  408822:	d105      	bne.n	408830 <__aeabi_dmul+0x234>
  408824:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408828:	bf1c      	itt	ne
  40882a:	4610      	movne	r0, r2
  40882c:	4619      	movne	r1, r3
  40882e:	d10a      	bne.n	408846 <__aeabi_dmul+0x24a>
  408830:	ea81 0103 	eor.w	r1, r1, r3
  408834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408838:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40883c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408840:	f04f 0000 	mov.w	r0, #0
  408844:	bd70      	pop	{r4, r5, r6, pc}
  408846:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40884a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40884e:	bd70      	pop	{r4, r5, r6, pc}

00408850 <__aeabi_ddiv>:
  408850:	b570      	push	{r4, r5, r6, lr}
  408852:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408856:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40885a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40885e:	bf1d      	ittte	ne
  408860:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408864:	ea94 0f0c 	teqne	r4, ip
  408868:	ea95 0f0c 	teqne	r5, ip
  40886c:	f000 f8a7 	bleq	4089be <__aeabi_ddiv+0x16e>
  408870:	eba4 0405 	sub.w	r4, r4, r5
  408874:	ea81 0e03 	eor.w	lr, r1, r3
  408878:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40887c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408880:	f000 8088 	beq.w	408994 <__aeabi_ddiv+0x144>
  408884:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408888:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40888c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408890:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408894:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408898:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40889c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4088a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4088a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4088a8:	429d      	cmp	r5, r3
  4088aa:	bf08      	it	eq
  4088ac:	4296      	cmpeq	r6, r2
  4088ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4088b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4088b6:	d202      	bcs.n	4088be <__aeabi_ddiv+0x6e>
  4088b8:	085b      	lsrs	r3, r3, #1
  4088ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4088be:	1ab6      	subs	r6, r6, r2
  4088c0:	eb65 0503 	sbc.w	r5, r5, r3
  4088c4:	085b      	lsrs	r3, r3, #1
  4088c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4088ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4088ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4088d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4088d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4088da:	bf22      	ittt	cs
  4088dc:	1ab6      	subcs	r6, r6, r2
  4088de:	4675      	movcs	r5, lr
  4088e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4088e4:	085b      	lsrs	r3, r3, #1
  4088e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4088ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4088ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4088f2:	bf22      	ittt	cs
  4088f4:	1ab6      	subcs	r6, r6, r2
  4088f6:	4675      	movcs	r5, lr
  4088f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4088fc:	085b      	lsrs	r3, r3, #1
  4088fe:	ea4f 0232 	mov.w	r2, r2, rrx
  408902:	ebb6 0e02 	subs.w	lr, r6, r2
  408906:	eb75 0e03 	sbcs.w	lr, r5, r3
  40890a:	bf22      	ittt	cs
  40890c:	1ab6      	subcs	r6, r6, r2
  40890e:	4675      	movcs	r5, lr
  408910:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408914:	085b      	lsrs	r3, r3, #1
  408916:	ea4f 0232 	mov.w	r2, r2, rrx
  40891a:	ebb6 0e02 	subs.w	lr, r6, r2
  40891e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408922:	bf22      	ittt	cs
  408924:	1ab6      	subcs	r6, r6, r2
  408926:	4675      	movcs	r5, lr
  408928:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40892c:	ea55 0e06 	orrs.w	lr, r5, r6
  408930:	d018      	beq.n	408964 <__aeabi_ddiv+0x114>
  408932:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408936:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40893a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40893e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408942:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408946:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40894a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40894e:	d1c0      	bne.n	4088d2 <__aeabi_ddiv+0x82>
  408950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408954:	d10b      	bne.n	40896e <__aeabi_ddiv+0x11e>
  408956:	ea41 0100 	orr.w	r1, r1, r0
  40895a:	f04f 0000 	mov.w	r0, #0
  40895e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408962:	e7b6      	b.n	4088d2 <__aeabi_ddiv+0x82>
  408964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408968:	bf04      	itt	eq
  40896a:	4301      	orreq	r1, r0
  40896c:	2000      	moveq	r0, #0
  40896e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408972:	bf88      	it	hi
  408974:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408978:	f63f aeaf 	bhi.w	4086da <__aeabi_dmul+0xde>
  40897c:	ebb5 0c03 	subs.w	ip, r5, r3
  408980:	bf04      	itt	eq
  408982:	ebb6 0c02 	subseq.w	ip, r6, r2
  408986:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40898a:	f150 0000 	adcs.w	r0, r0, #0
  40898e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408992:	bd70      	pop	{r4, r5, r6, pc}
  408994:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408998:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40899c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4089a0:	bfc2      	ittt	gt
  4089a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4089a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4089aa:	bd70      	popgt	{r4, r5, r6, pc}
  4089ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4089b0:	f04f 0e00 	mov.w	lr, #0
  4089b4:	3c01      	subs	r4, #1
  4089b6:	e690      	b.n	4086da <__aeabi_dmul+0xde>
  4089b8:	ea45 0e06 	orr.w	lr, r5, r6
  4089bc:	e68d      	b.n	4086da <__aeabi_dmul+0xde>
  4089be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4089c2:	ea94 0f0c 	teq	r4, ip
  4089c6:	bf08      	it	eq
  4089c8:	ea95 0f0c 	teqeq	r5, ip
  4089cc:	f43f af3b 	beq.w	408846 <__aeabi_dmul+0x24a>
  4089d0:	ea94 0f0c 	teq	r4, ip
  4089d4:	d10a      	bne.n	4089ec <__aeabi_ddiv+0x19c>
  4089d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4089da:	f47f af34 	bne.w	408846 <__aeabi_dmul+0x24a>
  4089de:	ea95 0f0c 	teq	r5, ip
  4089e2:	f47f af25 	bne.w	408830 <__aeabi_dmul+0x234>
  4089e6:	4610      	mov	r0, r2
  4089e8:	4619      	mov	r1, r3
  4089ea:	e72c      	b.n	408846 <__aeabi_dmul+0x24a>
  4089ec:	ea95 0f0c 	teq	r5, ip
  4089f0:	d106      	bne.n	408a00 <__aeabi_ddiv+0x1b0>
  4089f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4089f6:	f43f aefd 	beq.w	4087f4 <__aeabi_dmul+0x1f8>
  4089fa:	4610      	mov	r0, r2
  4089fc:	4619      	mov	r1, r3
  4089fe:	e722      	b.n	408846 <__aeabi_dmul+0x24a>
  408a00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408a04:	bf18      	it	ne
  408a06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408a0a:	f47f aec5 	bne.w	408798 <__aeabi_dmul+0x19c>
  408a0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408a12:	f47f af0d 	bne.w	408830 <__aeabi_dmul+0x234>
  408a16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408a1a:	f47f aeeb 	bne.w	4087f4 <__aeabi_dmul+0x1f8>
  408a1e:	e712      	b.n	408846 <__aeabi_dmul+0x24a>

00408a20 <__gedf2>:
  408a20:	f04f 3cff 	mov.w	ip, #4294967295
  408a24:	e006      	b.n	408a34 <__cmpdf2+0x4>
  408a26:	bf00      	nop

00408a28 <__ledf2>:
  408a28:	f04f 0c01 	mov.w	ip, #1
  408a2c:	e002      	b.n	408a34 <__cmpdf2+0x4>
  408a2e:	bf00      	nop

00408a30 <__cmpdf2>:
  408a30:	f04f 0c01 	mov.w	ip, #1
  408a34:	f84d cd04 	str.w	ip, [sp, #-4]!
  408a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408a44:	bf18      	it	ne
  408a46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408a4a:	d01b      	beq.n	408a84 <__cmpdf2+0x54>
  408a4c:	b001      	add	sp, #4
  408a4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408a52:	bf0c      	ite	eq
  408a54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408a58:	ea91 0f03 	teqne	r1, r3
  408a5c:	bf02      	ittt	eq
  408a5e:	ea90 0f02 	teqeq	r0, r2
  408a62:	2000      	moveq	r0, #0
  408a64:	4770      	bxeq	lr
  408a66:	f110 0f00 	cmn.w	r0, #0
  408a6a:	ea91 0f03 	teq	r1, r3
  408a6e:	bf58      	it	pl
  408a70:	4299      	cmppl	r1, r3
  408a72:	bf08      	it	eq
  408a74:	4290      	cmpeq	r0, r2
  408a76:	bf2c      	ite	cs
  408a78:	17d8      	asrcs	r0, r3, #31
  408a7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408a7e:	f040 0001 	orr.w	r0, r0, #1
  408a82:	4770      	bx	lr
  408a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408a8c:	d102      	bne.n	408a94 <__cmpdf2+0x64>
  408a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408a92:	d107      	bne.n	408aa4 <__cmpdf2+0x74>
  408a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408a9c:	d1d6      	bne.n	408a4c <__cmpdf2+0x1c>
  408a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408aa2:	d0d3      	beq.n	408a4c <__cmpdf2+0x1c>
  408aa4:	f85d 0b04 	ldr.w	r0, [sp], #4
  408aa8:	4770      	bx	lr
  408aaa:	bf00      	nop

00408aac <__aeabi_cdrcmple>:
  408aac:	4684      	mov	ip, r0
  408aae:	4610      	mov	r0, r2
  408ab0:	4662      	mov	r2, ip
  408ab2:	468c      	mov	ip, r1
  408ab4:	4619      	mov	r1, r3
  408ab6:	4663      	mov	r3, ip
  408ab8:	e000      	b.n	408abc <__aeabi_cdcmpeq>
  408aba:	bf00      	nop

00408abc <__aeabi_cdcmpeq>:
  408abc:	b501      	push	{r0, lr}
  408abe:	f7ff ffb7 	bl	408a30 <__cmpdf2>
  408ac2:	2800      	cmp	r0, #0
  408ac4:	bf48      	it	mi
  408ac6:	f110 0f00 	cmnmi.w	r0, #0
  408aca:	bd01      	pop	{r0, pc}

00408acc <__aeabi_dcmpeq>:
  408acc:	f84d ed08 	str.w	lr, [sp, #-8]!
  408ad0:	f7ff fff4 	bl	408abc <__aeabi_cdcmpeq>
  408ad4:	bf0c      	ite	eq
  408ad6:	2001      	moveq	r0, #1
  408ad8:	2000      	movne	r0, #0
  408ada:	f85d fb08 	ldr.w	pc, [sp], #8
  408ade:	bf00      	nop

00408ae0 <__aeabi_dcmplt>:
  408ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
  408ae4:	f7ff ffea 	bl	408abc <__aeabi_cdcmpeq>
  408ae8:	bf34      	ite	cc
  408aea:	2001      	movcc	r0, #1
  408aec:	2000      	movcs	r0, #0
  408aee:	f85d fb08 	ldr.w	pc, [sp], #8
  408af2:	bf00      	nop

00408af4 <__aeabi_dcmple>:
  408af4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408af8:	f7ff ffe0 	bl	408abc <__aeabi_cdcmpeq>
  408afc:	bf94      	ite	ls
  408afe:	2001      	movls	r0, #1
  408b00:	2000      	movhi	r0, #0
  408b02:	f85d fb08 	ldr.w	pc, [sp], #8
  408b06:	bf00      	nop

00408b08 <__aeabi_dcmpge>:
  408b08:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b0c:	f7ff ffce 	bl	408aac <__aeabi_cdrcmple>
  408b10:	bf94      	ite	ls
  408b12:	2001      	movls	r0, #1
  408b14:	2000      	movhi	r0, #0
  408b16:	f85d fb08 	ldr.w	pc, [sp], #8
  408b1a:	bf00      	nop

00408b1c <__aeabi_dcmpgt>:
  408b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408b20:	f7ff ffc4 	bl	408aac <__aeabi_cdrcmple>
  408b24:	bf34      	ite	cc
  408b26:	2001      	movcc	r0, #1
  408b28:	2000      	movcs	r0, #0
  408b2a:	f85d fb08 	ldr.w	pc, [sp], #8
  408b2e:	bf00      	nop

00408b30 <__aeabi_dcmpun>:
  408b30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b38:	d102      	bne.n	408b40 <__aeabi_dcmpun+0x10>
  408b3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408b3e:	d10a      	bne.n	408b56 <__aeabi_dcmpun+0x26>
  408b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b48:	d102      	bne.n	408b50 <__aeabi_dcmpun+0x20>
  408b4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408b4e:	d102      	bne.n	408b56 <__aeabi_dcmpun+0x26>
  408b50:	f04f 0000 	mov.w	r0, #0
  408b54:	4770      	bx	lr
  408b56:	f04f 0001 	mov.w	r0, #1
  408b5a:	4770      	bx	lr

00408b5c <__aeabi_d2iz>:
  408b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408b64:	d215      	bcs.n	408b92 <__aeabi_d2iz+0x36>
  408b66:	d511      	bpl.n	408b8c <__aeabi_d2iz+0x30>
  408b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408b70:	d912      	bls.n	408b98 <__aeabi_d2iz+0x3c>
  408b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408b82:	fa23 f002 	lsr.w	r0, r3, r2
  408b86:	bf18      	it	ne
  408b88:	4240      	negne	r0, r0
  408b8a:	4770      	bx	lr
  408b8c:	f04f 0000 	mov.w	r0, #0
  408b90:	4770      	bx	lr
  408b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408b96:	d105      	bne.n	408ba4 <__aeabi_d2iz+0x48>
  408b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408b9c:	bf08      	it	eq
  408b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408ba2:	4770      	bx	lr
  408ba4:	f04f 0000 	mov.w	r0, #0
  408ba8:	4770      	bx	lr
  408baa:	bf00      	nop

00408bac <__aeabi_uldivmod>:
  408bac:	b953      	cbnz	r3, 408bc4 <__aeabi_uldivmod+0x18>
  408bae:	b94a      	cbnz	r2, 408bc4 <__aeabi_uldivmod+0x18>
  408bb0:	2900      	cmp	r1, #0
  408bb2:	bf08      	it	eq
  408bb4:	2800      	cmpeq	r0, #0
  408bb6:	bf1c      	itt	ne
  408bb8:	f04f 31ff 	movne.w	r1, #4294967295
  408bbc:	f04f 30ff 	movne.w	r0, #4294967295
  408bc0:	f000 b97a 	b.w	408eb8 <__aeabi_idiv0>
  408bc4:	f1ad 0c08 	sub.w	ip, sp, #8
  408bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408bcc:	f000 f806 	bl	408bdc <__udivmoddi4>
  408bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
  408bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408bd8:	b004      	add	sp, #16
  408bda:	4770      	bx	lr

00408bdc <__udivmoddi4>:
  408bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408be0:	468c      	mov	ip, r1
  408be2:	460d      	mov	r5, r1
  408be4:	4604      	mov	r4, r0
  408be6:	9e08      	ldr	r6, [sp, #32]
  408be8:	2b00      	cmp	r3, #0
  408bea:	d151      	bne.n	408c90 <__udivmoddi4+0xb4>
  408bec:	428a      	cmp	r2, r1
  408bee:	4617      	mov	r7, r2
  408bf0:	d96d      	bls.n	408cce <__udivmoddi4+0xf2>
  408bf2:	fab2 fe82 	clz	lr, r2
  408bf6:	f1be 0f00 	cmp.w	lr, #0
  408bfa:	d00b      	beq.n	408c14 <__udivmoddi4+0x38>
  408bfc:	f1ce 0c20 	rsb	ip, lr, #32
  408c00:	fa01 f50e 	lsl.w	r5, r1, lr
  408c04:	fa20 fc0c 	lsr.w	ip, r0, ip
  408c08:	fa02 f70e 	lsl.w	r7, r2, lr
  408c0c:	ea4c 0c05 	orr.w	ip, ip, r5
  408c10:	fa00 f40e 	lsl.w	r4, r0, lr
  408c14:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  408c18:	0c25      	lsrs	r5, r4, #16
  408c1a:	fbbc f8fa 	udiv	r8, ip, sl
  408c1e:	fa1f f987 	uxth.w	r9, r7
  408c22:	fb0a cc18 	mls	ip, sl, r8, ip
  408c26:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  408c2a:	fb08 f309 	mul.w	r3, r8, r9
  408c2e:	42ab      	cmp	r3, r5
  408c30:	d90a      	bls.n	408c48 <__udivmoddi4+0x6c>
  408c32:	19ed      	adds	r5, r5, r7
  408c34:	f108 32ff 	add.w	r2, r8, #4294967295
  408c38:	f080 8123 	bcs.w	408e82 <__udivmoddi4+0x2a6>
  408c3c:	42ab      	cmp	r3, r5
  408c3e:	f240 8120 	bls.w	408e82 <__udivmoddi4+0x2a6>
  408c42:	f1a8 0802 	sub.w	r8, r8, #2
  408c46:	443d      	add	r5, r7
  408c48:	1aed      	subs	r5, r5, r3
  408c4a:	b2a4      	uxth	r4, r4
  408c4c:	fbb5 f0fa 	udiv	r0, r5, sl
  408c50:	fb0a 5510 	mls	r5, sl, r0, r5
  408c54:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408c58:	fb00 f909 	mul.w	r9, r0, r9
  408c5c:	45a1      	cmp	r9, r4
  408c5e:	d909      	bls.n	408c74 <__udivmoddi4+0x98>
  408c60:	19e4      	adds	r4, r4, r7
  408c62:	f100 33ff 	add.w	r3, r0, #4294967295
  408c66:	f080 810a 	bcs.w	408e7e <__udivmoddi4+0x2a2>
  408c6a:	45a1      	cmp	r9, r4
  408c6c:	f240 8107 	bls.w	408e7e <__udivmoddi4+0x2a2>
  408c70:	3802      	subs	r0, #2
  408c72:	443c      	add	r4, r7
  408c74:	eba4 0409 	sub.w	r4, r4, r9
  408c78:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408c7c:	2100      	movs	r1, #0
  408c7e:	2e00      	cmp	r6, #0
  408c80:	d061      	beq.n	408d46 <__udivmoddi4+0x16a>
  408c82:	fa24 f40e 	lsr.w	r4, r4, lr
  408c86:	2300      	movs	r3, #0
  408c88:	6034      	str	r4, [r6, #0]
  408c8a:	6073      	str	r3, [r6, #4]
  408c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408c90:	428b      	cmp	r3, r1
  408c92:	d907      	bls.n	408ca4 <__udivmoddi4+0xc8>
  408c94:	2e00      	cmp	r6, #0
  408c96:	d054      	beq.n	408d42 <__udivmoddi4+0x166>
  408c98:	2100      	movs	r1, #0
  408c9a:	e886 0021 	stmia.w	r6, {r0, r5}
  408c9e:	4608      	mov	r0, r1
  408ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408ca4:	fab3 f183 	clz	r1, r3
  408ca8:	2900      	cmp	r1, #0
  408caa:	f040 808e 	bne.w	408dca <__udivmoddi4+0x1ee>
  408cae:	42ab      	cmp	r3, r5
  408cb0:	d302      	bcc.n	408cb8 <__udivmoddi4+0xdc>
  408cb2:	4282      	cmp	r2, r0
  408cb4:	f200 80fa 	bhi.w	408eac <__udivmoddi4+0x2d0>
  408cb8:	1a84      	subs	r4, r0, r2
  408cba:	eb65 0503 	sbc.w	r5, r5, r3
  408cbe:	2001      	movs	r0, #1
  408cc0:	46ac      	mov	ip, r5
  408cc2:	2e00      	cmp	r6, #0
  408cc4:	d03f      	beq.n	408d46 <__udivmoddi4+0x16a>
  408cc6:	e886 1010 	stmia.w	r6, {r4, ip}
  408cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408cce:	b912      	cbnz	r2, 408cd6 <__udivmoddi4+0xfa>
  408cd0:	2701      	movs	r7, #1
  408cd2:	fbb7 f7f2 	udiv	r7, r7, r2
  408cd6:	fab7 fe87 	clz	lr, r7
  408cda:	f1be 0f00 	cmp.w	lr, #0
  408cde:	d134      	bne.n	408d4a <__udivmoddi4+0x16e>
  408ce0:	1beb      	subs	r3, r5, r7
  408ce2:	0c3a      	lsrs	r2, r7, #16
  408ce4:	fa1f fc87 	uxth.w	ip, r7
  408ce8:	2101      	movs	r1, #1
  408cea:	fbb3 f8f2 	udiv	r8, r3, r2
  408cee:	0c25      	lsrs	r5, r4, #16
  408cf0:	fb02 3318 	mls	r3, r2, r8, r3
  408cf4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408cf8:	fb0c f308 	mul.w	r3, ip, r8
  408cfc:	42ab      	cmp	r3, r5
  408cfe:	d907      	bls.n	408d10 <__udivmoddi4+0x134>
  408d00:	19ed      	adds	r5, r5, r7
  408d02:	f108 30ff 	add.w	r0, r8, #4294967295
  408d06:	d202      	bcs.n	408d0e <__udivmoddi4+0x132>
  408d08:	42ab      	cmp	r3, r5
  408d0a:	f200 80d1 	bhi.w	408eb0 <__udivmoddi4+0x2d4>
  408d0e:	4680      	mov	r8, r0
  408d10:	1aed      	subs	r5, r5, r3
  408d12:	b2a3      	uxth	r3, r4
  408d14:	fbb5 f0f2 	udiv	r0, r5, r2
  408d18:	fb02 5510 	mls	r5, r2, r0, r5
  408d1c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408d20:	fb0c fc00 	mul.w	ip, ip, r0
  408d24:	45a4      	cmp	ip, r4
  408d26:	d907      	bls.n	408d38 <__udivmoddi4+0x15c>
  408d28:	19e4      	adds	r4, r4, r7
  408d2a:	f100 33ff 	add.w	r3, r0, #4294967295
  408d2e:	d202      	bcs.n	408d36 <__udivmoddi4+0x15a>
  408d30:	45a4      	cmp	ip, r4
  408d32:	f200 80b8 	bhi.w	408ea6 <__udivmoddi4+0x2ca>
  408d36:	4618      	mov	r0, r3
  408d38:	eba4 040c 	sub.w	r4, r4, ip
  408d3c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408d40:	e79d      	b.n	408c7e <__udivmoddi4+0xa2>
  408d42:	4631      	mov	r1, r6
  408d44:	4630      	mov	r0, r6
  408d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408d4a:	f1ce 0420 	rsb	r4, lr, #32
  408d4e:	fa05 f30e 	lsl.w	r3, r5, lr
  408d52:	fa07 f70e 	lsl.w	r7, r7, lr
  408d56:	fa20 f804 	lsr.w	r8, r0, r4
  408d5a:	0c3a      	lsrs	r2, r7, #16
  408d5c:	fa25 f404 	lsr.w	r4, r5, r4
  408d60:	ea48 0803 	orr.w	r8, r8, r3
  408d64:	fbb4 f1f2 	udiv	r1, r4, r2
  408d68:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408d6c:	fb02 4411 	mls	r4, r2, r1, r4
  408d70:	fa1f fc87 	uxth.w	ip, r7
  408d74:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408d78:	fb01 f30c 	mul.w	r3, r1, ip
  408d7c:	42ab      	cmp	r3, r5
  408d7e:	fa00 f40e 	lsl.w	r4, r0, lr
  408d82:	d909      	bls.n	408d98 <__udivmoddi4+0x1bc>
  408d84:	19ed      	adds	r5, r5, r7
  408d86:	f101 30ff 	add.w	r0, r1, #4294967295
  408d8a:	f080 808a 	bcs.w	408ea2 <__udivmoddi4+0x2c6>
  408d8e:	42ab      	cmp	r3, r5
  408d90:	f240 8087 	bls.w	408ea2 <__udivmoddi4+0x2c6>
  408d94:	3902      	subs	r1, #2
  408d96:	443d      	add	r5, r7
  408d98:	1aeb      	subs	r3, r5, r3
  408d9a:	fa1f f588 	uxth.w	r5, r8
  408d9e:	fbb3 f0f2 	udiv	r0, r3, r2
  408da2:	fb02 3310 	mls	r3, r2, r0, r3
  408da6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408daa:	fb00 f30c 	mul.w	r3, r0, ip
  408dae:	42ab      	cmp	r3, r5
  408db0:	d907      	bls.n	408dc2 <__udivmoddi4+0x1e6>
  408db2:	19ed      	adds	r5, r5, r7
  408db4:	f100 38ff 	add.w	r8, r0, #4294967295
  408db8:	d26f      	bcs.n	408e9a <__udivmoddi4+0x2be>
  408dba:	42ab      	cmp	r3, r5
  408dbc:	d96d      	bls.n	408e9a <__udivmoddi4+0x2be>
  408dbe:	3802      	subs	r0, #2
  408dc0:	443d      	add	r5, r7
  408dc2:	1aeb      	subs	r3, r5, r3
  408dc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408dc8:	e78f      	b.n	408cea <__udivmoddi4+0x10e>
  408dca:	f1c1 0720 	rsb	r7, r1, #32
  408dce:	fa22 f807 	lsr.w	r8, r2, r7
  408dd2:	408b      	lsls	r3, r1
  408dd4:	fa05 f401 	lsl.w	r4, r5, r1
  408dd8:	ea48 0303 	orr.w	r3, r8, r3
  408ddc:	fa20 fe07 	lsr.w	lr, r0, r7
  408de0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408de4:	40fd      	lsrs	r5, r7
  408de6:	ea4e 0e04 	orr.w	lr, lr, r4
  408dea:	fbb5 f9fc 	udiv	r9, r5, ip
  408dee:	ea4f 441e 	mov.w	r4, lr, lsr #16
  408df2:	fb0c 5519 	mls	r5, ip, r9, r5
  408df6:	fa1f f883 	uxth.w	r8, r3
  408dfa:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408dfe:	fb09 f408 	mul.w	r4, r9, r8
  408e02:	42ac      	cmp	r4, r5
  408e04:	fa02 f201 	lsl.w	r2, r2, r1
  408e08:	fa00 fa01 	lsl.w	sl, r0, r1
  408e0c:	d908      	bls.n	408e20 <__udivmoddi4+0x244>
  408e0e:	18ed      	adds	r5, r5, r3
  408e10:	f109 30ff 	add.w	r0, r9, #4294967295
  408e14:	d243      	bcs.n	408e9e <__udivmoddi4+0x2c2>
  408e16:	42ac      	cmp	r4, r5
  408e18:	d941      	bls.n	408e9e <__udivmoddi4+0x2c2>
  408e1a:	f1a9 0902 	sub.w	r9, r9, #2
  408e1e:	441d      	add	r5, r3
  408e20:	1b2d      	subs	r5, r5, r4
  408e22:	fa1f fe8e 	uxth.w	lr, lr
  408e26:	fbb5 f0fc 	udiv	r0, r5, ip
  408e2a:	fb0c 5510 	mls	r5, ip, r0, r5
  408e2e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  408e32:	fb00 f808 	mul.w	r8, r0, r8
  408e36:	45a0      	cmp	r8, r4
  408e38:	d907      	bls.n	408e4a <__udivmoddi4+0x26e>
  408e3a:	18e4      	adds	r4, r4, r3
  408e3c:	f100 35ff 	add.w	r5, r0, #4294967295
  408e40:	d229      	bcs.n	408e96 <__udivmoddi4+0x2ba>
  408e42:	45a0      	cmp	r8, r4
  408e44:	d927      	bls.n	408e96 <__udivmoddi4+0x2ba>
  408e46:	3802      	subs	r0, #2
  408e48:	441c      	add	r4, r3
  408e4a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408e4e:	eba4 0408 	sub.w	r4, r4, r8
  408e52:	fba0 8902 	umull	r8, r9, r0, r2
  408e56:	454c      	cmp	r4, r9
  408e58:	46c6      	mov	lr, r8
  408e5a:	464d      	mov	r5, r9
  408e5c:	d315      	bcc.n	408e8a <__udivmoddi4+0x2ae>
  408e5e:	d012      	beq.n	408e86 <__udivmoddi4+0x2aa>
  408e60:	b156      	cbz	r6, 408e78 <__udivmoddi4+0x29c>
  408e62:	ebba 030e 	subs.w	r3, sl, lr
  408e66:	eb64 0405 	sbc.w	r4, r4, r5
  408e6a:	fa04 f707 	lsl.w	r7, r4, r7
  408e6e:	40cb      	lsrs	r3, r1
  408e70:	431f      	orrs	r7, r3
  408e72:	40cc      	lsrs	r4, r1
  408e74:	6037      	str	r7, [r6, #0]
  408e76:	6074      	str	r4, [r6, #4]
  408e78:	2100      	movs	r1, #0
  408e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408e7e:	4618      	mov	r0, r3
  408e80:	e6f8      	b.n	408c74 <__udivmoddi4+0x98>
  408e82:	4690      	mov	r8, r2
  408e84:	e6e0      	b.n	408c48 <__udivmoddi4+0x6c>
  408e86:	45c2      	cmp	sl, r8
  408e88:	d2ea      	bcs.n	408e60 <__udivmoddi4+0x284>
  408e8a:	ebb8 0e02 	subs.w	lr, r8, r2
  408e8e:	eb69 0503 	sbc.w	r5, r9, r3
  408e92:	3801      	subs	r0, #1
  408e94:	e7e4      	b.n	408e60 <__udivmoddi4+0x284>
  408e96:	4628      	mov	r0, r5
  408e98:	e7d7      	b.n	408e4a <__udivmoddi4+0x26e>
  408e9a:	4640      	mov	r0, r8
  408e9c:	e791      	b.n	408dc2 <__udivmoddi4+0x1e6>
  408e9e:	4681      	mov	r9, r0
  408ea0:	e7be      	b.n	408e20 <__udivmoddi4+0x244>
  408ea2:	4601      	mov	r1, r0
  408ea4:	e778      	b.n	408d98 <__udivmoddi4+0x1bc>
  408ea6:	3802      	subs	r0, #2
  408ea8:	443c      	add	r4, r7
  408eaa:	e745      	b.n	408d38 <__udivmoddi4+0x15c>
  408eac:	4608      	mov	r0, r1
  408eae:	e708      	b.n	408cc2 <__udivmoddi4+0xe6>
  408eb0:	f1a8 0802 	sub.w	r8, r8, #2
  408eb4:	443d      	add	r5, r7
  408eb6:	e72b      	b.n	408d10 <__udivmoddi4+0x134>

00408eb8 <__aeabi_idiv0>:
  408eb8:	4770      	bx	lr
  408eba:	bf00      	nop

00408ebc <p_uc_charset10x14>:
	...
  408ed8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408ee8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408ef8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408f08:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408f18:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408f28:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408f38:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408f48:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408f60:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408f70:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408f80:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408f90:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408fa0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408fb0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408fc0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408fd0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408fe8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408ff8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  409008:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  409018:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  409028:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  409038:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  409048:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  409058:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  409068:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  409078:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  409088:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  409098:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4090a8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4090b8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4090c8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4090d8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4090e8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4090f8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  409108:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  409118:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  409128:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  409138:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  409148:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  409158:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  409168:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  409178:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409188:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  409198:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4091a8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4091b8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4091c8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4091d8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4091e8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4091f8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  409208:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  409218:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  409228:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  409238:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  409248:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  409258:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  409268:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409278:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  409288:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  409298:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4092a8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4092b8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4092c8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4092d8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4092e8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4092f8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  409308:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  409318:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  409328:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  409338:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  409348:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  409358:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  409368:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  409378:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  409388:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  409398:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4093a8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4093b8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4093c8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4093d8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4093e8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4093f8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409408:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  409418:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  409428:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  409438:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  409448:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  409458:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  409468:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  409478:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  409488:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  409498:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4094a8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4094b8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4094c8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4094d8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4094e8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4094f8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409508:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409518:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409528:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409538:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409548:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409558:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409568:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409578:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  409588:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  409598:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4095a8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4095b8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4095c8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4095d8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4095e8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4095f8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409608:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409618:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409628:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409638:	fcff fcff 000d 0a05 004b 0000 1932 0000     ........K...2...
  409648:	008b 0e00 0008 3280 0205 030a 2003 0f02     .......2..... ..
  409658:	0a0f 0000 0000 1818 2020 0000 0000 0a00     ........  ......
  409668:	0000 0202 0000 1818 0000 0003 0000 0000     ................
  409678:	0002 1801 1e1e 1e1e 1e1e 1e1e 1e1e 1e1e     ................
  409688:	1e1e 0000 0000 0000 0000 0000 0000 0000     ................
  409698:	0000 0000 6425 3a20 6425 6420 2065 6425     ....%d :%d de %d
  4096a8:	6d20 6e69 002e 0000 4341 4241 554f 4120      min....ACABOU A
  4096b8:	4c20 5641 4741 4d45 5320 5545 4320 524f      LAVAGEM SEU COR
  4096c8:	4f4e 0000 0d0a 616d 5458 756f 6863 6420     NO....maXTouch d
  4096d8:	7461 2061 5355 5241 2054 7274 6e61 6d73     ata USART transm
  4096e8:	7469 6574 0a72 000d 724e 203a 3125 2c64     itter...Nr: %1d,
  4096f8:	5820 253a 6434 202c 3a59 3425 2c64 5320      X:%4d, Y:%4d, S
  409708:	6174 7574 3a73 7830 3225 2078 6f63 766e     tatus:0x%2x conv
  409718:	5820 253a 6433 5920 253a 6433 0d0a 0000      X:%3d Y:%3d....
  409728:	6425 0020                                   %d .

0040972c <_global_impure_ptr>:
  40972c:	0018 2040 4e49 0046 6e69 0066 414e 004e     ..@ INF.inf.NAN.
  40973c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40974c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40975c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40976c:	296c 0000 0030 0000                         l)..0...

00409774 <blanks.7223>:
  409774:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409784 <zeroes.7224>:
  409784:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409794 <blanks.7217>:
  409794:	2020 2020 2020 2020 2020 2020 2020 2020                     

004097a4 <zeroes.7218>:
  4097a4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4097b4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4097c4:	0043 0000 4f50 4953 0058 0000               C...POSIX...

004097d0 <__mprec_bigtens>:
  4097d0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4097e0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4097f0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004097f8 <__mprec_tens>:
  4097f8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409808:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409818:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409828:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409838:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409848:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409858:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409868:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409878:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409888:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409898:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4098a8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4098b8:	9db4 79d9 7843 44ea                         ...yCx.D

004098c0 <p05.6055>:
  4098c0:	0005 0000 0019 0000 007d 0000               ........}...

004098cc <_ctype_>:
  4098cc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4098dc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4098ec:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4098fc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40990c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40991c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40992c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40993c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40994c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004099d0 <_init>:
  4099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099d2:	bf00      	nop
  4099d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099d6:	bc08      	pop	{r3}
  4099d8:	469e      	mov	lr, r3
  4099da:	4770      	bx	lr

004099dc <__init_array_start>:
  4099dc:	004056d5 	.word	0x004056d5

004099e0 <__frame_dummy_init_array_entry>:
  4099e0:	0040018d                                ..@.

004099e4 <_fini>:
  4099e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4099e6:	bf00      	nop
  4099e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4099ea:	bc08      	pop	{r3}
  4099ec:	469e      	mov	lr, r3
  4099ee:	4770      	bx	lr

004099f0 <__fini_array_start>:
  4099f0:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <last_state.11268>:
20400010:	00ff 0000                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	0e7c 2040                                   |.@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	7f95 0040 70f9 0040 0000 0000 98cc 0040     ..@..p@.......@.
20400944:	96ac 0040 9750 0040 9750 0040 9750 0040     ..@.P.@.P.@.P.@.
20400954:	9750 0040 9750 0040 9750 0040 9750 0040     P.@.P.@.P.@.P.@.
20400964:	9750 0040 9750 0040 ffff ffff ffff ffff     P.@.P.@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
