

================================================================
== Vivado HLS Report for 'get_12th_segment_Loo'
================================================================
* Date:           Wed Mar 18 11:36:06 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7362|     7362| 0.368 ms | 0.368 ms |  7362|  7362|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_12th_segment_label2  |     7360|     7360|         2|          1|          1|  7360|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      20|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      20|    112|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_75_p2                        |     +    |      0|  0|  17|          13|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_69_p2                |   icmp   |      0|  0|  13|          13|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          32|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |bottom_data_V_blk_n      |   9|          2|    1|          2|
    |eroded_data_V_blk_n      |   9|          2|    1|          2|
    |i_0_i_i_reg_58           |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   18|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_i_reg_58           |  13|   0|   13|          0|
    |icmp_ln11_reg_81         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_start               |  in |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_done                | out |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_idle                | out |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|ap_ready               | out |    1| ap_ctrl_hs | get_12th_segment_Loo | return value |
|eroded_data_V_dout     |  in |    8|   ap_fifo  |     eroded_data_V    |    pointer   |
|eroded_data_V_empty_n  |  in |    1|   ap_fifo  |     eroded_data_V    |    pointer   |
|eroded_data_V_read     | out |    1|   ap_fifo  |     eroded_data_V    |    pointer   |
|bottom_data_V_din      | out |    8|   ap_fifo  |     bottom_data_V    |    pointer   |
|bottom_data_V_full_n   |  in |    1|   ap_fifo  |     bottom_data_V    |    pointer   |
|bottom_data_V_write    | out |    1|   ap_fifo  |     bottom_data_V    |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

