# multiplexer
This repository contains the VHDL/Verilog design and simulation files for an 8-to-1 multiplexer (MUX). An 8:1 multiplexer selects one of 8 input lines and forwards the selected input to a single output line based on a 3-bit selector input.
