// Seed: 2086726899
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    output wor id_4,
    input wand id_5,
    input supply0 id_6
);
  assign id_3 = 1;
  wire id_8, id_9, \id_10 , id_11;
  wire id_12;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    output tri id_8,
    input wor id_9
);
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_1,
      id_1,
      id_6,
      id_2
  );
  wire id_11;
endmodule
