# synchronous-fifo
Verilog-based design and verification of a parameterized synchronous FIFO with full/empty detection and overflow/underflow handling.
