begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2015 Landon Fuller<landon@landonf.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer,  *    without modification.  * 2. Redistributions in binary form must reproduce at minimum a disclaimer  *    similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any  *    redistribution must be conditioned upon including a substantially  *    similar Disclaimer requirement for further binary redistribution.  *  * NO WARRANTY  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT  * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY  * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL  * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,  * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER  * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF  * THE POSSIBILITY OF SUCH DAMAGES.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Resource specifications and register maps for Broadcom PCI/PCIe cores   * configured as PCI-BHND bridges.  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/pci/bhnd_pcireg.h>
end_include

begin_include
include|#
directive|include
file|<dev/bhnd/cores/pcie2/bhnd_pcie2_reg.h>
end_include

begin_include
include|#
directive|include
file|"bhndbvar.h"
end_include

begin_include
include|#
directive|include
file|"bhndb_pcireg.h"
end_include

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v0
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v1_pci
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v1_pcie
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v2
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v3
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * Define a bhndb_hw match entry.  *   * @param _name The entry name.  * @param _vers The configuration version associated with this entry.  */
end_comment

begin_define
define|#
directive|define
name|BHNDB_HW_MATCH
parameter_list|(
name|_name
parameter_list|,
name|_vers
parameter_list|,
modifier|...
parameter_list|)
value|{				\ 	.name		= _name,					\ 	.hw_reqs	= _BHNDB_HW_REQ_ARRAY(__VA_ARGS__),		\ 	.num_hw_reqs	= (sizeof(_BHNDB_HW_REQ_ARRAY(__VA_ARGS__)) /	\ 	    sizeof(_BHNDB_HW_REQ_ARRAY(__VA_ARGS__)[0])),		\ 	.cfg		=&bhndb_pci_hwcfg_ ## _vers			\ }
end_define

begin_define
define|#
directive|define
name|_BHNDB_HW_REQ_ARRAY
parameter_list|(
modifier|...
parameter_list|)
value|(struct bhnd_core_match[]) { __VA_ARGS__ }
end_define

begin_comment
comment|/**  * Generic PCI-SIBA bridge configuration usable with all known siba(4)-based  * PCI devices; this configuration is adequate for enumerating a bridged  * siba(4) bus to determine the full hardware configuration.  *   * @par Compatibility  * - Compatible with PCI_V0, PCI_V1, PCI_V2, and PCI_V3 devices.  * - Compatible with siba(4) bus enumeration.  * - Compatible with bcma(4) bus enumeration if the ChipCommon core is mapped  *   at the default enumeration address (0x18000000).  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_siba_generic_hwcfg
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_CONTROL
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
comment|/* DMA unsupported under generic configuration */
operator|.
name|dma_translations
operator|=
name|NULL
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * Generic PCI-BCMA bridge configuration usable with all known bcma(4)-based  * PCI devices; this configuration is adequate for enumerating a bridged  * bcma(4) bus to determine the full hardware configuration.  *  * @par Compatibility  * - Compatible with PCI_V1, PCI_V2, and PCI_V3 devices.  * - Compatible with both siba(4) and bcma(4) bus enumeration.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_bcma_generic_hwcfg
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_CONTROL
block|, 			}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x3000: chipc core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_CC
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
comment|/* DMA unsupported under generic configuration */
operator|.
name|dma_translations
operator|=
name|NULL
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * Hardware configuration tables for Broadcom HND PCI NICs.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|bhndb_hw
name|bhndb_pci_generic_hw_table
index|[]
init|=
block|{
comment|/* PCI/V0 WLAN */
name|BHNDB_HW_MATCH
argument_list|(
literal|"PCI/v0 WLAN"
argument_list|,
name|v0
argument_list|,
comment|/* PCI Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_PCI
argument_list|)
operator|,
name|BHND_MATCH_CORE_REV
argument_list|(
name|HWREV_LTE
argument_list|(
name|BHNDB_PCI_V0_MAX_PCI_HWREV
argument_list|)
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_PCI
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
block|,
comment|/* 802.11 Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
block|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_WLAN
argument_list|)
block|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
block|),
comment|/* PCI/V1 WLAN */
name|BHNDB_HW_MATCH
argument_list|(
literal|"PCI/v1 WLAN"
argument_list|,
name|v1_pci
argument_list|,
comment|/* PCI Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_PCI
argument_list|)
operator|,
name|BHND_MATCH_CORE_REV
argument_list|(
name|HWREV_GTE
argument_list|(
name|BHNDB_PCI_V1_MIN_PCI_HWREV
argument_list|)
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_PCI
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
block|,
comment|/* 802.11 Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
block|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_WLAN
argument_list|)
block|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
init|)
decl_stmt|,
comment|/* PCIE/V1 WLAN */
name|BHNDB_HW_MATCH
argument_list|(
literal|"PCIe/v1 WLAN"
argument_list|,
name|v1_pcie
argument_list|,
comment|/* PCIe Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_PCIE
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_PCIE
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_decl_stmt

begin_operator
operator|,
end_operator

begin_comment
comment|/* ChipCommon (revision<= 31) */
end_comment

begin_block
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_CC
argument_list|)
operator|,
name|BHND_MATCH_CORE_REV
argument_list|(
name|HWREV_LTE
argument_list|(
name|BHNDB_PCI_V1_MAX_CHIPC_HWREV
argument_list|)
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_CC
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_block

begin_operator
operator|,
end_operator

begin_comment
comment|/* 802.11 Core */
end_comment

begin_block
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_WLAN
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_block

begin_operator
unit|)
operator|,
end_operator

begin_comment
comment|/* PCIE/V2 WLAN */
end_comment

begin_expr_stmt
name|BHNDB_HW_MATCH
argument_list|(
literal|"PCIe/v2 WLAN"
argument_list|,
name|v2
argument_list|,
comment|/* PCIe Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_PCIE
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_PCIE
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_expr_stmt

begin_operator
operator|,
end_operator

begin_comment
comment|/* ChipCommon (revision>= 32) */
end_comment

begin_block
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_CC
argument_list|)
operator|,
name|BHND_MATCH_CORE_REV
argument_list|(
name|HWREV_GTE
argument_list|(
name|BHNDB_PCI_V2_MIN_CHIPC_HWREV
argument_list|)
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_CC
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_block

begin_operator
operator|,
end_operator

begin_comment
comment|/* 802.11 Core */
end_comment

begin_block
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_WLAN
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_block

begin_operator
unit|)
operator|,
end_operator

begin_comment
comment|/* PCIE/V3 WLAN */
end_comment

begin_expr_stmt
name|BHNDB_HW_MATCH
argument_list|(
literal|"PCIe-Gen2/v3 WLAN"
argument_list|,
name|v3
argument_list|,
comment|/* PCIe Gen2 Core */
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_ID
argument_list|(
name|BHND_COREID_PCIE2
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_PCIE
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_expr_stmt

begin_operator
operator|,
end_operator

begin_comment
comment|/* 802.11 Core */
end_comment

begin_block
block|{
name|BHND_MATCH_CORE_VENDOR
argument_list|(
name|BHND_MFGID_BCM
argument_list|)
operator|,
name|BHND_MATCH_CORE_CLASS
argument_list|(
name|BHND_DEVCLASS_WLAN
argument_list|)
operator|,
name|BHND_MATCH_CORE_UNIT
argument_list|(
literal|0
argument_list|)
block|}
end_block

begin_operator
unit|)
operator|,
end_operator

begin_block
block|{
name|NULL
operator|,
name|NULL
operator|,
literal|0
operator|,
name|NULL
block|}
end_block

begin_comment
unit|};
comment|/**  * PCI_V0 hardware configuration.  *   * Applies to:  * - PCI (cid=0x804, revision<= 12)  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v0
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V0_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V0_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V0_BAR0_WIN0_CONTROL
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1000: sprom shadow */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_SPROM
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V0_BAR0_SPROM_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V0_BAR0_SPROM_SIZE
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1800: pci core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V0_BAR0_PCIREG_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V0_BAR0_PCIREG_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_PCI
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
operator|.
name|dma_translations
operator|=
operator|(
specifier|const
expr|struct
name|bhnd_dma_translation
index|[]
operator|)
block|{
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCI_DMA32_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCI_DMA32_MASK
block|,
operator|.
name|addrext_mask
operator|=
name|BHND_PCI_DMA32_MASK
block|}
block|,
name|BHND_DMA_TRANSLATION_TABLE_END
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * PCI_V1 (PCI-only) hardware configuration (PCI version)  *   * Applies to:  * - PCI (cid=0x804, revision>= 13)  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v1_pci
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_CONTROL
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1000: sprom shadow */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_SPROM
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_SPROM_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_SPROM_SIZE
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x2000: pci core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_PCIREG_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_PCIREG_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_PCI
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x3000: chipc core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_CC
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
operator|.
name|dma_translations
operator|=
operator|(
specifier|const
expr|struct
name|bhnd_dma_translation
index|[]
operator|)
block|{
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCI_DMA32_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCI_DMA32_MASK
block|,
operator|.
name|addrext_mask
operator|=
name|BHND_PCI_DMA32_MASK
block|}
block|,
name|BHND_DMA_TRANSLATION_TABLE_END
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * PCI_V1 hardware configuration (PCIE version).  *   * Applies to:  * - PCIE (cid=0x820) with ChipCommon (revision<= 31)  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v1_pcie
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V1_BAR0_WIN0_CONTROL
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1000: sprom shadow */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_SPROM
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_SPROM_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_SPROM_SIZE
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x2000: pci core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_PCIREG_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_PCIREG_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_PCIE
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x3000: chipc core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V1_BAR0_CCREGS_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_CC
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
operator|.
name|dma_translations
operator|=
operator|(
specifier|const
expr|struct
name|bhnd_dma_translation
index|[]
operator|)
block|{
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCIE_DMA32_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCIE_DMA32_MASK
block|,
operator|.
name|addrext_mask
operator|=
name|BHND_PCIE_DMA32_MASK
block|}
block|,
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCIE_DMA64_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCIE_DMA64_MASK
block|,
operator|.
name|addrext_mask
operator|=
literal|0
block|}
block|,
name|BHND_DMA_TRANSLATION_TABLE_END
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * PCI_V2 hardware configuration.  *   * Applies to:  * - PCIE (cid=0x820) with ChipCommon (revision>= 32)  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v2
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V2_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V2_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V2_BAR0_WIN0_CONTROL
block|, 			}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V2_BAR0_WIN1_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V2_BAR0_WIN1_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V2_BAR0_WIN1_CONTROL
block|, 			}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x2000: pcie core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V2_BAR0_PCIREG_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V2_BAR0_PCIREG_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_PCIE
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x3000: chipc core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V2_BAR0_CCREGS_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V2_BAR0_CCREGS_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_CC
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
operator|.
name|dma_translations
operator|=
operator|(
specifier|const
expr|struct
name|bhnd_dma_translation
index|[]
operator|)
block|{
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCIE_DMA32_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCIE_DMA32_MASK
block|,
operator|.
name|addrext_mask
operator|=
name|BHND_PCIE_DMA32_MASK
block|}
block|,
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCIE_DMA64_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCIE_DMA64_MASK
block|,
operator|.
name|addrext_mask
operator|=
literal|0
block|}
block|,
name|BHND_DMA_TRANSLATION_TABLE_END
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  * PCI_V3 hardware configuration.  *   * Applies to:  * - PCIE2 (cid=0x83c)  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|bhndb_hwcfg
name|bhndb_pci_hwcfg_v3
init|=
block|{
operator|.
name|resource_specs
operator|=
operator|(
specifier|const
expr|struct
name|resource_spec
index|[]
operator|)
block|{
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
operator|.
name|register_windows
operator|=
operator|(
specifier|const
expr|struct
name|bhndb_regwin
index|[]
operator|)
block|{
comment|/* bar0+0x0000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V3_BAR0_WIN0_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V3_BAR0_WIN0_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V3_BAR0_WIN0_CONTROL
block|, 			}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x1000: configurable backplane window */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_DYN
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V3_BAR0_WIN1_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V3_BAR0_WIN1_SIZE
block|,
operator|.
name|d
operator|.
name|dyn
operator|=
block|{
operator|.
name|cfg_offset
operator|=
name|BHNDB_PCI_V3_BAR0_WIN1_CONTROL
block|, 			}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x2000: pcie core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V3_BAR0_PCIREG_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V3_BAR0_PCIREG_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_PCIE
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
comment|/* bar0+0x3000: chipc core registers */
block|{
operator|.
name|win_type
operator|=
name|BHNDB_REGWIN_T_CORE
block|,
operator|.
name|win_offset
operator|=
name|BHNDB_PCI_V3_BAR0_CCREGS_OFFSET
block|,
operator|.
name|win_size
operator|=
name|BHNDB_PCI_V3_BAR0_CCREGS_SIZE
block|,
operator|.
name|d
operator|.
name|core
operator|=
block|{
operator|.
name|class
operator|=
name|BHND_DEVCLASS_CC
block|,
operator|.
name|unit
operator|=
literal|0
block|,
operator|.
name|port
operator|=
literal|0
block|,
operator|.
name|region
operator|=
literal|0
block|,
operator|.
name|port_type
operator|=
name|BHND_PORT_DEVICE
block|}
block|,
operator|.
name|res
operator|=
block|{
name|SYS_RES_MEMORY
block|,
name|PCIR_BAR
argument_list|(
literal|0
argument_list|)
block|}
block|}
block|,
name|BHNDB_REGWIN_TABLE_END
block|}
block|,
operator|.
name|dma_translations
operator|=
operator|(
specifier|const
expr|struct
name|bhnd_dma_translation
index|[]
operator|)
block|{
block|{
operator|.
name|base_addr
operator|=
name|BHND_PCIE2_DMA64_TRANSLATION
block|,
operator|.
name|addr_mask
operator|=
operator|~
name|BHND_PCIE2_DMA64_MASK
block|,
operator|.
name|addrext_mask
operator|=
literal|0
block|}
block|,
name|BHND_DMA_TRANSLATION_TABLE_END
block|}
block|}
decl_stmt|;
end_decl_stmt

end_unit

