
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Dec  4 18:43:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.715 ; gain = 466.836
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:121]
WARNING: [Synth 8-11065] parameter 'WRITE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:124]
WARNING: [Synth 8-11065] parameter 'READ' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:127]
INFO: [Synth 8-11241] undeclared symbol 'command_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:83]
INFO: [Synth 8-11241] undeclared symbol 'input_ch_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:84]
INFO: [Synth 8-11241] undeclared symbol 'output_ch_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:85]
INFO: [Synth 8-11241] undeclared symbol 'feature_length_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:86]
INFO: [Synth 8-11241] undeclared symbol 'f_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:88]
INFO: [Synth 8-11241] undeclared symbol 'b_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:89]
INFO: [Synth 8-11241] undeclared symbol 'cal_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:90]
INFO: [Synth 8-11241] undeclared symbol 'tx_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:91]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:5]
INFO: [Synth 8-6157] synthesizing module 'interface_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_m_interface' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_m_interface' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
WARNING: [Synth 8-7071] port 'single_read_done' of module 'axi_m_interface' is unconnected for instance 'u_axi_m_interface' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
WARNING: [Synth 8-7023] instance 'u_axi_m_interface' of module 'axi_m_interface' has 35 connections declared, but only 34 given [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_debouncing' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receive_debouncing' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:3]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_buffer_64bit' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_64bit' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_64bit' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_buffer_64bit' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Convert_32to8' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Convert_32to8' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmit_debouncing' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmit_debouncing' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:4]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'host_decoder' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
WARNING: [Synth 8-7071] port 'm00_axi_wlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
WARNING: [Synth 8-7071] port 'm00_axi_rlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
WARNING: [Synth 8-7023] instance 'u_host_decoder_top' of module 'host_decoder_top' has 29 connections declared, but only 27 given [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_0' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_0' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/mig_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig_dram' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/mig_dram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (27) of module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:870]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (27) of module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:893]
INFO: [Synth 8-6157] synthesizing module 'axi_subsystem' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_32_to_axilite' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_32_to_axilite' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_1' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_1' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_to_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_apb' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-28972-BOOK-PDMLPL2P14/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_subsystem' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'interface_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'compute_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/compute_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_conv' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_conv' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:1]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_module' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'command' does not match port width (3) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'input_ch' does not match port width (9) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'output_ch' does not match port width (9) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'feature_length' does not match port width (6) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_apb' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_apb.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'command' does not match port width (3) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'input_ch' does not match port width (9) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'output_ch' does not match port width (9) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:119]
WARNING: [Synth 8-689] width (1) of port connection 'feature_length' does not match port width (6) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:120]
INFO: [Synth 8-6155] done synthesizing module 'conv_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/compute_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:5]
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:461]
WARNING: [Synth 8-3848] Net TxD in module/entity axi_m_interface does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:29]
WARNING: [Synth 8-3848] Net single_read_done in module/entity axi_m_interface does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:32]
WARNING: [Synth 8-3848] Net host_axi_awlen in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:249]
WARNING: [Synth 8-3848] Net host_axi_awsize in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:250]
WARNING: [Synth 8-3848] Net host_axi_awburst in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:251]
WARNING: [Synth 8-3848] Net host_axi_awlock in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:252]
WARNING: [Synth 8-3848] Net host_axi_awcache in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:253]
WARNING: [Synth 8-3848] Net host_axi_awqos in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:255]
WARNING: [Synth 8-3848] Net host_axi_arlen in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:267]
WARNING: [Synth 8-3848] Net host_axi_arsize in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:268]
WARNING: [Synth 8-3848] Net host_axi_arburst in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:269]
WARNING: [Synth 8-3848] Net host_axi_arlock in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:270]
WARNING: [Synth 8-3848] Net host_axi_arcache in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:271]
WARNING: [Synth 8-3848] Net host_axi_arqos in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:273]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:282]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:287]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:290]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:302]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:307]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:310]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:320]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:325]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:328]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:340]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:345]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:348]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:358]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:363]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:366]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:378]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:383]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:386]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'acc_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "acc_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'input_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "input_buf_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'bias_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "bias_buf_reg" dissolved into registers
WARNING: [Synth 8-3848] Net vdma0_m_axis_mm2s_tready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:71]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:74]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tkeep in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:75]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tuser in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:76]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tvalid in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:77]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tlast in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:79]
WARNING: [Synth 8-3848] Net vdma2_m_axis_mm2s_tready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:100]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:103]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tkeep in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:104]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tuser in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:105]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tvalid in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:106]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tlast in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:108]
WARNING: [Synth 8-3848] Net fc_apb_pready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:45]
WARNING: [Synth 8-3848] Net fc_apb_prdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:46]
WARNING: [Synth 8-3848] Net fc_apb_pslverr in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:47]
WARNING: [Synth 8-3848] Net pool_apb_pready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:63]
WARNING: [Synth 8-3848] Net pool_apb_prdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:64]
WARNING: [Synth 8-3848] Net pool_apb_pslverr in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:65]
WARNING: [Synth 8-7129] Port PADDR[1] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TUSER in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port conv_start in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port t_done in module transmit_debouncing is either unconnected or has no load
WARNING: [Synth 8-7129] Port TxD in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port single_read_done in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port RxD in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module axi_m_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 4886.637 ; gain = 4253.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 4886.637 ; gain = 4253.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 4886.637 ; gain = 4253.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4886.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5467.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 5467.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '3.077' specified during out-of-context synthesis of instance 'u_interface_top/u_mig' at clock pin 'sys_clk_i' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_datapath0' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_to_axilite' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 5469.688 ; gain = 4836.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 5469.688 ; gain = 4836.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 93).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_datapath0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_mig. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 5469.688 ; gain = 4836.809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state__reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIFO_buffer_64bit'
WARNING: [Synth 8-3936] Found unconnected internal register 'data_temp_reg' and it is trimmed from '32' to '24' bits. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:25]

*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Dec  4 18:51:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1101.574 ; gain = 467.465
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:121]
WARNING: [Synth 8-11065] parameter 'WRITE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:124]
WARNING: [Synth 8-11065] parameter 'READ' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:127]
INFO: [Synth 8-11241] undeclared symbol 'command_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:83]
INFO: [Synth 8-11241] undeclared symbol 'input_ch_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:84]
INFO: [Synth 8-11241] undeclared symbol 'output_ch_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:85]
INFO: [Synth 8-11241] undeclared symbol 'feature_length_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:86]
INFO: [Synth 8-11241] undeclared symbol 'f_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:88]
INFO: [Synth 8-11241] undeclared symbol 'b_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:89]
INFO: [Synth 8-11241] undeclared symbol 'cal_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:90]
INFO: [Synth 8-11241] undeclared symbol 'tx_done_wire', assumed default net type 'wire' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:91]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:5]
INFO: [Synth 8-6157] synthesizing module 'interface_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_m_interface' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_m_interface' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
WARNING: [Synth 8-7071] port 'single_read_done' of module 'axi_m_interface' is unconnected for instance 'u_axi_m_interface' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
WARNING: [Synth 8-7023] instance 'u_axi_m_interface' of module 'axi_m_interface' has 35 connections declared, but only 34 given [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_debouncing' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receive_debouncing' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:3]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_buffer_64bit' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_64bit' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_64bit' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_buffer_64bit' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Convert_32to8' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Convert_32to8' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmit_debouncing' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmit_debouncing' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:4]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'host_decoder' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
WARNING: [Synth 8-7071] port 'm00_axi_wlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
WARNING: [Synth 8-7071] port 'm00_axi_rlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
WARNING: [Synth 8-7023] instance 'u_host_decoder_top' of module 'host_decoder_top' has 29 connections declared, but only 27 given [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:555]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_0' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_0' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/mig_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig_dram' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/mig_dram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (27) of module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:870]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (27) of module 'mig_dram' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:893]
INFO: [Synth 8-6157] synthesizing module 'axi_subsystem' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_32_to_axilite' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_32_to_axilite' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_1' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_1' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_to_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_apb' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-2540-BOOK-PDMLPL2P14/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_subsystem' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'interface_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'compute_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/compute_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_top' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_conv' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_conv' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:1]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_module' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'command' does not match port width (3) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'input_ch' does not match port width (9) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'output_ch' does not match port width (9) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'feature_length' does not match port width (6) of module 'conv_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_apb' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_apb.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'command' does not match port width (3) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'input_ch' does not match port width (9) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'output_ch' does not match port width (9) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:119]
WARNING: [Synth 8-689] width (1) of port connection 'feature_length' does not match port width (6) of module 'conv_apb' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:120]
INFO: [Synth 8-6155] done synthesizing module 'conv_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_top' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/compute_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:5]
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:461]
WARNING: [Synth 8-3848] Net TxD in module/entity axi_m_interface does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:29]
WARNING: [Synth 8-3848] Net single_read_done in module/entity axi_m_interface does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:32]
WARNING: [Synth 8-3848] Net host_axi_awlen in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:249]
WARNING: [Synth 8-3848] Net host_axi_awsize in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:250]
WARNING: [Synth 8-3848] Net host_axi_awburst in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:251]
WARNING: [Synth 8-3848] Net host_axi_awlock in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:252]
WARNING: [Synth 8-3848] Net host_axi_awcache in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:253]
WARNING: [Synth 8-3848] Net host_axi_awqos in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:255]
WARNING: [Synth 8-3848] Net host_axi_arlen in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:267]
WARNING: [Synth 8-3848] Net host_axi_arsize in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:268]
WARNING: [Synth 8-3848] Net host_axi_arburst in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:269]
WARNING: [Synth 8-3848] Net host_axi_arlock in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:270]
WARNING: [Synth 8-3848] Net host_axi_arcache in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:271]
WARNING: [Synth 8-3848] Net host_axi_arqos in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:273]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:282]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:287]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:290]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:302]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:307]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:310]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:320]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:325]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:328]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:340]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:345]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:348]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:358]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:363]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:366]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:378]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:383]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/interface_top.v:386]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'acc_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "acc_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'input_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "input_buf_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'bias_buf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "bias_buf_reg" dissolved into registers
WARNING: [Synth 8-3848] Net vdma0_m_axis_mm2s_tready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:71]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:74]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tkeep in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:75]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tuser in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:76]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tvalid in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:77]
WARNING: [Synth 8-3848] Net vdma0_s_axis_s2mm_tlast in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:79]
WARNING: [Synth 8-3848] Net vdma2_m_axis_mm2s_tready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:100]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:103]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tkeep in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:104]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tuser in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:105]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tvalid in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:106]
WARNING: [Synth 8-3848] Net vdma2_s_axis_s2mm_tlast in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:108]
WARNING: [Synth 8-3848] Net fc_apb_pready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:45]
WARNING: [Synth 8-3848] Net fc_apb_prdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:46]
WARNING: [Synth 8-3848] Net fc_apb_pslverr in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:47]
WARNING: [Synth 8-3848] Net pool_apb_pready in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:63]
WARNING: [Synth 8-3848] Net pool_apb_prdata in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:64]
WARNING: [Synth 8-3848] Net pool_apb_pslverr in module/entity main does not have driver. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/main.v:65]
WARNING: [Synth 8-7129] Port PADDR[1] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module conv_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TUSER in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port conv_start in module conv_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[31] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[30] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[29] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[28] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[27] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[26] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[25] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[24] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[23] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[22] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[21] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[20] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[19] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[18] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[17] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[16] in module conv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port t_done in module transmit_debouncing is either unconnected or has no load
WARNING: [Synth 8-7129] Port TxD in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port single_read_done in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port RxD in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module axi_m_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RLAST in module axi_m_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 4899.047 ; gain = 4264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 4899.047 ; gain = 4264.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 4899.047 ; gain = 4264.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4899.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Finished Parsing XDC File [c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 5484.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 5484.141 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '3.077' specified during out-of-context synthesis of instance 'u_interface_top/u_mig' at clock pin 'sys_clk_i' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_datapath0' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_to_axilite' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 5486.133 ; gain = 4852.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 5486.133 ; gain = 4852.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  {c:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc}, line 93).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_datapath0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_mig. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 5486.133 ; gain = 4852.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state__reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIFO_buffer_64bit'
WARNING: [Synth 8-3936] Found unconnected internal register 'data_temp_reg' and it is trimmed from '32' to '24' bits. [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/provided/ip/uart/rtl/Convert_32to8.v:25]
