<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part337.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part339.htm">Next &gt;</a></p><p class="s32" style="padding-top: 12pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark376">&zwnj;</a>Verilog</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_FP_MULT_ADD <span style=" color: #000;">ACX_FP_MULT_ADD #(</span></p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_size   (fp_size   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_exp_size (fp_exp_size ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.subtract   (subtract   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.accumulate  (accumulate  ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.in_reg_enable (in_reg_enable ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.pipeline_regs (pipeline_regs )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_clk     (user_i_clk     ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_a    (user_i_din_a    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_b    (user_i_din_b    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_c    (user_i_din_c    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_d    (user_i_din_d    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_ac_ce (user_i_in_reg_ac_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_bd_ce (user_i_in_reg_bd_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn (user_i_in_reg_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce (user_i_pipeline_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_load    (user_i_load    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_status   (user_o_status   )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_FP_MULT_ADD <span style=" color: #000;">ACX_FP_MULT_ADD #(</span></p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_size   (fp_size   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_exp_size (fp_exp_size ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.subtract   (subtract   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.accumulate  (accumulate  ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.in_reg_enable (in_reg_enable ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.pipeline_regs (pipeline_regs )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_clk     (user_i_clk     ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_a    (user_i_din_a    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_b    (user_i_din_b    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_c    (user_i_din_c    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_d    (user_i_din_d    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_ac_ce (user_i_in_reg_ac_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_bd_ce (user_i_in_reg_bd_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn (user_i_in_reg_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce (user_i_pipeline_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_load    (user_i_load    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_status   (user_o_status   )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"/><p class="s37" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">// Verilog template for ACX_FP_MULT_ADD <span style=" color: #000;">ACX_FP_MULT_ADD #(</span></p><p style="padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_size   (fp_size   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.fp_exp_size (fp_exp_size ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.subtract   (subtract   ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.accumulate  (accumulate  ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.in_reg_enable (in_reg_enable ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.pipeline_regs (pipeline_regs )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">) instance_name (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_clk     (user_i_clk     ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_a    (user_i_din_a    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_b    (user_i_din_b    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_c    (user_i_din_c    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_din_d    (user_i_din_d    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_ac_ce (user_i_in_reg_ac_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_bd_ce (user_i_in_reg_bd_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_in_reg_rstn (user_i_in_reg_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_ce (user_i_pipeline_ce ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_pipeline_rstn (user_i_pipeline_rstn ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.i_load    (user_i_load    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_dout    (user_o_dout    ),</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">.o_status   (user_o_status   )</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="241" alt="image" src="Image_371.png"/></span></p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_FP_MULT_ADD component ACX_FP_MULT_ADD is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_size      : integer := <span style=" color: #090;">16</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_exp_size    : integer := <span style=" color: #090;">5</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">subtract     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span></p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_a      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_b      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_c      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_FP_MULT_ADD component ACX_FP_MULT_ADD is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_size      : integer := <span style=" color: #090;">16</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_exp_size    : integer := <span style=" color: #090;">5</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">subtract     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span></p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_a      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_b      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_c      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_FP_MULT_ADD component ACX_FP_MULT_ADD is</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">generic (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_size      : integer := <span style=" color: #090;">16</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">fp_exp_size    : integer := <span style=" color: #090;">5</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">subtract     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">accumulate     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">in_reg_enable   : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">pipeline_regs   : integer := <span style=" color: #090;">0</span></p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">port (</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_clk       : in std_logic;</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_a      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_b      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">i_din_c      : in std_logic_vector( fp_size-<span style=" color: #090;">1 </span>downto <span style=" color: #090;">0 </span>);</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part337.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part339.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
