
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Mon Jul  1 11:00:43 2024

Design Information
------------------

Command line:   map -i 8_bit_counter_impl1_syn.udb -pdc C:/Users/julianstj/Deskt
     op/WorkNotes/Projects/PTP/WWVB_SDR/ICE40/Projects/8bit_counter/source/impl1
     .pdc -o 8_bit_counter_impl1_map.udb -mp 8_bit_counter_impl1.mrp -hierrpt
     -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WWVB_SDR/ICE
     40/Projects/8bit_counter/promote.xml

Design Summary
--------------

   Number of slice registers: 340 out of  5280 (6%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           509 out of  5280 (10%)
      Number of logic LUT4s:             188
      Number of inserted feedthru LUT4s:  84
      Number of replicated LUT4s:          3
      Number of ripple logic:            117 (234 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net sx1257_clk_out_c: 250 loads, 242 rising, 8 falling (Driver: Port
     sx1257_clk_out)
   Number of Clock Enables:  11
      Net gated_q_strobe: 1 loads, 1 SLICEs
      Net q_serializer.n1311: 22 loads, 22 SLICEs
      Net q_demod.n453: 60 loads, 60 SLICEs
      Net i_demod.n441: 60 loads, 60 SLICEs
      Net gated_i_strobe: 1 loads, 1 SLICEs
      Net led_blink.n9: 2 loads, 2 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net i_rising_sync.wr_ptr_N_390: 1 loads, 1 SLICEs
      Net i_rising_sync.wr_ptr: 1 loads, 1 SLICEs
      Net i_serializer.n1277: 22 loads, 22 SLICEs
      Net q_rising_sync.wr_ptr_N_393: 1 loads, 1 SLICEs
      Net q_rising_sync.wr_ptr: 1 loads, 1 SLICEs
   Number of LSRs:  5
      Pin stm_fpga_spare4: 221 loads, 221 SLICEs (Net: stm_fpga_spare4_c)
      Net n220: 2 loads, 2 SLICEs
      Net q_demod.n1379: 4 loads, 4 SLICEs
      Net i_demod.n1378: 4 loads, 4 SLICEs
      Net led_blink.n1365: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net stm_fpga_spare4_c: 233 loads
      Net i_demod.n441: 60 loads
      Net q_demod.n453: 60 loads
      Net gated_q_strobe: 25 loads
      Net gated_i_strobe: 24 loads
      Net VCC_net: 24 loads
      Net i_serializer.n1277: 23 loads
      Net q_serializer.n1311: 22 loads
      Net led_blink.n1365: 17 loads
      Net i_demod.n305: 13 loads





   Number of warnings:  34
   Number of errors:    0

Design Errors/Warnings
----------------------

INFO <52291017> - map: Port 'led0' is located on BB_OD pad '39'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'led1' is located on BB_OD pad '40'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
INFO <52291017> - map: Port 'led2' is located on BB_OD pad '41'. Its IO buffer
     is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to
     BB_OD.
WARNING <71003020> - map: Top module port 'tim1_ch1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i2c4_scl' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i2c4_sda' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_chb1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx1276_dio0' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx1257_clk1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_che2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'spi2_miso' does not connect to
     anything.

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
WARNING <71003020> - map: Top module port 'spi1_miso' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx_rf_sw_ctrl' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_eev7' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'tim8_c1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'fpga_clk2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare3' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'fpga_clk' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'tim1_ch1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i2c4_scl' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i2c4_sda' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_chb1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx1276_dio0' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx1257_clk1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_che2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'spi2_miso' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'spi1_miso' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'sx_rf_sw_ctrl' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'hrtim_eev7' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'tim8_c1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'fpga_clk2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare1' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare2' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'stm_fpga_spare3' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'fpga_clk' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi2_mosi           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi1_mosi           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi1_sck            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi2_sck            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| stm_fpga_spare5     | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi6_miso           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_nss          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_mosi         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_i_in         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_q_in         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_sck          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_clk_out      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_q_out        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_miso         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sx1257_i_out        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi6_mosi           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi6_sck            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi6_nss            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| stm_fpga_spare4     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led1                | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led0                | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led2                | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block q_serializer/i4_1_lut was optimized away.

ASIC Components
---------------

Instance Name: stream_enable/sync_ff1_c

                                    Page 4





ASIC Components (cont)
----------------------
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 44
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 71 MB
Checksum -- map: 1a8615c08204047734c0ce05fab473c160c4c1f9











































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
