0.7
2020.2
Oct 14 2022
05:20:55
C:/git/Basys-3-FPGA-projects/MUX/MUX.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sim_1/new/tb_mux4to1.v,1675933487,verilog,,,,tb_mux4to1,,,,,,,,
C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sources_1/new/mux2to1.v,1675933151,verilog,,C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sources_1/new/mux4to1.v,,mux2to1,,,,,,,,
C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sources_1/new/mux4to1.v,1675933414,verilog,,C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sim_1/new/tb_mux4to1.v,,mux4to1,,,,,,,,
C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sources_1/new/tb_mux2to1.v,1675933153,verilog,,,,tb_mux2to1,,,,,,,,
C:/git/Basys-3-FPGA-projects/MUX/MUX.srcs/sources_1/new/top1.v,1675932711,verilog,,,,top1,,,,,,,,
