<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Huabin Wu - Hardware Engineer | RTL Design | Computer Architecture">
    <title>Huabin Wu</title>
    <link rel="stylesheet" href="assets/css/style.css">
</head>
<body>

    <header>
        <h1>Huabin Wu</h1>
        <p class="subtitle">Computer Engineering Senior @ Stony Brook University. <br>Specializing in RTL Design & Computer Architecture.</p>
        
        <div class="contacts">
            <a href="mailto:huabinwu41@gmail.com">
                <svg width="16" height="16" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="vertical-align: middle; margin-right: 5px;"><path d="M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z"></path><polyline points="22,6 12,13 2,6"></polyline></svg>
                huabinwu41@gmail.com
            </a>
            <a href="https://linkedin.com/in/wuhuabin02/">
                <svg width="16" height="16" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="vertical-align: middle; margin-right: 5px;"><path d="M16 8a6 6 0 0 1 6 6v7h-4v-7a2 2 0 0 0-2-2 2 2 0 0 0-2 2v7h-4v-7a6 6 0 0 1 6-6z"></path><rect x="2" y="9" width="4" height="12"></rect><circle cx="4" cy="4" r="2"></circle></svg>
                LinkedIn
            </a>
            <a href="https://github.com/whuabin04">
                <svg width="16" height="16" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="vertical-align: middle; margin-right: 5px;"><path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"></path></svg>
                GitHub
            </a>
        </div>
    </header>

    <main>
        
        <!-- Resume Section -->
        <section style="margin-bottom: 40px;">
            <a href="assets/docs/Huabin_Wu_Resume_2026.pdf" class="download-btn" download>â†“ Download Resume (PDF)</a>
        </section>

        <!-- Technical Skills -->
        <section id="skills">
            <h2>Technical Skills</h2>
            <ul class="skills-list">
                <li class="skill-row">
                    <span class="skill-label">Programming Languages</span>
                    <span class="skill-value">C/C++, Python, SystemVerilog, VHDL, Assembly (AVR, MIPS), Bash, TCL, MATLAB</span>
                </li>
                <li class="skill-row">
                    <span class="skill-label">Development Tools</span>
                    <span class="skill-value">VS Code, Git, Docker, Doxygen, Linux/Unix (User, Kernel), Xilinx Vivado, Siemens QuestaSim, Synplify Pro, Cadence Virtuoso, Altium Designer, LTspice, Autodesk Fusion 360, AWS IoT</span>
                </li>
                <li class="skill-row">
                    <span class="skill-label">Hardware Platforms & Lab</span>
                    <span class="skill-value">Microcontrollers (ARM Cortex, AVR, ESP) FPGAs/PLDs, PCB Prototyping, Oscilloscope, Logic Analyzer</span>
                </li>
            </ul>
        </section>

        <!-- Projects -->
        <section id="projects">
            <h2>Key Projects</h2>

            <div class="project-item">
                <div class="project-header">
                    <span class="project-title"><a href="spu-processor.html" style="color: inherit; text-decoration: underline;">Dual-Issue IBM/Sony Cell Synergistic Processor Unit (SPU)</a></span>
                    <span class="project-year">2026</span>
                </div>
                <p class="project-desc">
                    Architected a 2-way superscalar RISC core based on the Cell Broadband Engine SPU ISA. 
                    Implemented a 128-bit SIMD data path and an 11-stage pipeline with hazard detection 
                    and operand forwarding in SystemVerilog.
                </p>
            </div>

            <div class="project-item">
                <div class="project-header">
                    <span class="project-title"><a href="neuromorphic-ic.html" style="color: inherit; text-decoration: underline;">Low-Power IC for Neuromorphic Computing</a></span>
                    <span class="project-year">2025</span>
                </div>
                <p class="project-desc">
                    Designed a mixed-signal ReRAM accelerator for ultra-low power keyword spotting. 
                    Trained Spiking Neural Networks (SNN) in PyTorch and implemented analog peripherals 
                    in Cadence Virtuoso.
                </p>
            </div>

            <div class="project-item">
                <div class="project-header">
                    <span class="project-title"><a href="conv2d-accelerator.html" style="color: inherit; text-decoration: underline;">Hardware Accelerator for 2D Convolutions</a></span>
                    <span class="project-year">2025</span>
                </div>
                <p class="project-desc">
                    Created a parameterized IP core for 2D convolutions using AXI4 on Zynq SoC. 
                    Optimized microarchitecture with pipelined MAC units to achieve high frequency on FPGA targets.
                </p>
            </div>
        </section>

        <!-- Education -->
        <section id="education">
            <h2>Education</h2>
            <div class="edu-item">
                <span class="degree">B.E. Computer Engineering</span>
                <span class="school">Stony Brook University (2026)</span>
            </div>
        </section>

    </main>

    <footer>
        &copy; 2026 Huabin Wu.
    </footer>

</body>
</html>