Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Sep  6 14:38:52 2023
| Host         : HWLAB23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.812      -51.538                     16                   16        0.631        0.000                      0                   16        4.500        0.000                       0                    50  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.812      -51.538                     16                   16        0.631        0.000                      0                   16        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -3.812ns,  Total Violation      -51.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.812ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 3.060ns (22.221%)  route 10.711ns (77.779%))
  Logic Levels:           21  (LUT2=2 LUT3=2 LUT6=17)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.550    18.966    C4/carry_3
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.124    19.090 r  y[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.090    p_0_in[5]
    SLICE_X1Y64          FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  y_reg[5]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.031    15.277    y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -19.090    
  -------------------------------------------------------------------
                         slack                                 -3.812    

Slack (VIOLATED) :        -3.799ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 3.060ns (22.220%)  route 10.711ns (77.779%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.550    18.966    C4/carry_3
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    19.090 r  y[0]_i_1/O
                         net (fo=1, routed)           0.000    19.090    p_0_in[0]
    SLICE_X4Y63          FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  y_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.029    15.290    y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -19.090    
  -------------------------------------------------------------------
                         slack                                 -3.799    

Slack (VIOLATED) :        -3.753ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.724ns  (logic 3.060ns (22.296%)  route 10.664ns (77.704%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.504    18.919    C4/carry_3
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.124    19.043 r  y[1]_i_1/O
                         net (fo=1, routed)           0.000    19.043    p_0_in[1]
    SLICE_X4Y64          FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  y_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.029    15.290    y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -19.043    
  -------------------------------------------------------------------
                         slack                                 -3.753    

Slack (VIOLATED) :        -3.703ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 3.060ns (22.378%)  route 10.614ns (77.622%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.454    18.869    C4/carry_3
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124    18.993 r  y[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.993    p_0_in[2]
    SLICE_X7Y64          FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  y_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.029    15.290    y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                 -3.703    

Slack (VIOLATED) :        -3.645ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 3.060ns (22.497%)  route 10.542ns (77.503%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.381    18.796    C4/carry_3
    SLICE_X3Y64          LUT6 (Prop_lut6_I4_O)        0.124    18.920 r  y[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.920    p_0_in[6]
    SLICE_X3Y64          FDRE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  y_reg[6]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.029    15.275    y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -18.920    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.640ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 3.060ns (22.502%)  route 10.539ns (77.498%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.378    18.793    C4/carry_3
    SLICE_X3Y64          LUT6 (Prop_lut6_I5_O)        0.124    18.917 r  y[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.917    p_0_in[7]
    SLICE_X3Y64          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.031    15.277    y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                 -3.640    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.610ns  (logic 3.060ns (22.484%)  route 10.550ns (77.516%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.389    18.804    C4/carry_3
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.124    18.928 r  y[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.928    p_0_in[4]
    SLICE_X2Y64          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  y_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)        0.081    15.327    y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -18.928    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.571ns  (logic 3.060ns (22.549%)  route 10.511ns (77.451%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT6=18)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.194    12.900    C3/C2/c_89__1
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  y[4]_i_14/O
                         net (fo=1, routed)           0.443    13.467    y[4]_i_14_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    13.591 r  y[4]_i_12/O
                         net (fo=2, routed)           0.451    14.043    C3/carry_2
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.124    14.167 r  y[4]_i_9/O
                         net (fo=2, routed)           0.465    14.632    C3/C3/c_811__1
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.124    14.756 r  y[4]_i_2/O
                         net (fo=5, routed)           0.615    15.370    sum_temp[1][20]
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  y[9]_i_10/O
                         net (fo=2, routed)           0.796    16.290    y[9]_i_10_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  y[9]_i_4/O
                         net (fo=1, routed)           0.312    16.726    C4/C2/c_81__1
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  y[1]_i_9/O
                         net (fo=1, routed)           0.495    17.345    y[1]_i_9_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    17.469 r  y[1]_i_7/O
                         net (fo=1, routed)           0.407    17.876    C4/C3/c_87__1
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.000 r  y[1]_i_6/O
                         net (fo=1, routed)           0.291    18.291    C4/C3/c_83__1
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    18.415 r  y[1]_i_2/O
                         net (fo=8, routed)           0.350    18.765    C4/carry_3
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.124    18.889 r  y[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.889    p_0_in[3]
    SLICE_X5Y66          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.596    15.019    clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  y_reg[3]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)        0.031    15.290    y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -18.889    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 2.936ns (22.381%)  route 10.182ns (77.619%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.346    13.053    C3/C2/c_89__1
    SLICE_X0Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.177 r  y[0]_i_15/O
                         net (fo=2, routed)           0.412    13.588    C3/C2/c_85__1
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.712 r  y[0]_i_6/O
                         net (fo=4, routed)           0.536    14.248    C3/C2/c_81__1
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.124    14.372 r  y[2]_i_9/O
                         net (fo=2, routed)           0.750    15.122    sum_temp[1][17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.124    15.246 r  y[2]_i_4/O
                         net (fo=5, routed)           0.466    15.712    C4/C2/c_811__1
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.124    15.836 r  y[9]_i_9/O
                         net (fo=1, routed)           0.449    16.285    y[9]_i_9_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.409 r  y[9]_i_4_replica/O
                         net (fo=1, routed)           0.305    16.714    C4/C2/c_81__1_repN
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    16.838 r  y[9]_i_2/O
                         net (fo=2, routed)           0.549    17.387    C4/C3/c_813__1
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    17.511 r  y[12]_i_4/O
                         net (fo=3, routed)           0.182    17.693    C4/C3/c_89__1
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    17.817 r  y[14]_i_2/O
                         net (fo=3, routed)           0.496    18.313    C4/C3/c_85__1
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124    18.437 r  y[13]_i_1/O
                         net (fo=1, routed)           0.000    18.437    p_0_in[13]
    SLICE_X0Y66          FDRE                                         r  y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  y_reg[13]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.029    15.273    y_reg[13]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -18.437    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.112ns  (logic 2.930ns (22.345%)  route 10.182ns (77.655%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  x_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  x_temp_reg[3]/Q
                         net (fo=4, routed)           0.816     6.591    x_temp[3]
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  y[2]_i_8/O
                         net (fo=6, routed)           0.327     7.042    C1/C1/c_83__0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124     7.166 r  y[5]_i_7/O
                         net (fo=7, routed)           0.329     7.495    C1/C2/c_89__0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124     7.619 r  y[12]_i_7/O
                         net (fo=12, routed)          0.883     8.502    C1/carry_2
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.626 r  y[15]_i_11/O
                         net (fo=6, routed)           0.703     9.329    C1/C3/c_85__0
    SLICE_X6Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.453 r  y[15]_i_12/O
                         net (fo=31, routed)          0.489     9.942    x_temp2[22]
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124    10.066 r  y[2]_i_19/O
                         net (fo=1, routed)           0.421    10.486    C2/C2/p_0_in2_out[6]
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    10.610 r  y[2]_i_17/O
                         net (fo=2, routed)           0.308    10.918    y[2]_i_17_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.042 r  y[0]_i_51/O
                         net (fo=1, routed)           0.776    11.818    C3/C2/p_0_in2_out[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    11.942 r  y[0]_i_42/O
                         net (fo=1, routed)           0.640    12.582    y[0]_i_42_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124    12.706 r  y[0]_i_28/O
                         net (fo=4, routed)           0.346    13.053    C3/C2/c_89__1
    SLICE_X0Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.177 r  y[0]_i_15/O
                         net (fo=2, routed)           0.412    13.588    C3/C2/c_85__1
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.712 r  y[0]_i_6/O
                         net (fo=4, routed)           0.536    14.248    C3/C2/c_81__1
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.124    14.372 r  y[2]_i_9/O
                         net (fo=2, routed)           0.750    15.122    sum_temp[1][17]
    SLICE_X4Y65          LUT5 (Prop_lut5_I3_O)        0.124    15.246 r  y[2]_i_4/O
                         net (fo=5, routed)           0.466    15.712    C4/C2/c_811__1
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.124    15.836 r  y[9]_i_9/O
                         net (fo=1, routed)           0.449    16.285    y[9]_i_9_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.409 r  y[9]_i_4_replica/O
                         net (fo=1, routed)           0.305    16.714    C4/C2/c_81__1_repN
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    16.838 r  y[9]_i_2/O
                         net (fo=2, routed)           0.549    17.387    C4/C3/c_813__1
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    17.511 r  y[12]_i_4/O
                         net (fo=3, routed)           0.182    17.693    C4/C3/c_89__1
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124    17.817 r  y[14]_i_2/O
                         net (fo=3, routed)           0.496    18.313    C4/C3/c_85__1
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.118    18.431 r  y[14]_i_1/O
                         net (fo=1, routed)           0.000    18.431    p_0_in[14]
    SLICE_X0Y66          FDRE                                         r  y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  y_reg[14]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.075    15.319    y_reg[14]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -18.431    
  -------------------------------------------------------------------
                         slack                                 -3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.328%)  route 0.531ns (69.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.383     2.234    x_temp2[30]
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.045     2.279 r  y[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.279    p_0_in[6]
    SLICE_X3Y64          FDRE                                         r  y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  y_reg[6]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.091     1.648    y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 x_temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.231ns (29.181%)  route 0.561ns (70.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  x_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  x_temp_reg[18]/Q
                         net (fo=8, routed)           0.165     1.819    x_temp[18]
    SLICE_X6Y70          LUT5 (Prop_lut5_I3_O)        0.045     1.864 r  y[12]_i_6/O
                         net (fo=9, routed)           0.396     2.260    x_temp2[19]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.045     2.305 r  y[12]_i_1/O
                         net (fo=1, routed)           0.000     2.305    p_0_in[12]
    SLICE_X0Y65          FDRE                                         r  y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  y_reg[12]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091     1.647    y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 x_temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.231ns (28.392%)  route 0.583ns (71.608%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  x_temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  x_temp_reg[26]/Q
                         net (fo=7, routed)           0.308     1.965    x_temp[26]
    SLICE_X7Y66          LUT2 (Prop_lut2_I1_O)        0.045     2.010 r  y[2]_i_5/O
                         net (fo=37, routed)          0.275     2.285    x_temp2[26]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.330 r  y[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.330    p_0_in[2]
    SLICE_X7Y64          FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  y_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.091     1.624    y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.276ns (30.826%)  route 0.619ns (69.174%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.279     2.130    x_temp2[30]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.175 r  y[1]_i_2/O
                         net (fo=8, routed)           0.193     2.368    C4/carry_3
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.045     2.413 r  y[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.413    p_0_in[4]
    SLICE_X2Y64          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  y_reg[4]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.678    y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.276ns (30.965%)  route 0.615ns (69.035%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.279     2.130    x_temp2[30]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.175 r  y[1]_i_2/O
                         net (fo=8, routed)           0.189     2.364    C4/carry_3
    SLICE_X3Y64          LUT6 (Prop_lut6_I5_O)        0.045     2.409 r  y[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.409    p_0_in[7]
    SLICE_X3Y64          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  y_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.092     1.649    y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.718%)  route 0.594ns (68.282%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.279     2.130    x_temp2[30]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.175 r  y[1]_i_2/O
                         net (fo=8, routed)           0.168     2.342    C4/carry_3
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.045     2.387 r  y[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.387    p_0_in[3]
    SLICE_X5Y66          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  y_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.092     1.622    y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.276ns (29.599%)  route 0.656ns (70.401%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.279     2.130    x_temp2[30]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.175 r  y[1]_i_2/O
                         net (fo=8, routed)           0.230     2.405    C4/carry_3
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.045     2.450 r  y[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.450    p_0_in[5]
    SLICE_X1Y64          FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  y_reg[5]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.092     1.649    y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.276ns (30.396%)  route 0.632ns (69.604%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.279     2.130    x_temp2[30]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.045     2.175 r  y[1]_i_2/O
                         net (fo=8, routed)           0.206     2.380    C4/carry_3
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.045     2.425 r  y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    p_0_in[1]
    SLICE_X4Y64          FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  y_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.091     1.624    y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 x_temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.479%)  route 0.670ns (72.521%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  x_temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  x_temp_reg[24]/Q
                         net (fo=3, routed)           0.172     1.854    x_temp[24]
    SLICE_X6Y67          LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  y[8]_i_2/O
                         net (fo=44, routed)          0.499     2.398    x_temp2[24]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.045     2.443 r  y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.443    p_0_in[0]
    SLICE_X4Y63          FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  y_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.091     1.624    y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 x_temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.277ns (28.695%)  route 0.688ns (71.305%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  x_temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  x_temp_reg[30]/Q
                         net (fo=2, routed)           0.148     1.806    x_temp[30]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  y[15]_i_4/O
                         net (fo=24, routed)          0.339     2.190    x_temp2[30]
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.045     2.235 r  y[14]_i_5/O
                         net (fo=1, routed)           0.202     2.437    C4/C3/p_0_in2_out[6]
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.046     2.483 r  y[14]_i_1/O
                         net (fo=1, routed)           0.000     2.483    p_0_in[14]
    SLICE_X0Y66          FDRE                                         r  y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  y_reg[14]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.107     1.662    y_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.820    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y66     x_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     x_temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     x_temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     x_temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     x_temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     x_temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69     x_temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y69     x_temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y69     x_temp_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     x_temp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     x_temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     x_temp_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     x_temp_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     x_temp_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     x_temp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     x_temp_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     x_temp_reg[5]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     y_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     y_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     x_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     x_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     x_temp_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     x_temp_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     x_temp_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     x_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     x_temp_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     x_temp_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     x_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     x_temp_reg[4]/C



