// Seed: 1747875579
module module_0 (
    input id_0,
    input id_1
    , id_6,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5
);
  uwire id_7;
  assign id_7[1] = id_4[1];
endmodule
