

================================================================
== Vitis HLS Report for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Tue May 14 16:05:27 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        2|  134217767|  20.000 ns|  1.342 sec|    2|  134217767|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_91_1  |        0|  134217765|        40|          1|          1|  0 ~ 134217727|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 44 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%outputs_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outputs_load"   --->   Operation 45 'read' 'outputs_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln96_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %zext_ln96"   --->   Operation 46 'read' 'zext_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%loop_num_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %loop_num"   --->   Operation 47 'read' 'loop_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln96_cast = zext i27 %zext_ln96_read"   --->   Operation 48 'zext' 'zext_ln96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %concat_data, void @empty_3, i32 0, i32 0, void @empty_12, i32 32, i32 0, void @empty_4, void @empty_13, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %i"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = load i27 %i" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 54 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.02ns)   --->   "%icmp_ln91 = icmp_eq  i27 %i_1, i27 %loop_num_read" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 55 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 134217727, i64 0"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.96ns)   --->   "%add_ln91 = add i27 %i_1, i27 1" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 57 'add' 'add_ln91' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.split, void %for.end.loopexit.exitStub" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 58 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln91 = store i27 %add_ln91, i27 %i" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 59 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 60 'br' 'br_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [Concat_HLS/src/../include/helpers.hpp:93]   --->   Operation 61 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Concat_HLS/src/../include/helpers.hpp:90]   --->   Operation 62 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %data_out1, i32 1" [Concat_HLS/src/../include/helpers.hpp:94]   --->   Operation 63 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 128> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp, void %for.inc, void %for.body.i.i" [Concat_HLS/src/../include/helpers.hpp:94]   --->   Operation 64 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [Concat_HLS/src/../include/helpers.hpp:97]   --->   Operation 65 'load' 'count_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.64ns)   --->   "%p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_out1" [Concat_HLS/src/../include/helpers.hpp:95]   --->   Operation 66 'read' 'p_Val2_s' <Predicate = (tmp)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 128> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i27 %i_1" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 67 'zext' 'zext_ln96_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.96ns)   --->   "%add_ln96 = add i28 %zext_ln96_1, i28 %zext_ln96_cast" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 68 'add' 'add_ln96' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %add_ln96, i5 0" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i33 %shl_ln" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 70 'zext' 'zext_ln96_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %outputs_load_read, i64 %zext_ln96_2" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 71 'add' 'add_ln96_1' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln96_1, i32 5, i32 63" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 72 'partselect' 'trunc_ln96_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.01ns)   --->   "%count_1 = add i32 %count_load, i32 1" [Concat_HLS/src/../include/helpers.hpp:97]   --->   Operation 73 'add' 'count_1' <Predicate = (tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln98 = store i32 %count_1, i32 %count" [Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 74 'store' 'store_ln98' <Predicate = (tmp)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i59 %trunc_ln96_1" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 75 'sext' 'sext_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%concat_data_addr = getelementptr i256 %concat_data, i64 %sext_ln96" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 76 'getelementptr' 'concat_data_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (7.30ns)   --->   "%concat_data_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i256 %concat_data_addr, i32 1" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 77 'writereq' 'concat_data_addr_req' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 78 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.i256P1A, i256 %concat_data_addr, i256 %p_Val2_s, i32 4294967295" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 78 'write' 'write_ln96' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [36/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 79 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 80 [35/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 80 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 81 [34/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 81 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 82 [33/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 82 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 83 [32/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 83 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 84 [31/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 84 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [30/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 85 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 86 [29/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 86 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 87 [28/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 87 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 88 [27/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 88 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 89 [26/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 89 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 90 [25/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 90 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 91 [24/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 91 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 92 [23/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 92 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 93 [22/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 93 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 94 [21/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 94 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 95 [20/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 95 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 96 [19/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 96 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 97 [18/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 97 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 98 [17/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 98 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 99 [16/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 99 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 100 [15/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 100 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 101 [14/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 101 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 102 [13/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 102 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 103 [12/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 103 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 104 [11/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 104 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 105 [10/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 105 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 106 [9/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 106 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 107 [8/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 107 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 108 [7/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 108 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 109 [6/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 109 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 110 [5/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 110 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 111 [4/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 111 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 112 [3/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 112 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 113 [2/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 113 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "%count_load_1 = load i32 %count"   --->   Operation 116 'load' 'count_load_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %count_out, i32 %count_load_1"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 114 [1/36] (7.30ns)   --->   "%concat_data_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %concat_data_addr" [Concat_HLS/src/../include/helpers.hpp:96]   --->   Operation 114 'writeresp' 'concat_data_addr_resp' <Predicate = (tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc" [Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 115 'br' 'br_ln98' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', Concat_HLS/src/../include/helpers.hpp:91) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln91', Concat_HLS/src/../include/helpers.hpp:91) [22]  (0.965 ns)
	'store' operation ('store_ln91', Concat_HLS/src/../include/helpers.hpp:91) of variable 'add_ln91', Concat_HLS/src/../include/helpers.hpp:91 on local variable 'i' [47]  (0.427 ns)
	blocking operation 0.0606 ns on control path)

 <State 2>: 2.05ns
The critical path consists of the following:
	'add' operation ('add_ln96', Concat_HLS/src/../include/helpers.hpp:96) [33]  (0.965 ns)
	'add' operation ('add_ln96_1', Concat_HLS/src/../include/helpers.hpp:96) [36]  (1.08 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('concat_data_addr', Concat_HLS/src/../include/helpers.hpp:96) [39]  (0 ns)
	bus request operation ('concat_data_addr_req', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [40]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln96', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [41]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('concat_data_addr_resp', Concat_HLS/src/../include/helpers.hpp:96) on port 'concat_data' (Concat_HLS/src/../include/helpers.hpp:96) [42]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
