
**** 11/08/17 12:21:16 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_Test-DFLIPFLOP_Test_Sim_2"  [ C:\Users\student\Desktop\CSCI Labs\Lab05_Billings\Lab05_Billings-PSpiceFiles\DF


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "DFLIPFLOP_Test_Sim_2.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.STMLIB "../../../clear.stl" 
* From [PSPICE NETLIST] section of C:\Users\student\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\DFLIPFLOP_Test.net" 



**** INCLUDING DFLIPFLOP_Test.net ****
* source LAB05_BILLINGS
.EXTERNAL OUTPUT PORTLEFT-L
U_D         STIM(1,0) $G_DPWR $G_DGND N01514 IO_STM STIMULUS=D
X_U4_U2C         PORTLEFT-L U4_N00734 U4_N00545 PORTLEFT-L $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U1A         U4_N00661 U4_N00411 U4_N00381 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U2A         U4_N00381 U4_N00560 U4_N00545 U4_N00411 $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U3A         U4_N00734 U4_N00766 U4_N00545 U4_N00661 $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U1B         U4_N00411 PORTLEFT-L PORTLEFT-L $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4_U2B         U4_N00411 U4_N00560 U4_N00661 U4_N00734 $G_DPWR $G_DGND 7410
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_RESET         STIM(1,0) $G_DPWR $G_DGND N01526 IO_STM STIMULUS=RESET
U_Clk         STIM(1,0) $G_DPWR $G_DGND N01510 IO_STM STIMULUS=Clk

**** RESUMING DFLIPFLOP_Test_Sim_2.cir ****
.END

* C:\Users\Diane\Desktop\clear.stl written on Wed Oct 15 15:44:59 2014
* by Stimulus Editor -- Lite Version 16.6.0
;!Stimulus Get
;! Clear_n Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 683.58260545us
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS Clear_n STIM (1, 1) ;! CLOCK 1 0.99999 0 0
+   +0s 0
+   +9.99999999995us 1
+   Repeat Forever
+      +0.99999s 0
+      +9.99999999995us 1
+   EndRepeat

WARNING(ORPSIM-15261): No DIGITAL .STIMULUS definition found for: D.

WARNING(ORPSIM-15261): No DIGITAL .STIMULUS definition found for: RESET.

WARNING(ORPSIM-15261): No DIGITAL .STIMULUS definition found for: Clk.

**** 11/08/17 12:21:16 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_Test-DFLIPFLOP_Test_Sim_2"  [ C:\Users\student\Desktop\CSCI Labs\Lab05_Billings\Lab05_Billings-PSpiceFiles\DF


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_10            D_00            
      TPLHMN    4.400000E-09    4.400000E-09 
      TPLHTY   11.000000E-09   11.000000E-09 
      TPLHMX   22.000000E-09   22.000000E-09 
      TPHLMN    2.800000E-09    2.800000E-09 
      TPHLTY    7.000000E-09    7.000000E-09 
      TPHLMX   15.000000E-09   15.000000E-09 


**** 11/08/17 12:21:16 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_Test-DFLIPFLOP_Test_Sim_2"  [ C:\Users\student\Desktop\CSCI Labs\Lab05_Billings\Lab05_Billings-PSpiceFiles\DF


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 11/08/17 12:21:16 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "DFLIPFLOP_Test-DFLIPFLOP_Test_Sim_2"  [ C:\Users\student\Desktop\CSCI Labs\Lab05_Billings\Lab05_Billings-PSpiceFiles\DF


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .08
