Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jan  5 10:55:56 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   VIO_ADD_1_INST/U0/I_VIO/reset_f_edge/iDOUT<1>
   VIO_ADD_2_INST/U0/I_VIO/reset_f_edge/iDOUT<1>


