m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/Top/software/Lab2/obj/default/runtime/sim/mentor
vniosII_tb
!s110 1644065545
!i10b 1
!s100 VaQj1_b3We>B6iTR^l^YI0
IZUEIA=AH3L:BAco8^VEzE0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1644057885
8D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v
FD:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1644065545.000000
!s107 D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v|
!s90 -reportprogress|300|D:/intelFPGA/18.1/Lab2Store/Lab25/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v|
!i113 1
tCvgOpt 0
nnios@i@i_tb
