//==============================================================
// Module      : binary_to_gray
// Description : Converts a binary input into equivalent Gray code
// Author      : LLM Verilog Dataset
//==============================================================

module binary_to_gray #(
    parameter WIDTH = 16  // Default width is 16-bit
)(
    input  wire [WIDTH-1:0] binary_in,  // Binary input
    output wire [WIDTH-1:0] gray_out    // Gray code output
);

    // Internal logic: XOR each bit with the next higher bit
    genvar i;
    generate
        for (i = WIDTH-1; i > 0; i = i - 1) begin : gray_loop
            assign gray_out[i] = binary_in[i] ^ binary_in[i-1];
        end
    endgenerate

    // MSB remains the same in Gray code
    assign gray_out[0] = binary_in[0];

endmodule
