// Seed: 1478138713
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    output wire id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8;
  tri  id_9;
  initial
  `define pp_10 0
  assign id_9 = id_3;
  supply1 id_11 = 1'b0;
  wire id_12;
  always begin : LABEL_0
    @(posedge 1 or "") `pp_10 <= (1 - "") & 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 void id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri id_12,
    input tri1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply1 id_16,
    output uwire id_17,
    input wor id_18,
    input tri1 id_19,
    input tri1 id_20,
    output tri1 id_21,
    input supply1 id_22
    , id_27,
    input supply0 id_23,
    output supply1 id_24,
    input supply0 id_25
);
  wire id_28;
  module_0 modCall_1 (
      id_17,
      id_4,
      id_16,
      id_18,
      id_5,
      id_18
  );
  assign modCall_1.type_20 = 0;
  wire id_29, id_30;
  nand primCall (
      id_21,
      id_18,
      id_13,
      id_23,
      id_19,
      id_12,
      id_15,
      id_22,
      id_6,
      id_0,
      id_14,
      id_3,
      id_20,
      id_28,
      id_16,
      id_25,
      id_27,
      id_10,
      id_9,
      id_7,
      id_11,
      id_8
  );
  assign id_4 = id_3;
  wire id_31;
endmodule
