#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Apr 20 09:31:41 2025
# Process ID: 21072
# Current directory: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline
# Command line: vivado.exe C:\Users\SWQ2003\Desktop\RISCV_CPU\cpu_pipeline\RISCV_CPU.xpr
# Log file: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/vivado.log
# Journal file: C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline\vivado.jou
# Running On: SWQ2003, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14864 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Coe_File {C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/imports/Chisel-Chip/src/main/resources/test.coe} \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Write_Depth_A {65536} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/imports/Chisel-Chip/src/main/resources/test.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Write_Depth_A {65536} \
  CONFIG.Write_Width_A {32} \
] [get_ips mem]
generate_target {instantiation_template} [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci]
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files -ipstatic_source_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/questa} {riviera=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_ips mem]
generate_target all [get_files  c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci]
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files -ipstatic_source_dir C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/questa} {riviera=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sources_1/ip/mem/mem.xci]
launch_runs mem_synth_1
wait_on_run mem_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_sim
launch_simulation
reset_run synth_1
launch_simulation
open_wave_config C:/Users/SWQ2003/Desktop/RISCV_CPU/cpu_pipeline/RISCV_CPU.srcs/sim_1/imports/sim_1/tb_Top_behav.wcfg
source tb_Top.tcl
close_sim
