# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/noc_with_cores/noc_with_cores.mpf
# Loading project noc_with_cores
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 23:48:32 on Apr 23,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.sm_top
# Loading work.sm_debouncer
# Loading work.sm_rom
# Loading work.sr_cpu
# Loading work.sm_register
# Loading work.sr_decode
# Loading work.sm_register_file
# Loading work.sr_alu
# Loading work.sr_agu
# Loading work.sr_mem_ctrl
# Loading work.sr_control
# ** Warning: (vsim-3017) D:/noc_with_cores/tb/tb_core.sv(12): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: src/sm_top.v
# ** Warning: (vsim-3015) D:/noc_with_cores/tb/tb_core.sv(12): [PCDPC] - Port size (4) does not match connection size (32) for port 'clkDivide'. The port definition is at: src/sm_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: src/sm_top.v
# ** Warning: (vsim-3015) D:/noc_with_cores/tb/tb_core.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'clkEnable'. The port definition is at: src/sm_top.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: src/sm_top.v
# ** Warning: (vsim-3015) D:/noc_with_cores/tb/tb_core.sv(12): [PCDPC] - Port size (5) does not match connection size (32) for port 'regAddr'. The port definition is at: src/sm_top.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: src/sm_top.v
# ** Warning: (vsim-3722) D:/noc_with_cores/tb/tb_core.sv(12): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) D:/noc_with_cores/tb/tb_core.sv(12): [TFMPC] - Missing connection for port 'regData'.
# ** Warning: (vsim-3017) src/sr_cpu.v(113): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/sm_cpu/agu File: src/sr_cpu.v
# ** Warning: (vsim-3722) src/sr_cpu.v(113): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) src/sr_cpu.v(113): [TFMPC] - Missing connection for port 'rst_n'.
add wave -position end  sim:/tb/dut/sm_cpu/mc/ram
add wave -position end  sim:/tb/dut/sm_cpu/rf/rf
run
# ** Note: $stop    : D:/noc_with_cores/tb/tb_core.sv(24)
#    Time: 1010 ps  Iteration: 0  Instance: /tb
# Break in Module tb at D:/noc_with_cores/tb/tb_core.sv line 24
# End time: 23:49:25 on Apr 23,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 9
