Charles J. Alpert , Jen-Hsin Huang , Andrew B. Kahng, Multilevel circuit partitioning, Proceedings of the 34th annual Design Automation Conference, p.530-533, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266275]
C. J. Alpert , A. B. Kahng, A general framework for vertex orderings, with applications to netlist clustering, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.63-67, November 06-10, 1994, San Jose, California, USA
ALPERT, C. J. AND KAHNG, A. B. 1996. A hybrid multilevel/genetic approach for circuit partitioning. In Physical Design Workshop (1996). 100-105.
Charles J. Alpert , So-Zen Yao, Spectral partitioning: the more eigenvectors, the better, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.195-200, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217529]
Jason Cong , Honching Peter Li , Sung Kyu Lim , Toshiyuki Shibuya , Dongmin Xu, Large scale circuit partitioning with loose/stable net removal and signal flow based clustering, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.441-446, November 09-13, 1997, San Jose, California, USA
DUTT, S. 1997. A stochastic approach to timing-driven partitioning and placement with accurate net and gain modeling. In IEEE/ACMInternational Workshop on Time. Issues in Digital Systems (TAU '97, Dec. 1997). 246-256.
DUTT, S. AND DENG, W. 1995. VLSI circuit partitioning by cluster-removal using iterative improvement techniques. Technical report, Department of Electrical Engineering, University of Minnesota, Minneapolis, MN. This report is available online at www.eecs.uic.edu/~ dutt/publ.html.
Shantanu Dutt , Wenyong Deng, A probability-based approach to VLSI circuit partitioning, Proceedings of the 33rd annual Design Automation Conference, p.100-105, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240538]
Shantanu Dutt , Wenyong Deng, VLSI circuit partitioning by cluster-removal using iterative improvement techniques, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.194-200, November 10-14, 1996, San Jose, California, USA
Shantanu Dutt , Halim Theny, Partitioning around roadblocks: tackling constraints with intermediate relaxations, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.350-355, November 09-13, 1997, San Jose, California, USA
C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, p.175-181, January 1982
HAGEN, L. AND KAHNG, A. B. 1991. Fast spectral methods for ratio cut partitioning and clustering. In Proceedings of the IEEE International Conference on Computer-Aided Design (1991). 10-13.
S. Hauck , G. Borriello, An evaluation of bipartitioning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.8, p.849-866, November 2006[doi>10.1109/43.644609]
George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: application in VLSI domain, Proceedings of the 34th annual Design Automation Conference, p.526-529, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266273]
KERNIGAN, B. W. AND LIN, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49, Feb., 291-307.
KRISHNAMURTHY, B. 1984. An improved min-cut algorithm for partitioning VLSI networks. IEEE Trans. Comput. C-33, May, 438-446.
Roman KuÅ¾nar , Franc Brglez , Krzysztof Kozminski, Cost minimization of partitions into multiple devices, Proceedings of the 30th international Design Automation Conference, p.315-320, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164910]
Jianmin Li , John Lillis , Chung-Kuan Cheng, Linear decomposition algorithm for VLSI design applications, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.223-228, November 05-09, 1995, San Jose, California, USA
MAREK-SADOWSKA, M. 1993. Issues in timing driven layout. In Algorithmic Aspects of VLSI Layout, M. Sarrafzadeh and D. T. Lee, Eds., World Scientific Publishing Co., Singapore, 1-24.
Bernhard M. Riess , Konrad Doll , Frank M. Johannes, Partitioning very large circuits using analytical placement techniques, Proceedings of the 31st annual Design Automation Conference, p.646-651, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196602]
Youssef G. Saab, A Fast and Robust Network Bisection Algorithm, IEEE Transactions on Computers, v.44 n.7, p.903-913, July 1995[doi>10.1109/12.392848]
D. G. Schweikert , B. W. Kernighan, A proper model for the partitioning of electrical circuits, Proceedings of the 9th Design Automation Workshop, p.57-62, June 26-28, 1972[doi>10.1145/800153.804930]
WEI, Y. C. AND CHENG, C. K. 1989. Towards efficient hierarchical designs by ratio cut partitioning. In Proceedings of the International Conference on Computer-Aided Design (1989). 298-301.
WEI, Y. C. AND CHENG, C. K. 1991. An improved two-way partitioning algorithm with stable performance. IEEE Trans. Comput.-Aided Des. 10, 12, 1502-1511.
