#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon May 11 10:30:29 2015
# Process ID: 7852
# Log file: C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/vivado.log
# Journal file: C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Jesus\Google Drive\Spring 2015\2- CSCE-231\1- Labs\Lab 09\FiniteStateMachines_and_Controllers\FiniteStateMachines_and_Controllers.xpr}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers'
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 800.566 ; gain = 9.898
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd" into library xil_defaultlib [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd" into library xil_defaultlib [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd" into library xil_defaultlib [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "when". [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:176]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd" into library xil_defaultlib [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/single_stopwatch_ckt.vhd" into library xil_defaultlib [C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/single_stopwatch_ckt.vhd:1]
[Mon May 11 10:31:27 2015] Launched synth_1...
Run output will be captured here: C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1/runme.log
launch_runs impl_1
[Mon May 11 10:32:03 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon May 11 10:33:10 2015] Launched impl_1...
Run output will be captured here: C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/runme.log
open_hw
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 800.566 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292645995A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292645995A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/single_stopwatch_ckt.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/single_stopwatch_ckt.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825890 bytes from file C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/impl_1/single_stopwatch_ckt.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 906.617 ; gain = 95.988
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 906.617 ; gain = 0.000
close_hw
close [ open {C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd} w ]
add_files {{C:/Users/Jesus/Google Drive/Spring 2015/2- CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd}}
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 11 11:34:41 2015...
