
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:15:57 CET (Dec 20 2022 08:15:57 UTC)

// Verification Directory fv/timebase 

module timebase(clk, edge15k, reset, count_out);
  input clk, edge15k, reset;
  output [3:0] count_out;
  wire clk, edge15k, reset;
  wire [3:0] count_out;
  wire \count[3]_14 , n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_14, n_18, n_19, n_21, n_22;
  wire n_26, n_33, n_34, n_40;
  AO32D1BWP7T g227(.A1 (n_5), .A2 (count_out[1]), .A3 (n_33), .B1
       (n_11), .B2 (\count[3]_14 ), .Z (n_14));
  OAI21D0BWP7T g232(.A1 (n_33), .A2 (reset), .B (n_7), .ZN (n_11));
  MOAI22D0BWP7T g233(.A1 (n_9), .A2 (n_21), .B1 (n_4), .B2 (n_21), .ZN
       (n_10));
  INVD0BWP7T g235(.I (n_7), .ZN (n_8));
  OAI22D0BWP7T g236(.A1 (n_3), .A2 (reset), .B1 (n_1), .B2 (edge15k),
       .ZN (n_6));
  NR2XD0BWP7T g234(.A1 (n_9), .A2 (count_out[3]), .ZN (n_5));
  IAO21D0BWP7T g237(.A1 (n_21), .A2 (reset), .B (n_4), .ZN (n_7));
  OAI21D0BWP7T g239(.A1 (n_26), .A2 (reset), .B (edge15k), .ZN (n_4));
  CKND2D0BWP7T g240(.A1 (n_1), .A2 (edge15k), .ZN (n_3));
  IND3D1BWP7T g238(.A1 (reset), .B1 (edge15k), .B2 (n_26), .ZN (n_9));
  MUX2D0BWP7T g2(.I0 (n_18), .I1 (n_8), .S (count_out[2]), .Z (n_19));
  INR2D0BWP7T g3(.A1 (count_out[1]), .B1 (n_9), .ZN (n_18));
  INVD4BWP7T drc_bufs(.I (n_22), .ZN (count_out[1]));
  INVD4BWP7T drc_bufs254(.I (n_1), .ZN (count_out[0]));
  INVD4BWP7T drc_bufs259(.I (n_34), .ZN (count_out[2]));
  INVD4BWP7T drc_bufs266(.I (n_40), .ZN (count_out[3]));
  DFD0BWP7T \count_reg[1] (.CP (clk), .D (n_10), .Q (n_21), .QN (n_22));
  DFD0BWP7T \count_reg[0] (.CP (clk), .D (n_6), .Q (n_26), .QN (n_1));
  DFD0BWP7T \count_reg[2] (.CP (clk), .D (n_19), .Q (n_33), .QN (n_34));
  DFD0BWP7T \count_reg[3] (.CP (clk), .D (n_14), .Q (\count[3]_14 ),
       .QN (n_40));
endmodule

