#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 20:54:26 2018
# Process ID: 8096
# Current directory: C:/git/SR/lab5/zad85
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4680 C:\git\SR\lab5\zad85\zad85.xpr
# Log file: C:/git/SR/lab5/zad85/vivado.log
# Journal file: C:/git/SR/lab5/zad85\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab5/zad85/zad85.xpr
INFO: [Project 1-313] Project file moved from '/home/lsriw/sr/RomanMichal/SR/lab5/zad85' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab5/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab5/vp_b'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 800.543 ; gain = 76.313
update_compile_order -fileset sources_1
open_bd_design {C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- user.org:user:vp_bin:1.0 - vp_bin_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pData(undef) and /rgb2vga_0/PixelClk(clk)
Successfully read diagram <hdmi_vga> from BD file <C:/git/SR/lab5/zad85/zad85.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 862.977 ; gain = 62.434
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  8 21:28:21 2018...
