# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.058/*         0.054/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.062/*         0.047/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.778    0.085/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.777    0.086/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.778    0.086/*         0.052/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.560    0.090/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.090/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.091/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN    1
TX_CLK(R)->TX_CLK(R)	0.773    0.091/*         0.056/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /D    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.560    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/P1/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.561    0.092/*         0.066/*         U0_UART/U0_UART_TX/S1/ser_data_reg/RN    1
@(R)->SCAN_CLK(R)	0.560    0.093/*         0.066/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.099/*         0.064/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.553    0.099/*         0.074/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /RN    1
TX_CLK(R)->TX_CLK(R)	0.772    0.102/*         0.057/*         PUL_GEN_1/sync_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.103/*         0.065/*         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.104/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.695    0.110/*         0.061/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.112/*         0.061/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /D    1
UARTCLK(R)->UARTCLK(R)	0.732    0.113/*         0.056/*         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.113/*         0.062/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.113/*         0.066/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.696    0.115/*         0.062/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.118/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.118/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.118/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
REFCLK(R)->REFCLK(R)	0.394    0.121/*         0.058/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.121/*         0.058/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	0.347    0.121/*         0.059/*         U0_ref_sync/\sync_reg_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.394    0.121/*         0.058/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.122/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
REFCLK(R)->REFCLK(R)	0.391    0.123/*         0.060/*         RST_SYNC_1/\sync_reg_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.127/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.127/*         0.064/*         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.129/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.131/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.137/*         0.061/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
@(R)->UARTCLK(R)	0.716    0.139/*         0.071/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
@(R)->UARTCLK(R)	0.713    0.142/*         0.075/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
TX_CLK(R)->TX_CLK(R)	0.776    0.149/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.776    0.151/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.776    0.154/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.776    0.155/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.155/*         0.052/*         U0_UART/U0_UART_TX/S1/ser_data_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.771    0.156/*         0.056/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.158/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.160/*         0.052/*         U0_UART/U0_UART_TX/P1/par_bit_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.161/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.161/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.162/*         0.052/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /D    1
RX_CLK(R)->RX_CLK(R)	0.710    */0.166         */0.094         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.300    */0.167         */0.088         U0_RegFile/\Reg_File_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	0.299    */0.167         */0.089         U0_RegFile/\Reg_File_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	0.299    */0.168         */0.089         U0_RegFile/\Reg_File_reg[0][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.709    */0.169         */0.095         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.682    0.169/*         0.075/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
REFCLK(R)->REFCLK(R)	0.306    */0.171         */0.089         U0_RegFile/\Reg_File_reg[11][6] /D    1
REFCLK(R)->REFCLK(R)	0.304    */0.171         */0.089         U0_RegFile/\Reg_File_reg[10][5] /D    1
REFCLK(R)->REFCLK(R)	0.308    */0.172         */0.089         U0_RegFile/\Reg_File_reg[5][7] /D    1
@(R)->SCAN_CLK(R)	0.679    0.172/*         0.078/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
RX_CLK(R)->RX_CLK(R)	0.754    0.173/*         0.052/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.742    */0.173         */0.086         U0_UART/U0_UART_TX/S1/\count_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.331    */0.174         */0.089         U0_RegFile/\Reg_File_reg[15][3] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.174         */0.089         U0_RegFile/\Reg_File_reg[5][0] /D    1
REFCLK(R)->REFCLK(R)	0.309    */0.174         */0.089         U0_RegFile/\Reg_File_reg[11][1] /D    1
REFCLK(R)->REFCLK(R)	0.304    */0.175         */0.089         U0_RegFile/\Reg_File_reg[11][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.744    0.175/*         0.059/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.175         */0.089         U0_RegFile/\Reg_File_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.175         */0.089         U0_RegFile/\Reg_File_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.175         */0.089         U0_RegFile/\Reg_File_reg[14][2] /D    1
REFCLK(R)->REFCLK(R)	0.307    */0.176         */0.089         U0_RegFile/\Reg_File_reg[10][3] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.176         */0.089         U0_RegFile/\Reg_File_reg[5][1] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.176         */0.089         U0_RegFile/\Reg_File_reg[14][0] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.176         */0.089         U0_RegFile/\Reg_File_reg[15][1] /D    1
REFCLK(R)->REFCLK(R)	0.299    */0.176         */0.089         U0_RegFile/\Reg_File_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.176         */0.089         U0_RegFile/\Reg_File_reg[14][3] /D    1
REFCLK(R)->REFCLK(R)	0.318    */0.176         */0.089         U0_RegFile/\Reg_File_reg[10][1] /D    1
REFCLK(R)->REFCLK(R)	0.312    */0.176         */0.089         U0_RegFile/\Reg_File_reg[11][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.177/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.177         */0.090         U0_RegFile/\Reg_File_reg[14][7] /D    1
REFCLK(R)->REFCLK(R)	0.306    */0.177         */0.089         U0_RegFile/\Reg_File_reg[10][4] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.177         */0.089         U0_RegFile/\Reg_File_reg[10][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.778    0.177/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.305    */0.178         */0.090         U0_RegFile/\Reg_File_reg[11][7] /D    1
REFCLK(R)->REFCLK(R)	0.322    */0.178         */0.089         U0_RegFile/\Reg_File_reg[10][0] /D    1
REFCLK(R)->REFCLK(R)	0.297    */0.178         */0.089         U0_RegFile/\Reg_File_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	0.300    */0.178         */0.090         U0_RegFile/\Reg_File_reg[11][4] /D    1
REFCLK(R)->REFCLK(R)	0.348    0.178/*         0.058/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	0.329    */0.178         */0.089         U0_RegFile/\Reg_File_reg[14][6] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.178         */0.089         U0_RegFile/\Reg_File_reg[11][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.178/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /D    1
REFCLK(R)->REFCLK(R)	0.306    */0.179         */0.089         U0_RegFile/\Reg_File_reg[11][3] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.179         */0.089         U0_RegFile/\Reg_File_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.179         */0.090         U0_RegFile/\Reg_File_reg[15][2] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.179         */0.089         U0_RegFile/\Reg_File_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	0.346    0.179/*         0.036/*         U0_RegFile/\Reg_File_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	0.315    */0.180         */0.089         U0_RegFile/\Reg_File_reg[10][2] /D    1
REFCLK(R)->REFCLK(R)	0.344    0.181/*         0.063/*         U0_ref_sync/enable_flop_reg/D    1
REFCLK(R)->REFCLK(R)	0.329    */0.181         */0.089         U0_RegFile/\Reg_File_reg[15][7] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.181         */0.089         U0_RegFile/\Reg_File_reg[14][1] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.181         */0.089         U0_RegFile/\Reg_File_reg[4][0] /D    1
REFCLK(R)->REFCLK(R)	0.307    */0.182         */0.089         U0_RegFile/\Reg_File_reg[5][6] /D    1
REFCLK(R)->REFCLK(R)	0.292    */0.182         */0.089         U0_RegFile/\Reg_File_reg[4][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.182/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.183         */0.090         U0_RegFile/\Reg_File_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	0.306    */0.183         */0.090         U0_RegFile/\Reg_File_reg[15][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.750    0.183/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.325    0.183/*         0.054/*         U0_RegFile/\Reg_File_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	0.330    */0.183         */0.089         U0_RegFile/\Reg_File_reg[15][6] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.184         */0.089         U0_RegFile/\Reg_File_reg[14][5] /D    1
REFCLK(R)->REFCLK(R)	0.326    */0.184         */0.090         U0_RegFile/\Reg_File_reg[10][7] /D    1
REFCLK(R)->REFCLK(R)	0.329    */0.184         */0.089         U0_RegFile/\Reg_File_reg[15][4] /D    1
REFCLK(R)->REFCLK(R)	0.323    0.184/*         0.054/*         U0_RegFile/\Reg_File_reg[2][2] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.184         */0.090         U0_RegFile/\Reg_File_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	0.324    0.185/*         0.054/*         U0_RegFile/\Reg_File_reg[6][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.185/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.776    0.185/*         0.051/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.186         */0.090         U0_RegFile/\Reg_File_reg[14][4] /D    1
REFCLK(R)->REFCLK(R)	0.341    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[7][1] /D    1
REFCLK(R)->REFCLK(R)	0.324    0.186/*         0.054/*         U0_RegFile/\Reg_File_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	0.307    */0.186         */0.089         U0_RegFile/\Reg_File_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	0.339    0.186/*         0.055/*         U0_RegFile/\Reg_File_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	0.340    0.187/*         0.055/*         U0_RegFile/\Reg_File_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.187/*         0.054/*         U0_RegFile/\Reg_File_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	0.340    0.187/*         0.055/*         U0_RegFile/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.187/*         0.068/*         U0_ref_sync/enable_flop_reg/SI    1
REFCLK(R)->REFCLK(R)	0.339    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[7][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.752    0.188/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.188/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /D    1
REFCLK(R)->REFCLK(R)	0.325    0.188/*         0.054/*         U0_RegFile/\Reg_File_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	0.353    0.188/*         0.056/*         U0_RegFile/\Reg_File_reg[9][3] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[12][5] /D    1
REFCLK(R)->REFCLK(R)	0.341    0.188/*         0.055/*         U0_RegFile/\Reg_File_reg[6][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.754    0.188/*         0.052/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/D    1
REFCLK(R)->REFCLK(R)	0.360    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[9][0] /D    1
REFCLK(R)->REFCLK(R)	0.307    */0.189         */0.089         U0_RegFile/\Reg_File_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[13][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.778    0.189/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.325    0.189/*         0.054/*         U0_RegFile/\Reg_File_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[12][3] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[12][4] /D    1
REFCLK(R)->REFCLK(R)	0.339    0.189/*         0.055/*         U0_RegFile/\Reg_File_reg[7][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.751    0.189/*         0.052/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.325    0.189/*         0.054/*         U0_RegFile/\Reg_File_reg[6][2] /D    1
REFCLK(R)->REFCLK(R)	0.291    */0.190         */0.090         U0_RegFile/\Reg_File_reg[4][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.778    0.190/*         0.052/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.361    0.190/*         0.056/*         U0_RegFile/\Reg_File_reg[9][5] /D    1
REFCLK(R)->REFCLK(R)	0.325    0.190/*         0.054/*         U0_RegFile/\Reg_File_reg[7][3] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.190/*         0.055/*         U0_RegFile/\Reg_File_reg[8][7] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.191/*         0.056/*         U0_RegFile/\Reg_File_reg[13][3] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.191/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][0] /D    1
REFCLK(R)->REFCLK(R)	0.351    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[8][2] /D    1
REFCLK(R)->REFCLK(R)	0.351    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[8][3] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[13][1] /D    1
REFCLK(R)->REFCLK(R)	0.324    0.191/*         0.055/*         U0_RegFile/\Reg_File_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	0.354    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[9][2] /D    1
REFCLK(R)->REFCLK(R)	0.340    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[9][4] /D    1
REFCLK(R)->REFCLK(R)	0.357    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[8][1] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.192/*         0.055/*         U0_RegFile/\Reg_File_reg[12][0] /D    1
REFCLK(R)->REFCLK(R)	0.382    0.192/*         0.058/*         F1_fifo/fifomem/\MEM_reg[2][3] /D    1
REFCLK(R)->REFCLK(R)	0.382    0.193/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][3] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.193/*         0.055/*         U0_RegFile/\Reg_File_reg[13][5] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.193/*         0.055/*         U0_RegFile/\Reg_File_reg[12][6] /D    1
REFCLK(R)->REFCLK(R)	0.380    0.194/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][0] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.194/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][6] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.194/*         0.055/*         U0_RegFile/\Reg_File_reg[13][2] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.194/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][1] /D    1
REFCLK(R)->REFCLK(R)	0.361    0.194/*         0.055/*         U0_RegFile/\Reg_File_reg[9][7] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.194/*         0.056/*         U0_RegFile/\Reg_File_reg[8][0] /D    1
REFCLK(R)->REFCLK(R)	0.306    */0.194         */0.090         U0_RegFile/\Reg_File_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.194/*         0.058/*         F1_fifo/fifomem/\MEM_reg[2][6] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.195/*         0.056/*         U0_RegFile/\Reg_File_reg[12][2] /D    1
REFCLK(R)->REFCLK(R)	0.385    0.195/*         0.058/*         F1_fifo/fifomem/\MEM_reg[5][3] /D    1
REFCLK(R)->REFCLK(R)	0.329    0.195/*         0.055/*         U0_RegFile/\RdData_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.369    0.195/*         0.057/*         F1_fifo/fifomem/\MEM_reg[7][2] /D    1
REFCLK(R)->REFCLK(R)	0.340    0.196/*         0.055/*         U0_RegFile/\Reg_File_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	0.362    0.196/*         0.056/*         U0_RegFile/\Reg_File_reg[12][7] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.196/*         0.056/*         U0_RegFile/\Reg_File_reg[8][4] /D    1
REFCLK(R)->REFCLK(R)	0.370    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][2] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[7][6] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][6] /D    1
REFCLK(R)->REFCLK(R)	0.380    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][3] /D    1
REFCLK(R)->REFCLK(R)	0.370    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][2] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[2][4] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.196/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][4] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.196/*         0.056/*         U0_RegFile/\Reg_File_reg[9][6] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.197/*         0.052/*         U0_ClkDiv/\count_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.362    0.197/*         0.055/*         U0_RegFile/\Reg_File_reg[8][6] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.197/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][1] /D    1
REFCLK(R)->REFCLK(R)	0.391    0.197/*         0.059/*         F1_fifo/fifomem/\MEM_reg[6][5] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.197/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][4] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.197/*         0.059/*         F1_fifo/fifomem/\MEM_reg[7][4] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.197/*         0.058/*         F1_fifo/fifomem/\MEM_reg[7][0] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.197/*         0.059/*         F1_fifo/fifomem/\MEM_reg[2][5] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.197/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.197/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][7] /D    1
REFCLK(R)->REFCLK(R)	0.382    0.197/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][5] /D    1
REFCLK(R)->REFCLK(R)	0.370    0.197/*         0.057/*         F1_fifo/fifomem/\MEM_reg[2][0] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.197/*         0.059/*         F1_fifo/fifomem/\MEM_reg[1][6] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.197/*         0.055/*         U0_RegFile/\Reg_File_reg[9][1] /D    1
REFCLK(R)->REFCLK(R)	0.371    0.198/*         0.057/*         F1_fifo/fifomem/\MEM_reg[1][1] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.198/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][1] /D    1
REFCLK(R)->REFCLK(R)	0.328    */0.198         */0.091         U0_RegFile/\Reg_File_reg[15][5] /D    1
REFCLK(R)->REFCLK(R)	0.380    0.198/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.198/*         0.058/*         F1_fifo/fifomem/\MEM_reg[7][7] /D    1
REFCLK(R)->REFCLK(R)	0.372    0.198/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.749    0.198/*         0.053/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.327    0.198/*         0.055/*         U0_RegFile/\RdData_reg[5] /D    1
REFCLK(R)->REFCLK(R)	0.380    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[5][7] /D    1
REFCLK(R)->REFCLK(R)	0.380    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][4] /D    1
REFCLK(R)->REFCLK(R)	0.369    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][2] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[5][1] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.199/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.341    0.199/*         0.055/*         U0_RegFile/\Reg_File_reg[12][1] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.199/*         0.056/*         U0_RegFile/\Reg_File_reg[13][4] /D    1
REFCLK(R)->REFCLK(R)	0.390    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][6] /D    1
REFCLK(R)->REFCLK(R)	0.320    0.199/*         0.054/*         U0_RegFile/\RdData_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.199/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][4] /D    1
REFCLK(R)->REFCLK(R)	0.329    0.200/*         0.055/*         U0_RegFile/\RdData_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.391    0.200/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.742    */0.200         */0.085         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.377    0.200/*         0.058/*         F1_fifo/fifomem/\MEM_reg[7][3] /D    1
UARTCLK(R)->UARTCLK(R)	0.719    0.200/*         0.052/*         U0_ClkDiv/\count_reg[5] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.200/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][0] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.200/*         0.059/*         F1_fifo/fifomem/\MEM_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.200/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][5] /D    1
REFCLK(R)->REFCLK(R)	0.370    0.200/*         0.057/*         F1_fifo/fifomem/\MEM_reg[0][1] /D    1
REFCLK(R)->REFCLK(R)	0.360    0.201/*         0.056/*         U0_RegFile/\Reg_File_reg[8][5] /D    1
REFCLK(R)->REFCLK(R)	0.326    0.201/*         0.055/*         U0_RegFile/\RdData_reg[6] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.201/*         0.059/*         F1_fifo/fifomem/\MEM_reg[3][5] /D    1
REFCLK(R)->REFCLK(R)	0.321    0.201/*         0.054/*         U0_RegFile/RdData_VLD_reg/D    1
REFCLK(R)->REFCLK(R)	0.320    0.201/*         0.054/*         U0_RegFile/\RdData_reg[1] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.201/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.201/*         0.052/*         U0_ClkDiv/odd_edge_tog_reg/D    1
REFCLK(R)->REFCLK(R)	0.393    0.201/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][5] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.201/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][4] /D    1
REFCLK(R)->REFCLK(R)	0.329    0.202/*         0.056/*         U0_RegFile/\RdData_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.202/*         0.058/*         F1_fifo/fifomem/\MEM_reg[0][3] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.202/*         0.058/*         F1_fifo/fifomem/\MEM_reg[4][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.775    0.202/*         0.055/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.202/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][5] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.202/*         0.058/*         F1_fifo/fifomem/\MEM_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.203/*         0.059/*         F1_fifo/fifomem/\MEM_reg[3][7] /D    1
REFCLK(R)->REFCLK(R)	0.364    0.204/*         0.058/*         F1_fifo/fifomem/\MEM_reg[5][2] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.204/*         0.058/*         F1_fifo/fifomem/\MEM_reg[6][4] /D    1
REFCLK(R)->REFCLK(R)	0.391    0.205/*         0.059/*         F1_fifo/fifomem/\MEM_reg[6][7] /D    1
REFCLK(R)->REFCLK(R)	0.381    0.205/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][3] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.206/*         0.059/*         F1_fifo/fifomem/\MEM_reg[2][7] /D    1
REFCLK(R)->REFCLK(R)	0.389    0.206/*         0.058/*         F1_fifo/fifomem/\MEM_reg[1][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.749    0.206/*         0.053/*         U0_UART/U0_UART_RX/Par0/par_err_reg/D    1
REFCLK(R)->REFCLK(R)	0.370    0.206/*         0.058/*         F1_fifo/fifomem/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.206/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.748    0.206/*         0.055/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.718    */0.207         */0.087         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.392    0.207/*         0.059/*         F1_fifo/fifomem/\MEM_reg[7][5] /D    1
REFCLK(R)->REFCLK(R)	0.386    0.207/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.753    0.207/*         0.052/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.207/*         0.057/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.207/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.207/*         0.060/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.208/*         0.057/*         U0_ref_sync/\sync_bus_reg[4] /D    1
REFCLK(R)->REFCLK(R)	0.363    0.208/*         0.056/*         U0_RegFile/\Reg_File_reg[13][7] /D    1
UARTCLK(R)->UARTCLK(R)	0.720    0.208/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
UARTCLK(R)->UARTCLK(R)	0.719    0.209/*         0.053/*         U0_ClkDiv/\count_reg[6] /D    1
REFCLK(R)->REFCLK(R)	0.370    0.209/*         0.058/*         F1_fifo/fifomem/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.209/*         0.066/*         U0_RegFile/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.209/*         0.066/*         U0_RegFile/\Reg_File_reg[0][2] /SI    1
REFCLK(R)->REFCLK(R)	0.356    0.210/*         0.058/*         F1_fifo/fifomem/\MEM_reg[7][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.774    0.211/*         0.053/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.322    0.211/*         0.055/*         U0_RegFile/\RdData_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.712    */0.212         */0.094         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.212/*         0.057/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.212/*         0.063/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.778    0.212/*         0.052/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.741    */0.213         */0.086         F1_fifo/rptr_empty/\bn_rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.213/*         0.066/*         U0_RegFile/\Reg_File_reg[0][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.719    */0.214         */0.086         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    */0.214         */0.082         U0_ref_sync/\sync_reg_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.321    0.214/*         0.054/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.215/*         0.062/*         U0_RegFile/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.215/*         0.048/*         U0_RegFile/\Reg_File_reg[1][4] /SI    1
REFCLK(R)->REFCLK(R)	0.392    0.216/*         0.059/*         F1_fifo/fifomem/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.216/*         0.060/*         U0_UART/U0_UART_RX/Par0/par_err_reg/SI    1
REFCLK(R)->REFCLK(R)	0.326    0.217/*         0.054/*         U0_RegFile/\Reg_File_reg[3][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.750    0.217/*         0.055/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.753    0.217/*         0.052/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /D    1
REFCLK(R)->REFCLK(R)	0.394    0.217/*         0.058/*         F1_fifo/wptr_full/\g_wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.217/*         0.067/*         U0_RegFile/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.218/*         0.063/*         U0_RegFile/\Reg_File_reg[12][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.711    */0.219         */0.095         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.219/*         0.062/*         U0_RegFile/\Reg_File_reg[7][6] /SI    1
REFCLK(R)->REFCLK(R)	0.336    0.220/*         0.036/*         U0_RegFile/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.220/*         0.063/*         U0_RegFile/\Reg_File_reg[8][0] /SI    1
UARTCLK(R)->UARTCLK(R)	0.729    0.220/*         0.060/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.220/*         0.064/*         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.220/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.221/*         0.066/*         U0_RegFile/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.221/*         0.061/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.743    */0.221         */0.085         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.221/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.221/*         0.057/*         U0_ref_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.222/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.222/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.222/*         0.062/*         U0_RegFile/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.223/*         0.064/*         PUL_GEN_1/sync_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.223/*         0.057/*         U0_ref_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.223/*         0.063/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.223/*         0.061/*         U0_UART/U0_UART_TX/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.223/*         0.057/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.224/*         0.066/*         U0_RegFile/\Reg_File_reg[15][1] /SI    1
REFCLK(R)->REFCLK(R)	0.321    0.224/*         0.038/*         U0_RegFile/\Reg_File_reg[1][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.739    */0.224         */0.087         U0_UART/U0_UART_TX/S1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.224/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.224/*         0.061/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.224/*         0.061/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.225/*         0.061/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.225/*         0.061/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.225/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.226/*         0.060/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.226/*         0.064/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.226/*         0.064/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.226/*         0.064/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.227/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.694    0.227/*         0.064/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.227/*         0.060/*         U0_UART/U0_UART_TX/S1/ser_data_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.227/*         0.065/*         U0_RegFile/\Reg_File_reg[5][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.750    0.227/*         0.054/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.227/*         0.062/*         U0_RegFile/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.227/*         0.066/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.228/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.228/*         0.064/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.228/*         0.067/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.229/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.229/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.229/*         0.061/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.230/*         0.063/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.230/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.230/*         0.068/*         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.230/*         0.064/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.230/*         0.063/*         U0_RegFile/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.231/*         0.063/*         U0_RegFile/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.231/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.231/*         0.067/*         U0_RegFile/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.231/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.231/*         0.066/*         F1_fifo/fifomem/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.231/*         0.065/*         F1_fifo/fifomem/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.232/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.232/*         0.064/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.232/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][5] /SI    1
REFCLK(R)->REFCLK(R)	0.394    0.233/*         0.058/*         F1_fifo/wptr_full/\g_wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.233/*         0.062/*         U0_RegFile/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.233/*         0.062/*         U0_RegFile/\Reg_File_reg[2][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.752    0.234/*         0.052/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[6][5] /SI    1
REFCLK(R)->REFCLK(R)	0.395    0.234/*         0.058/*         F1_fifo/wptr_full/\g_wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.234/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.234/*         0.065/*         F1_fifo/fifomem/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.234/*         0.062/*         U0_RegFile/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.235/*         0.062/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.235/*         0.065/*         F1_fifo/fifomem/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.235/*         0.062/*         U0_RegFile/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.236/*         0.063/*         U0_RegFile/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.236/*         0.046/*         U0_RegFile/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.236/*         0.062/*         U0_RegFile/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.237/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.237/*         0.063/*         U0_RegFile/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.237/*         0.063/*         U0_RegFile/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[7][2] /SI    1
REFCLK(R)->REFCLK(R)	0.334    0.237/*         0.042/*         U0_RegFile/\Reg_File_reg[0][7] /D    1
REFCLK(R)->REFCLK(R)	0.321    0.237/*         0.054/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.237/*         0.062/*         U0_RegFile/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.237/*         0.063/*         U0_RegFile/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.237/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.237/*         0.063/*         U0_RegFile/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.237/*         0.063/*         U0_RegFile/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.238/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.238/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.238/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][3] /SI    1
REFCLK(R)->REFCLK(R)	0.327    0.238/*         0.054/*         U0_RegFile/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.238/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.238/*         0.063/*         U0_RegFile/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.238/*         0.063/*         U0_RegFile/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    0.238/*         0.045/*         U0_RegFile/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.239/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.239/*         0.065/*         F1_fifo/fifomem/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.239/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.239/*         0.063/*         U0_RegFile/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.239/*         0.063/*         U0_RegFile/\Reg_File_reg[13][2] /SI    1
REFCLK(R)->REFCLK(R)	0.373    */0.239         */0.080         F1_fifo/wptr_full/\bn_wptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.323    0.239/*         0.054/*         U0_RegFile/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.239/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.239/*         0.063/*         U0_RegFile/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.240/*         0.063/*         U0_RegFile/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.240/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.240/*         0.063/*         U0_RegFile/\Reg_File_reg[9][3] /SI    1
REFCLK(R)->REFCLK(R)	0.326    0.240/*         0.041/*         U0_RegFile/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.240/*         0.063/*         U0_RegFile/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.240/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.241/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.241/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.241/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.241/*         0.063/*         U0_RegFile/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.241/*         0.063/*         U0_RegFile/\Reg_File_reg[13][3] /SI    1
REFCLK(R)->REFCLK(R)	0.326    0.241/*         0.055/*         U0_RegFile/\Reg_File_reg[3][3] /D    1
REFCLK(R)->REFCLK(R)	0.323    0.241/*         0.054/*         U0_RegFile/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.241/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.241/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.241/*         0.063/*         U0_RegFile/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.241/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.242/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.242/*         0.063/*         U0_RegFile/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.242/*         0.064/*         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.242/*         0.065/*         U0_RegFile/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.242/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.242/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.242/*         0.062/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.242/*         0.048/*         U0_RegFile/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.242/*         0.063/*         U0_RegFile/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.242/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.243/*         0.071/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.243/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.243/*         0.065/*         U0_RegFile/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.243/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.243/*         0.063/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.243/*         0.065/*         F1_fifo/fifomem/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.243/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.243/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.243/*         0.062/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.243/*         0.063/*         U0_RegFile/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.244/*         0.065/*         F1_fifo/fifomem/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.244/*         0.065/*         U0_RegFile/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.244/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.244/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.244/*         0.065/*         F1_fifo/fifomem/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.244/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.244/*         0.063/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.245/*         0.065/*         U0_RegFile/\Reg_File_reg[4][4] /SI    1
REFCLK(R)->REFCLK(R)	0.395    0.245/*         0.058/*         F1_fifo/wptr_full/\g_wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.641    0.245/*         0.066/*         U0_RegFile/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.245/*         0.066/*         U0_RegFile/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.245/*         0.066/*         U0_RegFile/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.245/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.245/*         0.063/*         U0_RegFile/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[4][5] /SI    1
REFCLK(R)->REFCLK(R)	0.322    0.246/*         0.054/*         U0_RegFile/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.246/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.246/*         0.062/*         U0_UART/U0_UART_TX/P1/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.246/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][7] /SI    1
REFCLK(R)->REFCLK(R)	0.327    0.246/*         0.054/*         U0_RegFile/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.246/*         0.065/*         F1_fifo/fifomem/\MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.627    0.246/*         0.063/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.246/*         0.066/*         U0_RegFile/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.246/*         0.066/*         U0_RegFile/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.246/*         0.061/*         U0_RegFile/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.246/*         0.065/*         U0_RegFile/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.247/*         0.063/*         U0_RegFile/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.622    0.247/*         0.065/*         U0_RegFile/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.247/*         0.066/*         U0_RegFile/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.247/*         0.062/*         U0_ClkDiv/\count_reg[6] /SI    1
REFCLK(R)->REFCLK(R)	0.325    0.247/*         0.054/*         U0_RegFile/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.247/*         0.065/*         U0_RegFile/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.247/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.247/*         0.066/*         U0_RegFile/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.247/*         0.063/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.247/*         0.066/*         U0_RegFile/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.247/*         0.066/*         U0_RegFile/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.247/*         0.065/*         F1_fifo/fifomem/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.247/*         0.065/*         U0_RegFile/\Reg_File_reg[5][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.749    0.247/*         0.053/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.248/*         0.062/*         U0_RegFile/\Reg_File_reg[7][3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.717    */0.248         */0.087         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.317    */0.248         */0.081         C0_CTRL/\current_state_reg[3] /D    1
REFCLK(R)->REFCLK(R)	0.327    0.248/*         0.054/*         U0_RegFile/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.248/*         0.066/*         U0_RegFile/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.248/*         0.065/*         F1_fifo/fifomem/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.248/*         0.065/*         F1_fifo/fifomem/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.248/*         0.063/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.248/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.248/*         0.066/*         U0_RegFile/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.248/*         0.066/*         U0_RegFile/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.249/*         0.066/*         U0_RegFile/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.249/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.249/*         0.066/*         U0_RegFile/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.249/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.249/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.249/*         0.065/*         U0_RegFile/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.249/*         0.049/*         U0_RegFile/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.249/*         0.063/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.624    0.249/*         0.063/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.249/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.249/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.249/*         0.062/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.250/*         0.065/*         U0_RegFile/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.250/*         0.063/*         U0_UART/U0_UART_TX/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.250/*         0.065/*         F1_fifo/fifomem/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.626    0.250/*         0.068/*         U0_RegFile/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.250/*         0.066/*         U0_RegFile/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.250/*         0.062/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.250/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.250/*         0.065/*         U0_RegFile/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.640    0.250/*         0.062/*         U0_RegFile/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.250/*         0.066/*         U0_RegFile/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.250/*         0.062/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.251/*         0.063/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.635    0.251/*         0.066/*         U0_RegFile/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.690    0.251/*         0.066/*         F1_fifo/fifomem/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.251/*         0.063/*         U0_RegFile/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.252/*         0.048/*         U0_RegFile/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.252/*         0.065/*         U0_RegFile/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.252/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.253/*         0.067/*         U0_RegFile/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.253/*         0.063/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.253/*         0.063/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    0.253/*         0.062/*         U0_RegFile/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.253/*         0.062/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.254/*         0.066/*         F1_fifo/wptr_full/\g_wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.254/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.254/*         0.066/*         F1_fifo/wptr_full/\g_wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.630    0.254/*         0.065/*         U0_RegFile/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.255/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.255/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.255/*         0.066/*         U0_RegFile/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.256/*         0.066/*         U0_RegFile/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.256/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.256/*         0.066/*         F1_fifo/fifomem/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.257/*         0.068/*         U0_RegFile/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.258/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.258/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.258/*         0.066/*         U0_RegFile/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.258/*         0.063/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.258/*         0.065/*         F1_fifo/fifomem/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.258/*         0.064/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.259/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.259/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.259/*         0.065/*         F1_fifo/fifomem/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.259/*         0.063/*         U1_ClkDiv/\count_reg[2] /SI    1
REFCLK(R)->REFCLK(R)	0.348    0.260/*         0.059/*         C0_CTRL/\current_state_reg[0] /D    1
REFCLK(R)->ALU_CLK(R)	0.335    */0.261         */0.085         U0_ALU/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.261/*         0.065/*         F1_fifo/fifomem/\MEM_reg[6][2] /SI    1
UARTCLK(R)->UARTCLK(R)	0.736    0.261/*         0.052/*         U1_ClkDiv/\count_reg[1] /D    1
REFCLK(R)->REFCLK(R)	0.394    0.262/*         0.058/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.262/*         0.062/*         U0_RegFile/\Reg_File_reg[12][1] /SI    1
UARTCLK(R)->UARTCLK(R)	0.736    0.262/*         0.053/*         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.263/*         0.064/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.263/*         0.067/*         F1_fifo/wptr_full/\g_wptr_reg[1] /SI    1
REFCLK(R)->REFCLK(R)	0.331    0.263/*         0.047/*         U0_RegFile/\Reg_File_reg[2][5] /D    1
REFCLK(R)->ALU_CLK(R)	0.366    0.264/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.264/*         0.064/*         U0_RegFile/\Reg_File_reg[3][1] /SI    1
REFCLK(R)->REFCLK(R)	0.340    0.264/*         0.042/*         U0_RegFile/\Reg_File_reg[1][0] /D    1
REFCLK(R)->REFCLK(R)	0.327    */0.266         */0.080         C0_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.637    0.266/*         0.049/*         U0_RegFile/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.267/*         0.066/*         U0_RegFile/\Reg_File_reg[11][1] /SI    1
REFCLK(R)->REFCLK(R)	0.333    0.267/*         0.048/*         U0_RegFile/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.269/*         0.065/*         F1_fifo/fifomem/\MEM_reg[2][0] /SI    1
UARTCLK(R)->UARTCLK(R)	0.311    0.270/*         0.056/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.270/*         0.066/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.270/*         0.066/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.270/*         0.064/*         U0_UART/U0_UART_TX/S1/\count_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.735    */0.271         */0.094         PUL_GEN_1/meta_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.271/*         0.066/*         U0_RegFile/\Reg_File_reg[15][0] /SI    1
REFCLK(R)->REFCLK(R)	0.305    0.272/*         0.052/*         U0_RegFile/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.634    0.272/*         0.050/*         U0_RegFile/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.273/*         0.065/*         F1_fifo/fifomem/\MEM_reg[5][1] /SI    1
REFCLK(R)->REFCLK(R)	0.341    0.273/*         0.041/*         U0_RegFile/\Reg_File_reg[1][1] /D    1
UARTCLK(R)->UARTCLK(R)	0.310    0.274/*         0.056/*         U1_ClkDiv/div_clk_reg/D    1
UARTCLK(R)->UARTCLK(R)	0.736    0.277/*         0.052/*         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.278/*         0.065/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /SI    1
UARTCLK(R)->UARTCLK(R)	0.736    0.278/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.278/*         0.065/*         F1_fifo/fifomem/\MEM_reg[7][1] /SI    1
REFCLK(R)->REFCLK(R)	0.393    0.279/*         0.059/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.279/*         0.068/*         U0_RegFile/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.280/*         0.065/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
UARTCLK(R)->UARTCLK(R)	0.736    0.281/*         0.053/*         U1_ClkDiv/\count_reg[2] /D    1
UARTCLK(R)->UARTCLK(R)	0.737    0.281/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.636    0.281/*         0.051/*         U0_RegFile/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.282/*         0.067/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.621    0.282/*         0.066/*         U0_RegFile/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.283/*         0.067/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.774    0.283/*         0.056/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.283/*         0.064/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.284/*         0.066/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.285/*         0.066/*         U0_RegFile/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.287/*         0.059/*         U0_RegFile/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.289/*         0.068/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
REFCLK(R)->REFCLK(R)	0.352    */0.290         */0.022         U0_RegFile/\Reg_File_reg[0][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.776    0.291/*         0.054/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /D    1
REFCLK(R)->REFCLK(R)	0.328    0.291/*         0.049/*         U0_RegFile/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.292/*         0.066/*         U0_RegFile/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.292/*         0.066/*         U0_RegFile/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.620    0.292/*         0.066/*         U0_RegFile/\Reg_File_reg[3][2] /SI    1
REFCLK(R)->REFCLK(R)	0.303    */0.295         */0.059         U0_RegFile/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.616    0.296/*         0.064/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.297/*         0.066/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.298/*         0.070/*         U0_RegFile/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.632    0.299/*         0.064/*         U1_ClkDiv/\count_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.772    0.300/*         -0.077/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
RX_CLK(R)->RX_CLK(R)	0.749    0.302/*         0.053/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    0.303/*         0.059/*         U0_RegFile/\Reg_File_reg[1][2] /SI    1
UARTCLK(R)->UARTCLK(R)	0.736    0.305/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.305/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.642    0.305/*         0.069/*         C0_CTRL/\current_state_reg[2] /SI    1
REFCLK(R)->REFCLK(R)	0.320    */0.308         */0.086         U0_ref_sync/enable_pulse_d_reg/D    1
REFCLK(R)->ALU_CLK(R)	0.336    */0.309         */0.084         U0_ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.309/*         0.070/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /SI    1
REFCLK(R)->ALU_CLK(R)	0.335    */0.312         */0.085         U0_ALU/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.313/*         0.062/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.313/*         0.065/*         U0_UART/U0_UART_TX/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.633    0.314/*         0.062/*         RST_SYNC_2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.617    0.314/*         0.067/*         U0_RegFile/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.619    0.315/*         0.067/*         U0_RegFile/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.317/*         0.061/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    0.317/*         0.069/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
REFCLK(R)->REFCLK(R)	0.349    0.322/*         0.057/*         C0_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.322/*         0.067/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /SI    1
REFCLK(R)->ALU_CLK(R)	0.367    0.324/*         0.054/*         U0_ALU/\ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.330/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /SI    1
REFCLK(R)->ALU_CLK(R)	0.391    */0.333         */0.029         U0_ALU/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.338/*         0.063/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.745    0.338/*         -0.066/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.339/*         0.067/*         F1_fifo/fifomem/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.341/*         0.061/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.615    0.342/*         0.067/*         U0_RegFile/\Reg_File_reg[2][1] /SI    1
REFCLK(R)->ALU_CLK(R)	0.360    0.346/*         0.060/*         U0_ALU/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.350/*         0.064/*         C0_CTRL/\current_state_reg[1] /SI    1
REFCLK(R)->REFCLK(R)	0.323    0.358/*         0.057/*         U0_RegFile/\Reg_File_reg[3][2] /D    1
REFCLK(R)->REFCLK(R)	0.393    0.359/*         0.059/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.360/*         0.063/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.367/*         0.061/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.372/*         0.055/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.639    0.372/*         0.065/*         C0_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.372/*         0.055/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    */0.373         */0.113         F1_fifo/wptr_full/\g_wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    0.378/*         0.043/*         U0_RegFile/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.378/*         0.056/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /D    1
REFCLK(R)->ALU_CLK(R)	0.365    0.380/*         0.055/*         U0_ALU/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.382/*         0.056/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /D    1
REFCLK(R)->ALU_CLK(R)	0.335    */0.384         */0.086         U0_ALU/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.693    0.384/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.384/*         0.069/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.385/*         0.062/*         PUL_GEN_1/meta_flop_reg/SI    1
REFCLK(R)->REFCLK(R)	0.321    0.387/*         0.057/*         U0_RegFile/\Reg_File_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.693    0.396/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.396/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.396/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.398/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.398/*         0.065/*         F1_fifo/wptr_full/\bn_wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.399/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.399/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.400/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.401/*         0.065/*         F1_fifo/wptr_full/\g_wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.401/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.402/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.402/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.402/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.403/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.403/*         0.065/*         F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.688    0.408/*         0.065/*         F1_fifo/fifomem/\MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.412/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.412/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.412/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.412/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.413/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.413/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.414/*         0.064/*         F1_fifo/fifomem/\MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.415/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.415/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.415/*         0.064/*         F1_fifo/fifomem/\MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.416/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    0.416/*         0.049/*         U0_RegFile/\Reg_File_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	0.689    0.418/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.419/*         0.064/*         F1_fifo/fifomem/\MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.420/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][7] /RN    1
REFCLK(R)->ALU_CLK(R)	0.338    */0.420         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REFCLK(R)->ALU_CLK(R)	0.338    */0.420         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
@(R)->SCAN_CLK(R)	0.694    0.420/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.420/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.420/*         0.064/*         F1_fifo/fifomem/\MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.420/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.422/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.423/*         0.064/*         F1_fifo/fifomem/\MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.424/*         0.064/*         F1_fifo/fifomem/\MEM_reg[1][5] /RN    1
REFCLK(R)->ALU_CLK(R)	0.338    */0.424         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
@(R)->SCAN_CLK(R)	0.693    0.424/*         0.064/*         F1_fifo/fifomem/\MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.424/*         0.058/*         U1_ClkDiv/\count_reg[0] /RN    1
REFCLK(R)->ALU_CLK(R)	0.337    */0.425         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
@(R)->SCAN_CLK(R)	0.638    0.425/*         0.058/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.694    0.425/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][6] /RN    1
REFCLK(R)->ALU_CLK(R)	0.336    */0.425         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
@(R)->SCAN_CLK(R)	0.693    0.425/*         0.063/*         F1_fifo/fifomem/\MEM_reg[2][6] /RN    1
REFCLK(R)->ALU_CLK(R)	0.336    */0.425         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
@(R)->SCAN_CLK(R)	0.638    0.426/*         0.057/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.426/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.426/*         0.063/*         F1_fifo/fifomem/\MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.426/*         0.064/*         F1_fifo/fifomem/\MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.427/*         0.057/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.693    0.427/*         0.063/*         F1_fifo/fifomem/\MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.427/*         0.057/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.427/*         0.063/*         F1_fifo/fifomem/\MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.428/*         0.057/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.638    0.428/*         0.057/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.428/*         0.063/*         F1_fifo/fifomem/\MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.428/*         0.063/*         F1_fifo/fifomem/\MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.428/*         0.063/*         F1_fifo/fifomem/\MEM_reg[6][5] /RN    1
REFCLK(R)->ALU_CLK(R)	0.335    */0.432         */0.083         U0_ALU/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.682    0.434/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.434/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.435/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][4] /RN    1
REFCLK(R)->ALU_CLK(R)	0.366    0.435/*         0.055/*         U0_ALU/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.682    0.436/*         0.063/*         F1_fifo/fifomem/\MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.436/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.437/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.444/*         0.063/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.447/*         0.069/*         F1_fifo/wptr_full/\bn_wptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.671    0.448/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.448/*         0.063/*         F1_fifo/fifomem/\MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.449/*         0.063/*         F1_fifo/fifomem/\MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.449/*         0.063/*         F1_fifo/fifomem/\MEM_reg[0][2] /RN    1
REFCLK(R)->REFCLK(R)	0.363    0.451/*         0.056/*         U0_RegFile/\Reg_File_reg[13][6] /D    1
@(R)->SCAN_CLK(R)	0.622    0.456/*         0.058/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.621    0.457/*         0.058/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.621    0.457/*         0.058/*         U0_ClkDiv/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.460/*         0.063/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.621    0.461/*         0.057/*         U0_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.622    0.461/*         0.057/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.621    0.462/*         0.057/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.621    0.462/*         0.057/*         U0_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.466/*         0.060/*         F1_fifo/rptr_empty/\bn_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.467/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.467/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.468/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.468/*         0.060/*         F1_fifo/rptr_empty/\g_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.468/*         0.060/*         F1_fifo/rptr_empty/\bn_rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.468/*         0.060/*         F1_fifo/rptr_empty/\bn_rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.468/*         0.060/*         F1_fifo/rptr_empty/\bn_rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.468/*         0.060/*         PUL_GEN_1/meta_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.565    0.472/*         0.064/*         PUL_GEN_1/sync_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.565    0.472/*         0.064/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.473/*         0.060/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.477/*         0.060/*         U0_UART/U0_UART_TX/S1/\temp_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.483/*         0.060/*         U0_UART/U0_UART_TX/U1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.485/*         0.059/*         U0_UART/U0_UART_RX/STP0/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.567    0.486/*         0.059/*         U0_UART/U0_UART_TX/U1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.488/*         0.059/*         U0_UART/U0_UART_TX/U1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.494/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.495/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.495/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.495/*         0.059/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.496/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.496/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.496/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.496/*         0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.497/*         0.067/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.499/*         0.059/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.499/*         0.059/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.500/*         0.059/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.500/*         0.059/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.500/*         0.058/*         U0_UART/U0_UART_RX/E_B_c/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.501/*         0.067/*         U0_UART/U0_UART_RX/RX0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.505/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.505/*         0.058/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.505/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.506/*         0.058/*         U0_UART/U0_UART_RX/STR0/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.572    0.506/*         0.058/*         U0_UART/U0_UART_RX/E_B_c/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.507/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.508/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.508/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.508/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.509/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.509/*         0.058/*         U0_UART/U0_UART_RX/Par0/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.571    0.509/*         0.058/*         U0_UART/U0_UART_RX/Par0/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.571    0.510/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.510/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.511/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.511/*         0.058/*         U0_UART/U0_UART_RX/DSR0/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.514/*         0.066/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.514/*         0.066/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.514/*         0.066/*         U0_UART/U0_UART_RX/D0/\sample_test_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.207    0.664/*         0.067/*         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.206    0.688/*         0.067/*         U1_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.768    0.788/*         -0.088/*        U0_RegFile/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.765    0.791/*         -0.085/*        U0_RegFile/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.758    0.799/*         -0.085/*        U0_RegFile/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.818/*         0.061/*         F1_fifo/fifomem/\MEM_reg[0][0] /RN    1
REFCLK(R)->ALU_CLK(R)	0.506    0.820/*         -0.085/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.823/*         0.061/*         F1_fifo/fifomem/\MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.826/*         0.061/*         F1_fifo/fifomem/\MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.826/*         0.061/*         F1_fifo/fifomem/\MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.826/*         0.061/*         F1_fifo/fifomem/\MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.829/*         0.061/*         F1_fifo/fifomem/\MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.829/*         0.061/*         F1_fifo/fifomem/\MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.829/*         0.061/*         F1_fifo/fifomem/\MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.829/*         0.061/*         F1_fifo/fifomem/\MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.830/*         0.061/*         F1_fifo/fifomem/\MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.831/*         0.061/*         F1_fifo/fifomem/\MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.831/*         0.060/*         F1_fifo/fifomem/\MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.831/*         0.060/*         F1_fifo/fifomem/\MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.690    0.832/*         0.060/*         F1_fifo/fifomem/\MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.837/*         0.061/*         F1_fifo/fifomem/\MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.679    0.838/*         0.061/*         F1_fifo/fifomem/\MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.846/*         0.060/*         F1_fifo/fifomem/\MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.672    0.854/*         0.060/*         F1_fifo/fifomem/\MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.210    0.862/*         0.063/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.667    0.865/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.871/*         0.059/*         F1_fifo/fifomem/\MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.211    0.872/*         0.063/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.661    0.875/*         0.059/*         F1_fifo/fifomem/\MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.892/*         0.059/*         F1_fifo/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.894/*         0.059/*         C0_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.894/*         0.059/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.059/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.059/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.894/*         0.059/*         C0_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.058/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.059/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.653    0.894/*         0.059/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.059/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.894/*         0.058/*         C0_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.895/*         0.059/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.650    0.898/*         0.062/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.645    0.898/*         0.058/*         C0_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.902/*         0.058/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.917/*         0.057/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.919/*         0.057/*         U0_RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.633    0.919/*         0.057/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.631    0.923/*         0.057/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.630    0.924/*         0.057/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.626    0.928/*         0.057/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.932/*         0.056/*         U0_RegFile/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	0.623    0.932/*         0.056/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.933/*         0.056/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.624    0.933/*         0.056/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.623    0.933/*         0.056/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.620    0.936/*         0.047/*         U0_RegFile/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.617    0.939/*         0.047/*         U0_RegFile/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.953/*         0.059/*         U0_RegFile/\Reg_File_reg[1][3] /RN    1
REFCLK(R)->ALU_CLK(R)	0.363    0.959/*         0.056/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REFCLK(R)->ALU_CLK(R)	0.362    0.960/*         0.056/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REFCLK(R)->ALU_CLK(R)	0.362    0.960/*         0.056/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REFCLK(R)->ALU_CLK(R)	0.363    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.961/*         0.056/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.962/*         0.056/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.962/*         0.056/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REFCLK(R)->ALU_CLK(R)	0.361    0.962/*         0.056/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.964/*         0.056/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REFCLK(R)->ALU_CLK(R)	0.360    0.965/*         0.060/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REFCLK(R)->ALU_CLK(R)	0.364    0.966/*         0.056/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REFCLK(R)->ALU_CLK(R)	0.360    0.966/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.760    1.180/*         -0.076/*        U0_RegFile/\Reg_File_reg[2][5] /SN    1
@(R)->SCAN_CLK(R)	0.762    1.199/*         -0.076/*        U0_RegFile/\Reg_File_reg[3][5] /SN    1
@(R)->SCAN_CLK(R)	0.624    1.316/*         0.059/*         U0_RegFile/\Reg_File_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.316/*         0.059/*         U0_RegFile/\Reg_File_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.623    1.316/*         0.059/*         U0_RegFile/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.624    1.318/*         0.059/*         U0_RegFile/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.624    1.318/*         0.059/*         U0_RegFile/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.324/*         0.059/*         U0_RegFile/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.324/*         0.059/*         U0_RegFile/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.327/*         0.059/*         U0_RegFile/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.328/*         0.059/*         U0_RegFile/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.328/*         0.067/*         U0_RegFile/\Reg_File_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.329/*         0.059/*         U0_RegFile/\Reg_File_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.330/*         0.059/*         U0_RegFile/\Reg_File_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.666    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.331/*         0.059/*         U0_RegFile/\Reg_File_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.332/*         0.059/*         U0_RegFile/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.332/*         0.059/*         U0_RegFile/\Reg_File_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.332/*         0.059/*         U0_RegFile/\Reg_File_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.333/*         0.059/*         U0_RegFile/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.333/*         0.059/*         U0_RegFile/\Reg_File_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.333/*         0.059/*         U0_RegFile/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.334/*         0.059/*         U0_RegFile/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.642    1.334/*         0.059/*         U0_RegFile/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.334/*         0.059/*         U0_RegFile/\Reg_File_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.642    1.335/*         0.059/*         U0_RegFile/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.335/*         0.067/*         U0_RegFile/\Reg_File_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.642    1.335/*         0.059/*         U0_RegFile/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.335/*         0.059/*         U0_RegFile/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.336/*         0.059/*         U0_RegFile/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.336/*         0.067/*         U0_RegFile/\Reg_File_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.336/*         0.059/*         U0_RegFile/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.336/*         0.067/*         U0_RegFile/\Reg_File_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.336/*         0.067/*         U0_RegFile/\Reg_File_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.336/*         0.059/*         U0_RegFile/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.338/*         0.067/*         U0_RegFile/\Reg_File_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.643    1.339/*         0.059/*         U0_RegFile/\Reg_File_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.643    1.339/*         0.059/*         U0_RegFile/\Reg_File_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.339/*         0.067/*         U0_RegFile/\Reg_File_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.340/*         0.066/*         U0_RegFile/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.341/*         0.058/*         U0_RegFile/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.341/*         0.066/*         U0_RegFile/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.342/*         0.058/*         U0_RegFile/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.342/*         0.058/*         U0_RegFile/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.343/*         0.066/*         U0_RegFile/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.626    1.343/*         0.058/*         U0_RegFile/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.625    1.343/*         0.058/*         U0_RegFile/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.343/*         0.058/*         U0_RegFile/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.344/*         0.066/*         U0_RegFile/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.619    1.345/*         0.066/*         U0_RegFile/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.636    1.346/*         0.066/*         U0_RegFile/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.636    1.346/*         0.066/*         U0_RegFile/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.347/*         0.058/*         U0_RegFile/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.636    1.347/*         0.066/*         U0_RegFile/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.636    1.347/*         0.066/*         U0_RegFile/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.353/*         0.066/*         U0_RegFile/\Reg_File_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.634    1.355/*         0.066/*         U0_RegFile/\Reg_File_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.356/*         0.066/*         U0_RegFile/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.621    1.356/*         0.066/*         U0_RegFile/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.356/*         0.066/*         U0_RegFile/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.357/*         0.066/*         U0_RegFile/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.357/*         0.066/*         U0_RegFile/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.357/*         0.066/*         U0_RegFile/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.620    1.357/*         0.066/*         U0_RegFile/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.637/*         -0.083/*        U0_RegFile/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.637/*         -0.083/*        U0_RegFile/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.760    1.647/*         -0.078/*        U0_RegFile/\Reg_File_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.753    1.654/*         -0.076/*        U0_RegFile/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.740/*         0.058/*         U0_RegFile/\Reg_File_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.740/*         0.058/*         U0_RegFile/\Reg_File_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.742/*         0.058/*         U0_RegFile/\Reg_File_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.743/*         0.066/*         U0_RegFile/\Reg_File_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.744/*         0.066/*         U0_RegFile/\Reg_File_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.744/*         0.066/*         U0_RegFile/\Reg_File_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.662    1.745/*         0.058/*         U0_RegFile/\Reg_File_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.747/*         0.058/*         U0_RegFile/\Reg_File_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.747/*         0.058/*         U0_RegFile/\Reg_File_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.747/*         0.058/*         U0_RegFile/\Reg_File_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.665    1.748/*         0.058/*         U0_RegFile/\Reg_File_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.748/*         0.058/*         U0_RegFile/\Reg_File_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.748/*         0.058/*         U0_RegFile/\Reg_File_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.663    1.748/*         0.058/*         U0_RegFile/\Reg_File_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.667    1.748/*         0.058/*         U0_RegFile/\Reg_File_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.749/*         0.066/*         U0_RegFile/\Reg_File_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.749/*         0.058/*         U0_RegFile/\Reg_File_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.664    1.749/*         0.058/*         U0_RegFile/\Reg_File_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.750/*         0.066/*         U0_RegFile/\Reg_File_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.660    1.751/*         0.058/*         U0_RegFile/\Reg_File_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.754/*         0.058/*         U0_RegFile/\Reg_File_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.754/*         0.058/*         U0_RegFile/\Reg_File_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.644    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.658    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.659    1.756/*         0.066/*         U0_RegFile/\Reg_File_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.757/*         0.058/*         U0_RegFile/\Reg_File_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.757/*         0.058/*         U0_RegFile/\Reg_File_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.641    1.758/*         0.066/*         U0_RegFile/\Reg_File_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.760/*         0.066/*         U0_RegFile/\Reg_File_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.760/*         0.065/*         U0_RegFile/\Reg_File_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.638    1.762/*         0.066/*         U0_RegFile/\Reg_File_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.647    1.763/*         0.066/*         U0_RegFile/\Reg_File_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.640    1.767/*         0.048/*         U0_RegFile/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.633    1.768/*         0.065/*         U0_RegFile/\Reg_File_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.633    1.770/*         0.065/*         U0_RegFile/\Reg_File_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.770/*         0.066/*         U0_RegFile/\Reg_File_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.770/*         0.066/*         U0_RegFile/\Reg_File_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.635    1.770/*         0.066/*         U0_RegFile/\Reg_File_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.630    1.774/*         0.065/*         U0_RegFile/\Reg_File_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.777/*         0.065/*         U0_RegFile/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.777/*         0.065/*         U0_RegFile/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.778/*         0.065/*         U0_RegFile/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.628    1.778/*         0.065/*         U0_RegFile/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.627    1.780/*         0.065/*         U0_RegFile/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.622    1.786/*         0.061/*         U0_RegFile/\Reg_File_reg[0][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    19.386/*        0.065/*         C0_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.623    19.419/*        0.063/*         U0_RegFile/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    19.428/*        0.068/*         U0_RegFile/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    19.438/*        0.059/*         F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.006        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.060        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.063        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-20.000  */21.063        */20.000        SO[1]    1
TX_CLK(R)->TX_CLK(R)	-1735.684 1737.046/*      1736.320/*      UART_TX_OUT    1
