Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec 15 15:24:09 2015
| Host         : mp-akulapd.ziti.uni-heidelberg.de running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.994        0.000                      0                 4394        0.029        0.000                      0                 4394        4.020        0.000                       0                  1819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.994        0.000                      0                 4394        0.029        0.000                      0                 4394        4.020        0.000                       0                  1819  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.706ns (25.800%)  route 4.906ns (74.200%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.547     8.656    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.864     9.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0
    SLICE_X32Y108        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y108        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[30]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[30]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.706ns (25.800%)  route 4.906ns (74.200%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.547     8.656    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.864     9.643    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0
    SLICE_X32Y108        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y108        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[31]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X32Y108        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[31]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.706ns (26.363%)  route 4.765ns (73.637%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.547     8.656    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.722     9.502    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0
    SLICE_X32Y110        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.651    12.830    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y110        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[27]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X32Y110        FDRE (Setup_fdre_C_CE)      -0.169    12.636    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[27]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.965ns (49.253%)  route 3.055ns (50.747%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.843     3.137    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y105        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.419     3.556 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/Q
                         net (fo=3, routed)           0.994     4.550    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/steps[5]
    SLICE_X43Y108        LUT1 (Prop_lut1_I0_O)        0.299     4.849 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.399 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.399    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.621 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36/O[0]
                         net (fo=2, routed)           0.948     6.569    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/done1[8]
    SLICE_X41Y109        LUT4 (Prop_lut4_I1_O)        0.299     6.868 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3/O
                         net (fo=1, routed)           0.000     6.868    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.671 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_2__3/CO[0]
                         net (fo=3, routed)           0.311     7.981    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[0]_0[0]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.373     8.354 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3/O
                         net (fo=17, routed)          0.802     9.157    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3_n_0
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/s00_axi_aclk
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[0]__0/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    12.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[1]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.965ns (49.253%)  route 3.055ns (50.747%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.843     3.137    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y105        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.419     3.556 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/Q
                         net (fo=3, routed)           0.994     4.550    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/steps[5]
    SLICE_X43Y108        LUT1 (Prop_lut1_I0_O)        0.299     4.849 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.399 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.399    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.621 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36/O[0]
                         net (fo=2, routed)           0.948     6.569    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/done1[8]
    SLICE_X41Y109        LUT4 (Prop_lut4_I1_O)        0.299     6.868 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3/O
                         net (fo=1, routed)           0.000     6.868    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.671 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_2__3/CO[0]
                         net (fo=3, routed)           0.311     7.981    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[0]_0[0]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.373     8.354 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3/O
                         net (fo=17, routed)          0.802     9.157    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3_n_0
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[1]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/s00_axi_aclk
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[1]__0/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    12.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[2]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.965ns (49.253%)  route 3.055ns (50.747%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.843     3.137    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y105        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.419     3.556 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/Q
                         net (fo=3, routed)           0.994     4.550    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/steps[5]
    SLICE_X43Y108        LUT1 (Prop_lut1_I0_O)        0.299     4.849 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.399 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.399    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.621 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36/O[0]
                         net (fo=2, routed)           0.948     6.569    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/done1[8]
    SLICE_X41Y109        LUT4 (Prop_lut4_I1_O)        0.299     6.868 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3/O
                         net (fo=1, routed)           0.000     6.868    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.671 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_2__3/CO[0]
                         net (fo=3, routed)           0.311     7.981    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[0]_0[0]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.373     8.354 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3/O
                         net (fo=17, routed)          0.802     9.157    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3_n_0
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[2]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/s00_axi_aclk
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[2]__0/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    12.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[2]__0
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[3]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.965ns (49.253%)  route 3.055ns (50.747%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.843     3.137    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y105        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.419     3.556 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg10_reg[5]/Q
                         net (fo=3, routed)           0.994     4.550    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/steps[5]
    SLICE_X43Y108        LUT1 (Prop_lut1_I0_O)        0.299     4.849 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3/O
                         net (fo=1, routed)           0.000     4.849    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_57__3_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.399 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.399    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_45_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.621 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_36/O[0]
                         net (fo=2, routed)           0.948     6.569    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/done1[8]
    SLICE_X41Y109        LUT4 (Prop_lut4_I1_O)        0.299     6.868 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3/O
                         net (fo=1, routed)           0.000     6.868    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_i_16__3_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_4__3_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.671 f  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/pulse_reg_i_2__3/CO[0]
                         net (fo=3, routed)           0.311     7.981    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/val_i_reg[0]_0[0]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.373     8.354 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3/O
                         net (fo=17, routed)          0.802     9.157    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt[0]__0_i_1__3_n_0
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[3]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.652    12.831    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/s00_axi_aclk
    SLICE_X42Y107        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[3]__0/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X42Y107        FDRE (Setup_fdre_C_R)       -0.524    12.400    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst5/cnt_reg[3]__0
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.706ns (26.907%)  route 4.634ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.547     8.656    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1/O
                         net (fo=8, routed)           0.592     9.371    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0
    SLICE_X34Y112        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.650    12.829    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y112        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[25]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X34Y112        FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg12_reg[25]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.706ns (26.922%)  route 4.631ns (73.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.641     8.750    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.874 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.494     9.368    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0
    SLICE_X27Y109        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.693    12.872    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y109        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[25]/C
                         clock pessimism              0.129    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X27Y109        FDRE (Setup_fdre_C_CE)      -0.205    12.642    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[25]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 1.706ns (26.922%)  route 4.631ns (73.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.894     6.259    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.124     6.383 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.601     6.984    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.108 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=52, routed)          1.641     8.750    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.874 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.494     9.368    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0
    SLICE_X27Y109        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        1.693    12.872    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y109        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[27]/C
                         clock pessimism              0.129    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X27Y109        FDRE (Setup_fdre_C_CE)      -0.205    12.642    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg6_reg[27]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  3.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO_intr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.245%)  route 0.209ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.553     0.889    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.GPIO_intr_reg/Q
                         net (fo=1, routed)           0.209     1.239    design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GPIO_intr
    SLICE_X50Y91         FDSE                                         r  design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.819     1.185    design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X50Y91         FDSE                                         r  design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDSE (Hold_fdse_C_D)         0.060     1.210    design_1_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/val_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.264%)  route 0.218ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.637     0.973    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDSE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDSE (Prop_fdse_C_Q)         0.141     1.114 r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.218     1.332    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/D[2]
    SLICE_X51Y106        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/val_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.906     1.272    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/s00_axi_aclk
    SLICE_X51Y106        FDRE                                         r  design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/val_i_reg[2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.066     1.299    design_1_i/pwm_0/U0/pwm_v1_0_S00_AXI_inst/pwm_inst3/val_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.165    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.370%)  route 0.259ns (63.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.558     0.894    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.259     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][17]
    SLICE_X34Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.912     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)        -0.002     1.241    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.235ns (44.552%)  route 0.292ns (55.448%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/Q
                         net (fo=1, routed)           0.102     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_reg_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.180 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_1__0/O
                         net (fo=3, routed)           0.191     1.371    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/incr_next_pending
    SLICE_X39Y100        LUT4 (Prop_lut4_I3_O)        0.049     1.420 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     1.420    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.911     1.277    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.107     1.349    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.128%)  route 0.292ns (55.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/Q
                         net (fo=1, routed)           0.102     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_reg_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.180 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_1__0/O
                         net (fo=3, routed)           0.191     1.371    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/incr_next_pending
    SLICE_X39Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.416 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]
    SLICE_X39Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.911     1.277    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.140%)  route 0.208ns (47.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.554     0.890    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y91         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDSE (Prop_fdse_C_Q)         0.128     1.018 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=1, routed)           0.208     1.226    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[0]
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.099     1.325 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[4].GPIO_DBus_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[4]
    SLICE_X51Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.819     1.185    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.556     0.892    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.104     1.124    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X42Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.038    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.314ns (58.608%)  route 0.222ns (41.392%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.557     0.893    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X40Y98         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/Q
                         net (fo=4, routed)           0.222     1.255    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/tCSR0_Reg_0[11]
    SLICE_X43Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.300 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/LOAD_REG_GEN[20].LOAD_REG_I
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.428 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.428    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[11]
    SLICE_X43Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1819, routed)        0.911     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y97    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y97    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y97    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y97    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y93    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y97    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y114   design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



