{"formal verification meets robustness checking techniques and challenges": {"filter": "Header Section", "author": ["Rolf Drechsler", "Gorschwin Fey"]}, "on analysis of fabricated polymorphic circuits": {"filter": "Header Section", "author": ["Vaclav Simek", "Richard Ruzicka", "Lukas Sekanina"]}, "a synthesis method to propagate false path information from rtl to gate level": {"filter": "Header Section", "author": ["Satoshi Ohtake", "Hiroshi Iwata", "Hideo Fujiwara"]}, "decoupling capacitance study and optimization method for high performance vlsis": {"filter": "Manual Removal", "author": ["Qing K. Zhu", "Joe Yong", "Tom Mozdzen"]}, "sreep shift register equivalents enumeration and synthesis program for secure scan design": {"filter": "Header Section", "author": ["Katsuya Fujiwara", "Hideo Fujiwara", "Marie Engelene J. Obien", "Hideo Tamamoto"]}, "noise determination of a current conveyor in an inverting voltage amplifier configuration": {"filter": "Header Section", "author": ["Stylianos Siskos"]}, "instruction set extensions for multi threading in leon3": {"filter": "Manual Removal", "author": ["Martin Danek", "Leos Kafka", "Lukas Kohout", "Jaroslav Sykora"]}, "a time to digital converter using multi phase sampling and time amplifier for all digital phase locked loop": {"filter": "Header Section", "author": ["Kuo-Hsing Cheng", "Chang-Chien Hu", "Jen-Chieh Liu", "Hong-Yi Huang"]}, "blind image deconvolution algorithm on nvidia cuda platform": {"filter": "Header Section", "author": ["Tomas Mazanec", "Antonin Hermanek", "Jan Kamenicky"]}, "self repairing and tuning reconfigurable electronics for space": {"filter": "Header Section", "author": ["Didier Keymeulen"]}, "a software based self test and hardware reconfiguration solution for vliw processors": {"filter": "Header Section", "author": ["Tobias Koal", "Heinrich Theodor Vierhaus"]}, "nogapcl a flexible common language for processor hardware description": {"filter": "Header Section", "author": ["Wenbiao Zhou", "Per Karlstrom", "Dake Liu"]}, "a 0 4 v bulk input pseudo amplifier in 90nm cmos technology": {"filter": "Header Section", "author": ["Arash Ahmadpour"]}, "a 65nm embedded low power sram compiler": {"filter": "Header Section", "author": ["Sheng Wu", "Xiang Zheng", "Zhiqiang Gao", "Xiangqing He"]}, "synthesizing simulators for model checking microcontroller binary code": {"filter": "Header Section", "author": ["Dominique Guckel", "Bastian Schlich", "Jorg Brauer", "Stefan Kowalewski"]}, "self adaptive mechanism for cache memory reliability improvement": {"filter": "Header Section", "author": ["Liviu Agnola", "Mircea Vladutiu", "Mihai Udrescu"]}, "hardware accelerated pattern matching based on deterministic finite automata with perfect hashing": {"filter": "Header Section", "author": ["Jan Kastil", "Jan Korenek"]}, "a novel sram based fpga architecture for defect and fault tolerance of configurable logic blocks": {"filter": "Header Section", "author": ["Farid Lahrach", "Abderrazek Abdaoui", "Abderrahim Doumar", "Eric Chatelet"]}, "combined matched filter and arbitrary interpolator for symbol timing synchronization in sdr receivers": {"filter": "Header Section", "author": ["Mehmood-ur-Rehman Awan", "Peter Koch"]}, "simulation based sensitivity and worst case analyses of automotive electronics": {"filter": "Header Section", "author": ["Monica Rafaila", "Christian Decker", "Christoph Grimm", "Georg Pelz"]}, "a 3 5ghz uwb cmos receiver with digital control technique": {"filter": "Header Section", "author": ["Bo Han", "Mengmeng Liu", "Ning Ge"]}, "testing analog electronic circuits using n terminal network": {"filter": "Header Section", "author": ["Piotr Kyziol", "Jerzy Rutkowski", "Damian Grzechca"]}, "advanced embedded memory testing reducing the defect per million level at lower test cost": {"filter": "Header Section", "author": ["Said Hamdioui", "A. J. van de Goor"]}, "tree model based mapping for energy efficient and low latency network on chip": {"filter": "Header Section", "author": ["Bo Yang", "Thomas Canhao Xu", "Tero Santti", "Juha Plosila"]}, "low cost fault tolerance on the alu in simple pipelined processors": {"filter": "Header Section", "author": ["Nguyen Minh Huu", "Bruno Robisson", "Michel Agoyan", "Nathalie Drach"]}, "on the mitigation of set broadening effects in integrated circuits": {"filter": "Header Section", "author": ["Luca Sterpone", "Niccolo Battezzati"]}, "ensuring high testability without degrading security embedded tutorial on test and security": {"filter": "Header Section", "author": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}, "evolutionary circuit design tutorial": {"filter": "Header Section", "author": ["Lukas Sekanina"]}, "current sensing completion detection in deep sub micron technologies": {"filter": "Header Section", "author": ["Lukas Nagy", "Viera Stopjakova"]}, "instruction reliability analysis for embedded processors": {"filter": "Header Section", "author": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Farshad Firouzi", "Amir Yazdanbakhsh", "Sied Mehdi Fakhraie"]}, "modern fault tolerant architectures based on partial dynamic reconfiguration in fpgas": {"filter": "Header Section", "author": ["Martin Straka", "Jan Kastil", "Zdenek Kotasek"]}, "how to reduce size of a signature based diagnostic dictionary used for testing of connections": {"filter": "Header Section", "author": ["Tomasz Garbolino", "Krzysztof Gucwa", "Andrzej Hlawiczka"]}, "utilizing the bulk driven technique in analog circuit design": {"filter": "Header Section", "author": ["Fabian Khateb", "Dalibor Biolek", "Nabhan Khatib", "Jiri Vavra"]}, "a mixer filter combination of a direct conversion receiver for dvb h applications in 65nm cmos": {"filter": "Header Section", "author": ["Heimo Uhrmann", "Lukas Dorrer", "Franz Kuttner", "Kurt Schweiger", "Horst Zimmermann"]}, "a low phase noise 20 ghz voltage control oscillator using 0 18 m cmos technology": {"filter": "Header Section", "author": ["C. M. Yang", "Hsuan-Ling Kao", "Y. C. Chang", "M. T. Chen", "H. M. Chang", "C. H. Wu"]}, "non disjoint decomposition of logic functions in reed muller spectral domain": {"filter": "Header Section", "author": ["Edward Hrynkiewicz", "Stefan Kolodzinski"]}, "modeling temperature distribution in networks on chip using rc circuits": {"filter": "Header Section", "author": ["Andreas Tockhorn", "Claas Cornelius", "Hagen Samrow", "Dirk Timmermann"]}, "enhancing pipelined processor architectures with fast autonomous recovery of transient faults": {"filter": "Header Section", "author": ["Marcus Jeitler", "Jakob Lechner", "Andreas Steininger"]}, "automated simulation based verification of power requirements for systems on chips": {"filter": "Header Section", "author": ["Christoph Trummer", "Christoph M. Kirchsteiger", "Christian Steger", "Reinhold Weiss", "Markus Pistauer", "Damian Dalton"]}, "theorem proving techniques for the formal verification of noc communications with non minimal adaptive routing": {"filter": "Header Section", "author": ["Amr Helmy", "Laurence Pierre", "Axel Jantsch"]}, "design of a single layer programmable structured asic library": {"filter": "Header Section", "author": ["Thomas C. P. Chau", "David W. L. Wu", "Yanqing Ai", "Brian P. W. Chan", "Sam M. H. Ho", "Oscar K. L. Lau", "Steve C. L. Yuen", "Kong-Pang Pun", "Oliver C. S. Choy", "Philip Heng Wai Leong"]}, "evaluation of transition untestable faults using a multi cycle capture test generation method": {"filter": "Header Section", "author": ["Masayoshi Yoshimura", "Hiroshi Ogawa", "Toshinori Hosokawa", "Koji Yamazaki"]}, "memory optimizations for packet classification algorithms in fpga": {"filter": "Header Section", "author": ["Viktor Pus", "Juraj Blaho", "Jan Korenek"]}, "reconfigurable hardware objects for image processing on fpgas": {"filter": "Header Section", "author": ["Jan Kloub", "Petr Honzik", "Martin Danek"]}, "asynchronous design quo vadis": {"filter": "Header Section", "author": ["Alex Yakovlev"]}, "the novel approach to wideband rfic receivers in standard cmos process": {"filter": "Header Section", "author": ["Libor Majer", "Viera Stopjakova"]}, "safety features of socs how can they be re used": {"filter": "Header Section", "author": ["Davide Appello"]}, "design time configurable processor basic structure": {"filter": "Header Section", "author": ["Filip Adamec", "Tomas Fryza"]}, "a hardware accelerated framework for the generation of design validation programs for smt processors": {"filter": "Header Section", "author": ["Danilo Ravotto", "Ernesto Sanchez", "Matteo Sonza Reorda"]}, "intelligent igbt driver concept for three phase electric drive diagnostics": {"filter": "Header Section", "author": ["Bohumil Klima", "Jan Knobloch", "Martin Pochyla"]}, "a low power low voltage mixer for 2 4ghz applications in cmos 90nm technology": {"filter": "Header Section", "author": ["Alberto Villegas", "Diego Vazquez", "Adoracion Rueda"]}, "automated seu fault emulation using partial fpga reconfiguration": {"filter": "Header Section", "author": ["Uros Legat", "Anton Biasizzo", "Franc Novak"]}, "a comparison of low voltage lna architectures designed for multistandard gnss in two 90 nm cmos technologies": {"filter": "Header Section", "author": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"]}, "highly linear down conversion mixer in 65nm cmos for a high supply voltage of 2 5v": {"filter": "Header Section", "author": ["Kurt Schweiger", "Horst Zimmermann"]}}