Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Mon Aug 27 21:57:35 2018
| Host             : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.552        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.414        |
| Device Static (W)        | 0.138        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.1         |
| Junction Temperature (C) | 42.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       18 |       --- |             --- |
| Slice Logic              |     0.002 |     6258 |       --- |             --- |
|   LUT as Logic           |     0.001 |     1746 |     53200 |            3.28 |
|   Register               |    <0.001 |     3350 |    106400 |            3.15 |
|   CARRY4                 |    <0.001 |       64 |     13300 |            0.48 |
|   LUT as Shift Register  |    <0.001 |      156 |     17400 |            0.90 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       17 |     53200 |            0.03 |
|   Others                 |     0.000 |      568 |       --- |             --- |
| Signals                  |     0.005 |     4703 |       --- |             --- |
| Block RAM                |     0.004 |      4.5 |       140 |            3.21 |
| MMCM                     |     0.114 |        1 |         4 |           25.00 |
| I/O                      |     0.050 |      103 |       125 |           82.40 |
| PS7                      |     1.208 |        1 |       --- |             --- |
| Static Power             |     0.138 |          |           |                 |
| Total                    |     1.552 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.044 |      0.014 |
| Vccaux    |       1.800 |     0.086 |       0.072 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.019 |       0.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.920 |       0.892 |      0.029 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_1                                                                                 | base_i/processing_system7_0/inst/FCLK_CLK1                           |            10.0 |
| clk_fpga_3                                                                                 | base_i/processing_system7_0/inst/FCLK_CLK3                           |             5.0 |
| clk_out1_base_clk_wiz_0_0                                                                  | base_i/audio/clk_wiz_0/inst/clk_out1_base_clk_wiz_0_0                |            83.3 |
| clkfbout_base_clk_wiz_0_0                                                                  | base_i/audio/clk_wiz_0/inst/clkfbout_base_clk_wiz_0_0                |            60.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| eth0_clk125                                                                                | ETH0_CLK125                                                          |             8.0 |
| eth0_rgmii_rxclk                                                                           | ETH0_RGMII_rxc                                                       |             8.0 |
| eth1_clk125                                                                                | ETH1_CLK125                                                          |             8.0 |
| eth1_rgmii_rxclk                                                                           | ETH1_RGMII_rxc                                                       |             8.0 |
| hdmi_rxclk                                                                                 | HDMI_RX_PCLK                                                         |             6.1 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| base_wrapper                                                                       |     1.414 |
|   ETH0_MDIO_mdio_iobuf                                                             |    <0.001 |
|   ETH1_MDIO_mdio_iobuf                                                             |    <0.001 |
|   base_i                                                                           |     1.386 |
|     audio                                                                          |     0.123 |
|       clk_wiz_0                                                                    |     0.114 |
|         inst                                                                       |     0.114 |
|       proc_sys_reset_100MHz                                                        |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|       system_ila_0                                                                 |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_lib                                                                  |     0.009 |
|             inst                                                                   |     0.009 |
|               ila_core_inst                                                        |     0.009 |
|                 ila_trace_memory_inst                                              |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 u_ila_cap_ctrl                                                     |    <0.001 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |    <0.001 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.007 |
|                   MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.002 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|     ethernet                                                                       |     0.036 |
|       gmii_to_rgmii_0                                                              |     0.017 |
|         U0                                                                         |     0.017 |
|           i_base_gmii_to_rgmii_0_0_clocking                                        |    <0.001 |
|           i_base_gmii_to_rgmii_0_0_resets                                          |    <0.001 |
|             idelayctrl_reset_gen                                                   |    <0.001 |
|           i_gmii_to_rgmii_block                                                    |     0.017 |
|             base_gmii_to_rgmii_0_0_core                                            |     0.009 |
|               i_gmii_to_rgmii                                                      |     0.009 |
|                 i_MANAGEMENT                                                       |     0.001 |
|                   MDIO_INTERFACE_1                                                 |     0.001 |
|                   SYNC_MDC                                                         |    <0.001 |
|                   SYNC_MDIO_IN                                                     |    <0.001 |
|                 i_gmii_to_rgmii                                                    |     0.007 |
|                   i_reset_sync_tx_reset                                            |    <0.001 |
|                   i_sync_rx_dv                                                     |    <0.001 |
|                   i_sync_rx_er                                                     |    <0.001 |
|                 i_reset_sync_mgmt_reset                                            |    <0.001 |
|                 i_reset_sync_rx_reset                                              |    <0.001 |
|                 i_reset_sync_tx_reset                                              |    <0.001 |
|       gmii_to_rgmii_1                                                              |     0.017 |
|         U0                                                                         |     0.017 |
|           base_gmii_to_rgmii_1_0_core                                              |     0.009 |
|             i_gmii_to_rgmii                                                        |     0.009 |
|               i_MANAGEMENT                                                         |     0.001 |
|                 MDIO_INTERFACE_1                                                   |     0.001 |
|                 SYNC_MDC                                                           |    <0.001 |
|                 SYNC_MDIO_IN                                                       |    <0.001 |
|               i_gmii_to_rgmii                                                      |     0.007 |
|                 i_reset_sync_tx_reset                                              |    <0.001 |
|                 i_sync_rx_dv                                                       |    <0.001 |
|                 i_sync_rx_er                                                       |    <0.001 |
|               i_reset_sync_mgmt_reset                                              |    <0.001 |
|               i_reset_sync_rx_reset                                                |    <0.001 |
|               i_reset_sync_tx_reset                                                |    <0.001 |
|       proc_sys_reset_200MHz                                                        |     0.001 |
|         U0                                                                         |     0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|     hdmi                                                                           |     0.015 |
|       hdmi_ila                                                                     |     0.015 |
|         inst                                                                       |     0.015 |
|           ila_lib                                                                  |     0.015 |
|             inst                                                                   |     0.015 |
|               ila_core_inst                                                        |     0.015 |
|                 ila_trace_memory_inst                                              |     0.004 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.004 |
|                     inst_blk_mem_gen                                               |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |     0.004 |
|                         valid.cstr                                                 |     0.004 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                           ramloop[1].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[2].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                           ramloop[3].ram.r                                         |     0.001 |
|                             prim_noinit.ram                                        |     0.001 |
|                 u_ila_cap_ctrl                                                     |     0.002 |
|                   U_CDONE                                                          |    <0.001 |
|                   U_NS0                                                            |    <0.001 |
|                   U_NS1                                                            |    <0.001 |
|                   u_cap_addrgen                                                    |     0.002 |
|                     U_CMPRESET                                                     |    <0.001 |
|                     u_cap_sample_counter                                           |    <0.001 |
|                       U_SCE                                                        |    <0.001 |
|                       U_SCMPCE                                                     |    <0.001 |
|                       U_SCRST                                                      |    <0.001 |
|                       u_scnt_cmp                                                   |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                     u_cap_window_counter                                           |    <0.001 |
|                       U_WCE                                                        |    <0.001 |
|                       U_WHCMPCE                                                    |    <0.001 |
|                       U_WLCMPCE                                                    |    <0.001 |
|                       u_wcnt_hcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                       u_wcnt_lcmp                                                  |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                           DUT                                                      |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                               u_srlA                                               |    <0.001 |
|                               u_srlB                                               |    <0.001 |
|                               u_srlC                                               |    <0.001 |
|                               u_srlD                                               |    <0.001 |
|                 u_ila_regs                                                         |     0.007 |
|                   MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                   U_XSDB_SLAVE                                                     |     0.002 |
|                   reg_15                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_16                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_17                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_18                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_19                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_1a                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_6                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_7                                                            |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_8                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_80                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_81                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_82                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_83                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_84                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_85                                                           |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_887                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_88d                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_890                                                          |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_9                                                            |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                   reg_srl_fff                                                      |    <0.001 |
|                   reg_stream_ffd                                                   |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                   reg_stream_ffe                                                   |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 u_ila_reset_ctrl                                                   |    <0.001 |
|                   arm_detection_inst                                               |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                   halt_detection_inst                                              |    <0.001 |
|                 u_trig                                                             |    <0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   U_TM                                                             |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                 xsdb_memory_read_inst                                              |    <0.001 |
|     processing_system7_0                                                           |     1.212 |
|       inst                                                                         |     1.212 |
|     xlconcat_0                                                                     |     0.000 |
|   dbg_hub                                                                          |     0.004 |
|     inst                                                                           |     0.004 |
|       BSCANID.u_xsdbm_id                                                           |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


