{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 16:52:54 2018 " "Info: Processing started: Tue Oct 23 16:52:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Register -c Register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK " "Info: No valid register-to-register data paths exist for clock \"CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block3:inst\|Register:inst30\|inst1 ADDR\[0\] CLOCK 5.935 ns register " "Info: tsu for register \"Block3:inst\|Register:inst30\|inst1\" (data pin = \"ADDR\[0\]\", clock pin = \"CLOCK\") is 5.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.630 ns + Longest pin register " "Info: + Longest pin to register delay is 8.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ADDR\[0\] 1 PIN PIN_AC9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 12; PIN Node = 'ADDR\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 96 128 296 112 "ADDR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.849 ns) + CELL(0.275 ns) 6.964 ns Block3:inst\|decoder38:inst31\|Decoder0~3 2 COMB LCCOMB_X21_Y29_N22 4 " "Info: 2: + IC(5.849 ns) + CELL(0.275 ns) = 6.964 ns; Loc. = LCCOMB_X21_Y29_N22; Fanout = 4; COMB Node = 'Block3:inst\|decoder38:inst31\|Decoder0~3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.124 ns" { ADDR[0] Block3:inst|decoder38:inst31|Decoder0~3 } "NODE_NAME" } } { "decoder38.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/decoder38.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.660 ns) 8.630 ns Block3:inst\|Register:inst30\|inst1 3 REG LCFF_X22_Y28_N3 1 " "Info: 3: + IC(1.006 ns) + CELL(0.660 ns) = 8.630 ns; Loc. = LCFF_X22_Y28_N3; Fanout = 1; REG Node = 'Block3:inst\|Register:inst30\|inst1'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 184 408 472 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 20.57 % ) " "Info: Total cell delay = 1.775 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.855 ns ( 79.43 % ) " "Info: Total interconnect delay = 6.855 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.630 ns" { ADDR[0] Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.630 ns" { ADDR[0] {} ADDR[0]~combout {} Block3:inst|decoder38:inst31|Decoder0~3 {} Block3:inst|Register:inst30|inst1 {} } { 0.000ns 0.000ns 5.849ns 1.006ns } { 0.000ns 0.840ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 184 408 472 264 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns Block3:inst\|Register:inst30\|inst1 3 REG LCFF_X22_Y28_N3 1 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X22_Y28_N3; Fanout = 1; REG Node = 'Block3:inst\|Register:inst30\|inst1'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK~clkctrl Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 184 408 472 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst30|inst1 {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.630 ns" { ADDR[0] Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.630 ns" { ADDR[0] {} ADDR[0]~combout {} Block3:inst|decoder38:inst31|Decoder0~3 {} Block3:inst|Register:inst30|inst1 {} } { 0.000ns 0.000ns 5.849ns 1.006ns } { 0.000ns 0.840ns 0.275ns 0.660ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst30|inst1 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst30|inst1 {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q\[2\] Block3:inst\|Register:inst\|inst2 11.473 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q\[2\]\" through register \"Block3:inst\|Register:inst\|inst2\" is 11.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns Block3:inst\|Register:inst\|inst2 3 REG LCFF_X19_Y29_N31 1 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X19_Y29_N31; Fanout = 1; REG Node = 'Block3:inst\|Register:inst\|inst2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLOCK~clkctrl Block3:inst|Register:inst|inst2 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 288 408 472 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst|inst2 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst|inst2 {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 288 408 472 368 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.561 ns + Longest register pin " "Info: + Longest register to pin delay is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block3:inst\|Register:inst\|inst2 1 REG LCFF_X19_Y29_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y29_N31; Fanout = 1; REG Node = 'Block3:inst\|Register:inst\|inst2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block3:inst|Register:inst|inst2 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 288 408 472 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.419 ns) 0.722 ns Block3:inst\|mux81_4b:inst1\|Mux1~2 2 COMB LCCOMB_X19_Y29_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.419 ns) = 0.722 ns; Loc. = LCCOMB_X19_Y29_N28; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst1\|Mux1~2'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { Block3:inst|Register:inst|inst2 Block3:inst|mux81_4b:inst1|Mux1~2 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.416 ns) 1.565 ns Block3:inst\|mux81_4b:inst1\|Mux1~3 3 COMB LCCOMB_X20_Y29_N28 1 " "Info: 3: + IC(0.427 ns) + CELL(0.416 ns) = 1.565 ns; Loc. = LCCOMB_X20_Y29_N28; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst1\|Mux1~3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Block3:inst|mux81_4b:inst1|Mux1~2 Block3:inst|mux81_4b:inst1|Mux1~3 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.420 ns) 2.412 ns Block3:inst\|mux81_4b:inst1\|Mux1~4 4 COMB LCCOMB_X21_Y29_N26 1 " "Info: 4: + IC(0.427 ns) + CELL(0.420 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y29_N26; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst1\|Mux1~4'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Block3:inst|mux81_4b:inst1|Mux1~3 Block3:inst|mux81_4b:inst1|Mux1~4 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(2.798 ns) 8.561 ns Q\[2\] 5 PIN PIN_AD11 0 " "Info: 5: + IC(3.351 ns) + CELL(2.798 ns) = 8.561 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.149 ns" { Block3:inst|mux81_4b:inst1|Mux1~4 Q[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 64 504 680 80 "Q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.053 ns ( 47.34 % ) " "Info: Total cell delay = 4.053 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.508 ns ( 52.66 % ) " "Info: Total interconnect delay = 4.508 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Block3:inst|Register:inst|inst2 Block3:inst|mux81_4b:inst1|Mux1~2 Block3:inst|mux81_4b:inst1|Mux1~3 Block3:inst|mux81_4b:inst1|Mux1~4 Q[2] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Block3:inst|Register:inst|inst2 {} Block3:inst|mux81_4b:inst1|Mux1~2 {} Block3:inst|mux81_4b:inst1|Mux1~3 {} Block3:inst|mux81_4b:inst1|Mux1~4 {} Q[2] {} } { 0.000ns 0.303ns 0.427ns 0.427ns 3.351ns } { 0.000ns 0.419ns 0.416ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst|inst2 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst|inst2 {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Block3:inst|Register:inst|inst2 Block3:inst|mux81_4b:inst1|Mux1~2 Block3:inst|mux81_4b:inst1|Mux1~3 Block3:inst|mux81_4b:inst1|Mux1~4 Q[2] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Block3:inst|Register:inst|inst2 {} Block3:inst|mux81_4b:inst1|Mux1~2 {} Block3:inst|mux81_4b:inst1|Mux1~3 {} Block3:inst|mux81_4b:inst1|Mux1~4 {} Q[2] {} } { 0.000ns 0.303ns 0.427ns 0.427ns 3.351ns } { 0.000ns 0.419ns 0.416ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADDR\[0\] Q\[2\] 13.108 ns Longest " "Info: Longest tpd from source pin \"ADDR\[0\]\" to destination pin \"Q\[2\]\" is 13.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ADDR\[0\] 1 PIN PIN_AC9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 12; PIN Node = 'ADDR\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 96 128 296 112 "ADDR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.848 ns) + CELL(0.271 ns) 6.959 ns Block3:inst\|mux81_4b:inst1\|Mux1~4 2 COMB LCCOMB_X21_Y29_N26 1 " "Info: 2: + IC(5.848 ns) + CELL(0.271 ns) = 6.959 ns; Loc. = LCCOMB_X21_Y29_N26; Fanout = 1; COMB Node = 'Block3:inst\|mux81_4b:inst1\|Mux1~4'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.119 ns" { ADDR[0] Block3:inst|mux81_4b:inst1|Mux1~4 } "NODE_NAME" } } { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/mux81_4b.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(2.798 ns) 13.108 ns Q\[2\] 3 PIN PIN_AD11 0 " "Info: 3: + IC(3.351 ns) + CELL(2.798 ns) = 13.108 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.149 ns" { Block3:inst|mux81_4b:inst1|Mux1~4 Q[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 64 504 680 80 "Q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 29.82 % ) " "Info: Total cell delay = 3.909 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.199 ns ( 70.18 % ) " "Info: Total interconnect delay = 9.199 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.108 ns" { ADDR[0] Block3:inst|mux81_4b:inst1|Mux1~4 Q[2] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "13.108 ns" { ADDR[0] {} ADDR[0]~combout {} Block3:inst|mux81_4b:inst1|Mux1~4 {} Q[2] {} } { 0.000ns 0.000ns 5.848ns 3.351ns } { 0.000ns 0.840ns 0.271ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block3:inst\|Register:inst30\|inst3 ADDR\[1\] CLOCK -0.629 ns register " "Info: th for register \"Block3:inst\|Register:inst30\|inst3\" (data pin = \"ADDR\[1\]\", clock pin = \"CLOCK\") is -0.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLOCK~clkctrl'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 112 128 296 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns Block3:inst\|Register:inst30\|inst3 3 REG LCFF_X21_Y29_N11 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X21_Y29_N11; Fanout = 1; REG Node = 'Block3:inst\|Register:inst30\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK~clkctrl Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst30|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ADDR\[1\] 1 PIN PIN_D13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 20; PIN Node = 'ADDR\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Block1.bdf" { { 96 128 296 112 "ADDR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.150 ns) 2.669 ns Block3:inst\|decoder38:inst31\|Decoder0~3 2 COMB LCCOMB_X21_Y29_N22 4 " "Info: 2: + IC(1.540 ns) + CELL(0.150 ns) = 2.669 ns; Loc. = LCCOMB_X21_Y29_N22; Fanout = 4; COMB Node = 'Block3:inst\|decoder38:inst31\|Decoder0~3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { ADDR[1] Block3:inst|decoder38:inst31|Decoder0~3 } "NODE_NAME" } } { "decoder38.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Register/decoder38.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 3.561 ns Block3:inst\|Register:inst30\|inst3 3 REG LCFF_X21_Y29_N11 1 " "Info: 3: + IC(0.232 ns) + CELL(0.660 ns) = 3.561 ns; Loc. = LCFF_X21_Y29_N11; Fanout = 1; REG Node = 'Block3:inst\|Register:inst30\|inst3'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Register/Register.bdf" { { 392 408 472 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 50.24 % ) " "Info: Total cell delay = 1.789 ns ( 50.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.772 ns ( 49.76 % ) " "Info: Total interconnect delay = 1.772 ns ( 49.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.561 ns" { ADDR[1] Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.561 ns" { ADDR[1] {} ADDR[1]~combout {} Block3:inst|decoder38:inst31|Decoder0~3 {} Block3:inst|Register:inst30|inst3 {} } { 0.000ns 0.000ns 1.540ns 0.232ns } { 0.000ns 0.979ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK CLOCK~clkctrl Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} Block3:inst|Register:inst30|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.561 ns" { ADDR[1] Block3:inst|decoder38:inst31|Decoder0~3 Block3:inst|Register:inst30|inst3 } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.561 ns" { ADDR[1] {} ADDR[1]~combout {} Block3:inst|decoder38:inst31|Decoder0~3 {} Block3:inst|Register:inst30|inst3 {} } { 0.000ns 0.000ns 1.540ns 0.232ns } { 0.000ns 0.979ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 16:52:55 2018 " "Info: Processing ended: Tue Oct 23 16:52:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
