
---------- Begin Simulation Statistics ----------
final_tick                                 7967525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812476                       # Number of bytes of host memory used
host_op_rate                                    75712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   250.60                       # Real time elapsed on the host
host_tick_rate                               31794413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007968                       # Number of seconds simulated
sim_ticks                                  7967525000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11527167                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6962560                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.593505                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.593505                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    472466                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   258001                       # number of floating regfile writes
system.cpu.idleCycles                         1499194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               209285                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2402545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.439329                       # Inst execution rate
system.cpu.iew.exec_refs                      4672730                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1726769                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  902840                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3183090                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1390                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18558                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1900726                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24752774                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2945961                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            306405                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22935775                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6430                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430982                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 180562                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                440224                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3876                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       150872                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          58413                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25622135                       # num instructions consuming a value
system.cpu.iew.wb_count                      22722056                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634776                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16264316                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.425917                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22830681                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32850814                       # number of integer regfile reads
system.cpu.int_regfile_writes                18106458                       # number of integer regfile writes
system.cpu.ipc                               0.627547                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.627547                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            388573      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17920040     77.10%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14096      0.06%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6575      0.03%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16258      0.07%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3448      0.01%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35878      0.15%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22301      0.10%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60328      0.26%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3023      0.01%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              15      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              89      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             22      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2891085     12.44%     91.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1567656      6.74%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          121047      0.52%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         191602      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23242180                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  504224                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              978355                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       456794                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             725924                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      311474                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013401                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  244408     78.47%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    768      0.25%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    264      0.08%     78.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   159      0.05%     78.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   72      0.02%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16952      5.44%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18770      6.03%     90.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22887      7.35%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7192      2.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22660857                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60279384                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22265262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29810216                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24747623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23242180                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5779660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26048                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6384816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14435857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.216504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7899110     54.72%     54.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1220807      8.46%     63.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1148945      7.96%     71.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1119574      7.76%     78.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              959725      6.65%     85.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              784751      5.44%     90.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              704295      4.88%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              412864      2.86%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              185786      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14435857                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.458557                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            159446                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           211676                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3183090                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1900726                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10103859                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15935051                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          126881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       381676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       764677                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3040035                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2288979                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            210819                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1316232                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1146108                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.074923                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  172533                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          183211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56324                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           126887                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        29942                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5690332                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            173136                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13593203                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.395779                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.365897                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8334467     61.31%     61.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1456966     10.72%     72.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          746687      5.49%     77.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1092759      8.04%     85.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          433679      3.19%     88.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          244677      1.80%     90.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170871      1.26%     91.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          143606      1.06%     92.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          969491      7.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13593203                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        969491                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3959631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3959631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3978269                       # number of overall hits
system.cpu.dcache.overall_hits::total         3978269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       144288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         144288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       145333                       # number of overall misses
system.cpu.dcache.overall_misses::total        145333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3769877495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3769877495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3769877495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3769877495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4103919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4103919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4123602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4123602                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26127.449927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26127.449927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25939.583543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25939.583543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48206                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.611626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           72                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64646                       # number of writebacks
system.cpu.dcache.writebacks::total             64646                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54867                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54867                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2182218495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2182218495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2208148995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2208148995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021831                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24403.870400                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24403.870400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24528.992857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24528.992857                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2573007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2573007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2812836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2812836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2694748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2694748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23105.087850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23105.087850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54046                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54046                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1259803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1259803500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18609.993353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18609.993353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    957040995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    957040995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42446.489333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42446.489333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    922414995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    922414995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42456.733637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42456.733637                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18638                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18638                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1045                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1045                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19683                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19683                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.053092                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.053092                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          601                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          601                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25930500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25930500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030534                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030534                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43145.590682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43145.590682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.935224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4068472                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.280712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.935224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8337054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8337054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7460521                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2662556                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3926930                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                205288                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 180562                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1140982                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 39621                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26210222                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                171698                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2944751                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1727155                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13557                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1939                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7837902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14366255                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3040035                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1374965                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6363812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  439196                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         22                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1725                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12521                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2280337                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                117343                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           14435857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.893700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.125874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10008221     69.33%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   224903      1.56%     70.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   272845      1.89%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   288165      2.00%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   390705      2.71%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   347593      2.41%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   271860      1.88%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   282368      1.96%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2349197     16.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14435857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190777                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.901551                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1968099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1968099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1968099                       # number of overall hits
system.cpu.icache.overall_hits::total         1968099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       312237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         312237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       312237                       # number of overall misses
system.cpu.icache.overall_misses::total        312237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4888267995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4888267995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4888267995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4888267995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2280336                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2280336                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2280336                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2280336                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136926                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136926                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136926                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136926                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15655.633365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15655.633365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15655.633365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15655.633365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4963                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               154                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.227273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       292320                       # number of writebacks
system.cpu.icache.writebacks::total            292320                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19240                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19240                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19240                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19240                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       292997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       292997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       292997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       292997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4331578498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4331578498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4331578498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4331578498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128489                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14783.695731                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14783.695731                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14783.695731                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14783.695731                       # average overall mshr miss latency
system.cpu.icache.replacements                 292320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1968099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1968099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       312237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        312237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4888267995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4888267995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2280336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2280336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15655.633365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15655.633365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       292997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       292997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4331578498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4331578498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14783.695731                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14783.695731                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.280895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2261095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            292996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.717153                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.280895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4853668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4853668                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2282862                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32895                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      216802                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  830521                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1460                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3876                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 491660                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6082                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7967525000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 180562                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7603829                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1558485                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4862                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3969962                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1118157                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25695837                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14448                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 161009                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17920                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 909117                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28577044                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63289082                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37722170                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    536130                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7117562                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      97                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    704227                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37233494                       # The number of ROB reads
system.cpu.rob.writes                        50173941                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               280211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71448                       # number of demand (read+write) hits
system.l2.demand_hits::total                   351659                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              280211                       # number of overall hits
system.l2.overall_hits::.cpu.data               71448                       # number of overall hits
system.l2.overall_hits::total                  351659                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18402                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12597                       # number of overall misses
system.l2.overall_misses::.cpu.data             18402                       # number of overall misses
system.l2.overall_misses::total                 30999                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    922208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1308838500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2231046500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    922208000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1308838500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2231046500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           292808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89850                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               382658                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          292808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89850                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              382658                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081010                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081010                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73208.541716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71124.796218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71971.563599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73208.541716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71124.796218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71971.563599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10027                       # number of writebacks
system.l2.writebacks::total                     10027                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    793720250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1120966750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1914687000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    793720250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1120966750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1914687000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081010                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081010                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63008.672700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60915.484730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61766.089229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63008.672700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60915.484730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61766.089229                       # average overall mshr miss latency
system.l2.replacements                          22903                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64646                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64646                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       292211                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           292211                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       292211                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       292211                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              172                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  172                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              172                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    778402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     778402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.522378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69037.871397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69037.871397                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    663138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    663138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.522378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.522378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58814.900222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58814.900222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         280211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             280211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    922208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    922208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       292808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         292808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73208.541716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73208.541716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    793720250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    793720250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63008.672700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63008.672700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         61139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    530436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    530436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74426.336467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74426.336467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    457828750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457828750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64238.634769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64238.634769                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7921.319302                       # Cycle average of tags in use
system.l2.tags.total_refs                      764334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.580608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.515027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3644.127102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4258.677173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.444840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6145983                       # Number of tag accesses
system.l2.tags.data_accesses                  6145983                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000935049500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10027                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30999                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10027                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.484193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.596091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.077903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           598     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.653910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.626297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              409     68.05%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.16%     69.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              170     28.29%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1983936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               641728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    249.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7966790500                       # Total gap between requests
system.mem_ctrls.avgGap                     194188.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       806208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1174464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       640576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101186754.983511194587                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147406377.764738738537                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80398367.121533975005                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12597                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18402                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10027                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    378014750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    514198500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 180448241000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30008.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27942.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17996234.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       806208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1177728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1983936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       806208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       806208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       641728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       641728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12597                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101186755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147816041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        249002796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80542954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80542954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80542954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101186755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147816041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       329545750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30948                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10009                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          745                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               311938250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          892213250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10079.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28829.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23048                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6081                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   221.600068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.584260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.211449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5257     44.45%     44.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3320     28.07%     72.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1188     10.04%     82.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          576      4.87%     87.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          364      3.08%     90.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          230      1.94%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          158      1.34%     93.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          115      0.97%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          619      5.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1980672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             640576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              248.593133                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.398367                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42390180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22530915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114932580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24935940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2183822190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1220521440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4237909965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.897919                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3151262750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4550282250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42061740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22352550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106036140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27311040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2283791070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1136337120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4246666380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.996932                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2931661750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4769883250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10027                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12780                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11275                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84805                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84805                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84805                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2625664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2625664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2625664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30999                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23478500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38748750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            361262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       292320                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        292997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       878124                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       269382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1147506                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37448128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9887744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47335872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23092                       # Total snoops (count)
system.tol2bus.snoopTraffic                    653824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           405922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058856                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 404514     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1407      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405922                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7967525000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          739304500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         439602782                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134906908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
