#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5b478bed3c50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b478bed1c60 .scope module, "testbenchv1" "testbenchv1" 3 1;
 .timescale 0 0;
v0x5b478befeae0_0 .var "clk", 0 0;
v0x5b478befeba0_0 .net "dataadr", 63 0, v0x5b478bef71b0_0;  1 drivers
v0x5b478befec60_0 .net "memwrite", 0 0, L_0x5b478befef70;  1 drivers
v0x5b478befed00_0 .var "reset", 0 0;
v0x5b478befee30_0 .net "writedata", 63 0, L_0x5b478bf105f0;  1 drivers
E_0x5b478bead350 .event negedge, v0x5b478bef3010_0;
S_0x5b478becf820 .scope module, "dut" "top" 3 8, 4 1 0, S_0x5b478bed1c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "writedata";
    .port_info 3 /OUTPUT 64 "dataaddr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x5b478befe260_0 .net "MemWrite", 0 0, L_0x5b478befef70;  alias, 1 drivers
v0x5b478befe3b0_0 .net "clk", 0 0, v0x5b478befeae0_0;  1 drivers
v0x5b478befe470_0 .net "dataaddr", 63 0, v0x5b478bef71b0_0;  alias, 1 drivers
v0x5b478befe510_0 .net "instr", 31 0, L_0x5b478bf11830;  1 drivers
v0x5b478befe5b0_0 .net "pc", 63 0, v0x5b478befb9a0_0;  1 drivers
v0x5b478befe700_0 .net "readdata", 63 0, L_0x5b478bf12090;  1 drivers
v0x5b478befe850_0 .net "reset", 0 0, v0x5b478befed00_0;  1 drivers
v0x5b478befe8f0_0 .net "writedata", 63 0, L_0x5b478bf105f0;  alias, 1 drivers
L_0x5b478bf11e10 .part v0x5b478befb9a0_0, 2, 6;
S_0x5b478beae0e0 .scope module, "d" "dmem" 4 7, 5 1 0, S_0x5b478becf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 64 "a";
    .port_info 3 /INPUT 64 "wd";
    .port_info 4 /OUTPUT 64 "rd";
L_0x5b478bf12090 .functor BUFZ 64, L_0x5b478bf11f00, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5b478bec0c90 .array "MEM", 0 63, 63 0;
v0x5b478bed6aa0_0 .net *"_ivl_0", 63 0, L_0x5b478bf11f00;  1 drivers
v0x5b478bed24c0_0 .net *"_ivl_3", 29 0, L_0x5b478bf11fa0;  1 drivers
v0x5b478bef2f30_0 .net "a", 63 0, v0x5b478bef71b0_0;  alias, 1 drivers
v0x5b478bef3010_0 .net "clk", 0 0, v0x5b478befeae0_0;  alias, 1 drivers
v0x5b478bef30d0_0 .net "rd", 63 0, L_0x5b478bf12090;  alias, 1 drivers
v0x5b478bef31b0_0 .net "wd", 63 0, L_0x5b478bf105f0;  alias, 1 drivers
v0x5b478bef3290_0 .net "we", 0 0, L_0x5b478befef70;  alias, 1 drivers
E_0x5b478bead660 .event posedge, v0x5b478bef3010_0;
L_0x5b478bf11f00 .array/port v0x5b478bec0c90, L_0x5b478bf11fa0;
L_0x5b478bf11fa0 .part v0x5b478bef71b0_0, 2, 30;
S_0x5b478bef33f0 .scope module, "i" "imem" 4 6, 6 1 0, S_0x5b478becf820;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x5b478bf11830 .functor BUFZ 32, L_0x5b478bf11c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b478bef35f0 .array "MEM", 0 63, 31 0;
v0x5b478bef36d0_0 .net *"_ivl_0", 31 0, L_0x5b478bf11c30;  1 drivers
v0x5b478bef37b0_0 .net *"_ivl_2", 7 0, L_0x5b478bf11cd0;  1 drivers
L_0x7a0a059532e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b478bef3870_0 .net *"_ivl_5", 1 0, L_0x7a0a059532e8;  1 drivers
v0x5b478bef3950_0 .net "addr", 5 0, L_0x5b478bf11e10;  1 drivers
v0x5b478bef3a80_0 .net "instr", 31 0, L_0x5b478bf11830;  alias, 1 drivers
L_0x5b478bf11c30 .array/port v0x5b478bef35f0, L_0x5b478bf11cd0;
L_0x5b478bf11cd0 .concat [ 6 2 0 0], L_0x5b478bf11e10, L_0x7a0a059532e8;
S_0x5b478bef3bc0 .scope module, "m" "mips" 4 5, 7 1 0, S_0x5b478becf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 64 "aluout";
    .port_info 6 /OUTPUT 64 "writedata";
    .port_info 7 /INPUT 64 "readdata";
v0x5b478befd3e0_0 .net "ALUControl", 2 0, v0x5b478bef4360_0;  1 drivers
v0x5b478befd4c0_0 .net "ALUSrc", 0 0, L_0x5b478beff010;  1 drivers
v0x5b478befd610_0 .net "MemWrite", 0 0, L_0x5b478befef70;  alias, 1 drivers
v0x5b478befd6b0_0 .net "MemtoReg", 0 0, L_0x5b478befeed0;  1 drivers
v0x5b478befd7e0_0 .net "PCSrc", 0 0, L_0x5b478beff610;  1 drivers
v0x5b478befd880_0 .net "RegDst", 0 0, L_0x5b478beff1e0;  1 drivers
v0x5b478befd9b0_0 .net "RegWrite", 0 0, L_0x5b478beff280;  1 drivers
v0x5b478befda50_0 .net "aluout", 63 0, v0x5b478bef71b0_0;  alias, 1 drivers
v0x5b478befdb80_0 .net "clk", 0 0, v0x5b478befeae0_0;  alias, 1 drivers
v0x5b478befdd40_0 .net "instr", 31 0, L_0x5b478bf11830;  alias, 1 drivers
v0x5b478befdde0_0 .net "pc", 63 0, v0x5b478befb9a0_0;  alias, 1 drivers
v0x5b478befdea0_0 .net "readdata", 63 0, L_0x5b478bf12090;  alias, 1 drivers
v0x5b478befdf60_0 .net "reset", 0 0, v0x5b478befed00_0;  alias, 1 drivers
v0x5b478befe000_0 .net "writedata", 63 0, L_0x5b478bf105f0;  alias, 1 drivers
v0x5b478befe0c0_0 .net "zero", 0 0, v0x5b478bef72a0_0;  1 drivers
L_0x5b478beff750 .part L_0x5b478bf11830, 26, 6;
L_0x5b478beff8a0 .part L_0x5b478bf11830, 0, 6;
S_0x5b478bef3df0 .scope module, "c" "controller" 7 11, 8 1 0, S_0x5b478bef3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 3 "ALUControl";
L_0x5b478beff610 .functor AND 1, L_0x5b478beff0b0, v0x5b478bef72a0_0, C4<1>, C4<1>;
v0x5b478bef5270_0 .net "ALUControl", 2 0, v0x5b478bef4360_0;  alias, 1 drivers
v0x5b478bef5350_0 .net "ALUOp", 1 0, L_0x5b478beff3f0;  1 drivers
v0x5b478bef53f0_0 .net "ALUSrc", 0 0, L_0x5b478beff010;  alias, 1 drivers
v0x5b478bef54c0_0 .net "MemWrite", 0 0, L_0x5b478befef70;  alias, 1 drivers
v0x5b478bef55b0_0 .net "MemtoReg", 0 0, L_0x5b478befeed0;  alias, 1 drivers
v0x5b478bef56a0_0 .net "PCSrc", 0 0, L_0x5b478beff610;  alias, 1 drivers
v0x5b478bef5740_0 .net "RegDst", 0 0, L_0x5b478beff1e0;  alias, 1 drivers
v0x5b478bef57e0_0 .net "RegWrite", 0 0, L_0x5b478beff280;  alias, 1 drivers
v0x5b478bef58b0_0 .net "branch", 0 0, L_0x5b478beff0b0;  1 drivers
v0x5b478bef5980_0 .net "func", 5 0, L_0x5b478beff8a0;  1 drivers
v0x5b478bef5a50_0 .net "op", 5 0, L_0x5b478beff750;  1 drivers
v0x5b478bef5b20_0 .net "zero", 0 0, v0x5b478bef72a0_0;  alias, 1 drivers
S_0x5b478bef40d0 .scope module, "ad" "alu_decoder" 8 11, 9 1 0, S_0x5b478bef3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0x5b478bef4360_0 .var "ALUControl", 2 0;
v0x5b478bef4460_0 .net "ALUOp", 1 0, L_0x5b478beff3f0;  alias, 1 drivers
v0x5b478bef4540_0 .net "func", 5 0, L_0x5b478beff8a0;  alias, 1 drivers
E_0x5b478be82f50 .event anyedge, v0x5b478bef4460_0, v0x5b478bef4540_0;
S_0x5b478bef4680 .scope module, "md" "main_decoder" 8 10, 10 1 0, S_0x5b478bef3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0x5b478bef49a0_0 .net "ALUOp", 1 0, L_0x5b478beff3f0;  alias, 1 drivers
v0x5b478bef4a80_0 .net "ALUSrc", 0 0, L_0x5b478beff010;  alias, 1 drivers
v0x5b478bef4b20_0 .net "MemWrite", 0 0, L_0x5b478befef70;  alias, 1 drivers
v0x5b478bef4bc0_0 .net "MemtoReg", 0 0, L_0x5b478befeed0;  alias, 1 drivers
v0x5b478bef4c60_0 .net "RegDst", 0 0, L_0x5b478beff1e0;  alias, 1 drivers
v0x5b478bef4d50_0 .net "RegWrite", 0 0, L_0x5b478beff280;  alias, 1 drivers
v0x5b478bef4e10_0 .net *"_ivl_9", 7 0, v0x5b478bef4fb0_0;  1 drivers
v0x5b478bef4ef0_0 .net "branch", 0 0, L_0x5b478beff0b0;  alias, 1 drivers
v0x5b478bef4fb0_0 .var "control_sig", 7 0;
v0x5b478bef5090_0 .net "op", 5 0, L_0x5b478beff750;  alias, 1 drivers
E_0x5b478bedc1c0 .event anyedge, v0x5b478bef5090_0;
L_0x5b478befeed0 .part v0x5b478bef4fb0_0, 7, 1;
L_0x5b478befef70 .part v0x5b478bef4fb0_0, 6, 1;
L_0x5b478beff010 .part v0x5b478bef4fb0_0, 5, 1;
L_0x5b478beff0b0 .part v0x5b478bef4fb0_0, 4, 1;
L_0x5b478beff1e0 .part v0x5b478bef4fb0_0, 3, 1;
L_0x5b478beff280 .part v0x5b478bef4fb0_0, 2, 1;
L_0x5b478beff3f0 .part v0x5b478bef4fb0_0, 0, 2;
S_0x5b478bef5ce0 .scope module, "d" "datapath" 7 13, 11 1 0, S_0x5b478bef3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegDst";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /INPUT 64 "readdata";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 64 "pc";
    .port_info 12 /OUTPUT 64 "aluout";
    .port_info 13 /OUTPUT 64 "writedata";
v0x5b478befbbd0_0 .net "ALUControl", 2 0, v0x5b478bef4360_0;  alias, 1 drivers
v0x5b478befbcb0_0 .net "ALUSrc", 0 0, L_0x5b478beff010;  alias, 1 drivers
v0x5b478befbd70_0 .net "MemtoReg", 0 0, L_0x5b478befeed0;  alias, 1 drivers
v0x5b478befbe10_0 .net "PCSrc", 0 0, L_0x5b478beff610;  alias, 1 drivers
v0x5b478befbf00_0 .net "RegDst", 0 0, L_0x5b478beff1e0;  alias, 1 drivers
v0x5b478befbff0_0 .net "RegWrite", 0 0, L_0x5b478beff280;  alias, 1 drivers
v0x5b478befc0e0_0 .net "SrcB", 63 0, L_0x5b478bf11b90;  1 drivers
v0x5b478befc1d0_0 .net "aluout", 63 0, v0x5b478bef71b0_0;  alias, 1 drivers
v0x5b478befc270_0 .net "clk", 0 0, v0x5b478befeae0_0;  alias, 1 drivers
v0x5b478befc3a0_0 .net "extended_immediate", 63 0, L_0x5b478bf11430;  1 drivers
v0x5b478befc460_0 .net "instr", 31 0, L_0x5b478bf11830;  alias, 1 drivers
v0x5b478befc520_0 .net "nextbr", 63 0, L_0x5b478bf11930;  1 drivers
v0x5b478befc5c0_0 .net "nextpc", 63 0, L_0x5b478bf11a60;  1 drivers
v0x5b478befc6d0_0 .net "pc", 63 0, v0x5b478befb9a0_0;  alias, 1 drivers
v0x5b478befc7e0_0 .net "pcplus4", 63 0, L_0x5b478bf11790;  1 drivers
v0x5b478befc8a0_0 .net "rd1", 63 0, L_0x5b478bf0ff20;  1 drivers
o0x7a0a0599cd68 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5b478befc9b0_0 .net "rd2", 63 0, o0x7a0a0599cd68;  0 drivers
v0x5b478befcb80_0 .net "readdata", 63 0, L_0x5b478bf12090;  alias, 1 drivers
v0x5b478befcc70_0 .net "reset", 0 0, v0x5b478befed00_0;  alias, 1 drivers
v0x5b478befcd10_0 .net "shifted_immediate", 63 0, L_0x5b478bf116a0;  1 drivers
v0x5b478befce00_0 .net "wa3", 4 0, L_0x5b478beff940;  1 drivers
v0x5b478befcf10_0 .net "wd3", 63 0, L_0x5b478beffb60;  1 drivers
v0x5b478befd020_0 .net "writedata", 63 0, L_0x5b478bf105f0;  alias, 1 drivers
v0x5b478befd130_0 .net "zero", 0 0, v0x5b478bef72a0_0;  alias, 1 drivers
L_0x5b478beffa20 .part L_0x5b478bf11830, 16, 5;
L_0x5b478beffac0 .part L_0x5b478bf11830, 11, 5;
L_0x5b478bf10790 .part L_0x5b478bf11830, 21, 5;
L_0x5b478bf10940 .part L_0x5b478bf11830, 16, 5;
L_0x5b478bf114d0 .part L_0x5b478bf11830, 0, 16;
S_0x5b478bef5ff0 .scope module, "ad1" "adder" 11 24, 12 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "op1";
    .port_info 1 /INPUT 64 "op2";
    .port_info 2 /OUTPUT 64 "out";
P_0x5b478bef61d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000001000000>;
v0x5b478bef6310_0 .net "op1", 63 0, v0x5b478befb9a0_0;  alias, 1 drivers
L_0x7a0a059532a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b478bef6410_0 .net "op2", 63 0, L_0x7a0a059532a0;  1 drivers
v0x5b478bef64f0_0 .net "out", 63 0, L_0x5b478bf11790;  alias, 1 drivers
L_0x5b478bf11790 .arith/sum 64, v0x5b478befb9a0_0, L_0x7a0a059532a0;
S_0x5b478bef6660 .scope module, "ad2" "adder" 11 25, 12 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "op1";
    .port_info 1 /INPUT 64 "op2";
    .port_info 2 /OUTPUT 64 "out";
P_0x5b478bef6840 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000001000000>;
v0x5b478bef6960_0 .net "op1", 63 0, L_0x5b478bf11790;  alias, 1 drivers
v0x5b478bef6a70_0 .net "op2", 63 0, L_0x5b478bf116a0;  alias, 1 drivers
v0x5b478bef6b30_0 .net "out", 63 0, L_0x5b478bf11930;  alias, 1 drivers
L_0x5b478bf11930 .arith/sum 64, L_0x5b478bf11790, L_0x5b478bf116a0;
S_0x5b478bef6ca0 .scope module, "alu_inst" "alu" 11 34, 13 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in1";
    .port_info 1 /INPUT 64 "in2";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 64 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x5b478bef6f00_0 .net "ALUControl", 2 0, v0x5b478bef4360_0;  alias, 1 drivers
v0x5b478bef7010_0 .net "in1", 63 0, L_0x5b478bf0ff20;  alias, 1 drivers
v0x5b478bef70f0_0 .net "in2", 63 0, L_0x5b478bf11b90;  alias, 1 drivers
v0x5b478bef71b0_0 .var "out", 63 0;
v0x5b478bef72a0_0 .var "zero", 0 0;
E_0x5b478bedc180 .event anyedge, v0x5b478bef4360_0, v0x5b478bef7010_0, v0x5b478bef70f0_0;
S_0x5b478bef7420 .scope module, "mux_aluop" "mux2" 11 33, 14 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in1";
    .port_info 1 /INPUT 64 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
P_0x5b478bef7600 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000001000000>;
v0x5b478bef76d0_0 .net "in1", 63 0, o0x7a0a0599cd68;  alias, 0 drivers
v0x5b478bef77d0_0 .net "in2", 63 0, L_0x5b478bf11430;  alias, 1 drivers
v0x5b478bef78b0_0 .net "out", 63 0, L_0x5b478bf11b90;  alias, 1 drivers
v0x5b478bef79b0_0 .net "sel", 0 0, L_0x5b478beff010;  alias, 1 drivers
L_0x5b478bf11b90 .functor MUXZ 64, o0x7a0a0599cd68, L_0x5b478bf11430, L_0x5b478beff010, C4<>;
S_0x5b478bef7b00 .scope module, "mux_nextpc" "mux2" 11 26, 14 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in1";
    .port_info 1 /INPUT 64 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
P_0x5b478bef7d30 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000001000000>;
v0x5b478bef7dd0_0 .net "in1", 63 0, L_0x5b478bf11790;  alias, 1 drivers
v0x5b478bef7f00_0 .net "in2", 63 0, L_0x5b478bf11930;  alias, 1 drivers
v0x5b478bef7fc0_0 .net "out", 63 0, L_0x5b478bf11a60;  alias, 1 drivers
v0x5b478bef8090_0 .net "sel", 0 0, L_0x5b478beff610;  alias, 1 drivers
L_0x5b478bf11a60 .functor MUXZ 64, L_0x5b478bf11790, L_0x5b478bf11930, L_0x5b478beff610, C4<>;
S_0x5b478bef81f0 .scope module, "muxwa3" "mux2" 11 14, 14 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_0x5b478bef83d0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000101>;
v0x5b478bef8510_0 .net "in1", 4 0, L_0x5b478beffa20;  1 drivers
v0x5b478bef8610_0 .net "in2", 4 0, L_0x5b478beffac0;  1 drivers
v0x5b478bef86f0_0 .net "out", 4 0, L_0x5b478beff940;  alias, 1 drivers
v0x5b478bef87e0_0 .net "sel", 0 0, L_0x5b478beff1e0;  alias, 1 drivers
L_0x5b478beff940 .functor MUXZ 5, L_0x5b478beffa20, L_0x5b478beffac0, L_0x5b478beff1e0, C4<>;
S_0x5b478bef8950 .scope module, "muxwd3" "mux2" 11 15, 14 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in1";
    .port_info 1 /INPUT 64 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "out";
P_0x5b478bef8b30 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000001000000>;
v0x5b478bef8c70_0 .net "in1", 63 0, v0x5b478bef71b0_0;  alias, 1 drivers
v0x5b478bef8da0_0 .net "in2", 63 0, L_0x5b478bf12090;  alias, 1 drivers
v0x5b478bef8e60_0 .net "out", 63 0, L_0x5b478beffb60;  alias, 1 drivers
v0x5b478bef8f30_0 .net "sel", 0 0, L_0x5b478befeed0;  alias, 1 drivers
L_0x5b478beffb60 .functor MUXZ 64, v0x5b478bef71b0_0, L_0x5b478bf12090, L_0x5b478befeed0, C4<>;
S_0x5b478bef90a0 .scope module, "rf" "regfile" 11 16, 15 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 64 "wd3";
    .port_info 6 /OUTPUT 64 "rd1";
    .port_info 7 /OUTPUT 64 "rd2";
v0x5b478bef93a0 .array "REG", 0 31, 63 0;
v0x5b478bef9480_0 .net *"_ivl_0", 31 0, L_0x5b478beffc20;  1 drivers
v0x5b478bef9560_0 .net *"_ivl_10", 6 0, L_0x5b478bf0fe30;  1 drivers
L_0x7a0a059530a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9620_0 .net *"_ivl_13", 1 0, L_0x7a0a059530a8;  1 drivers
L_0x7a0a059530f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9700_0 .net/2u *"_ivl_14", 63 0, L_0x7a0a059530f0;  1 drivers
v0x5b478bef9830_0 .net *"_ivl_18", 31 0, L_0x5b478bf100b0;  1 drivers
L_0x7a0a05953138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9910_0 .net *"_ivl_21", 26 0, L_0x7a0a05953138;  1 drivers
L_0x7a0a05953180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef99f0_0 .net/2u *"_ivl_22", 31 0, L_0x7a0a05953180;  1 drivers
v0x5b478bef9ad0_0 .net *"_ivl_24", 0 0, L_0x5b478bf10230;  1 drivers
v0x5b478bef9b90_0 .net *"_ivl_26", 63 0, L_0x5b478bf10370;  1 drivers
v0x5b478bef9c70_0 .net *"_ivl_28", 6 0, L_0x5b478bf10460;  1 drivers
L_0x7a0a05953018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9d50_0 .net *"_ivl_3", 26 0, L_0x7a0a05953018;  1 drivers
L_0x7a0a059531c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9e30_0 .net *"_ivl_31", 1 0, L_0x7a0a059531c8;  1 drivers
L_0x7a0a05953210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9f10_0 .net/2u *"_ivl_32", 63 0, L_0x7a0a05953210;  1 drivers
L_0x7a0a05953060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b478bef9ff0_0 .net/2u *"_ivl_4", 31 0, L_0x7a0a05953060;  1 drivers
v0x5b478befa0d0_0 .net *"_ivl_6", 0 0, L_0x5b478bf0fcf0;  1 drivers
v0x5b478befa190_0 .net *"_ivl_8", 63 0, L_0x5b478bf0fd90;  1 drivers
v0x5b478befa270_0 .net "clk", 0 0, v0x5b478befeae0_0;  alias, 1 drivers
v0x5b478befa310_0 .net "ra1", 4 0, L_0x5b478bf10790;  1 drivers
v0x5b478befa3d0_0 .net "ra2", 4 0, L_0x5b478bf10940;  1 drivers
v0x5b478befa4b0_0 .net "rd1", 63 0, L_0x5b478bf0ff20;  alias, 1 drivers
v0x5b478befa5a0_0 .net "rd2", 63 0, L_0x5b478bf105f0;  alias, 1 drivers
v0x5b478befa670_0 .net "wa3", 4 0, L_0x5b478beff940;  alias, 1 drivers
v0x5b478befa740_0 .net "wd3", 63 0, L_0x5b478beffb60;  alias, 1 drivers
o0x7a0a0599d518 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b478befa810_0 .net "we3", 0 0, o0x7a0a0599d518;  0 drivers
L_0x5b478beffc20 .concat [ 5 27 0 0], L_0x5b478bf10790, L_0x7a0a05953018;
L_0x5b478bf0fcf0 .cmp/ne 32, L_0x5b478beffc20, L_0x7a0a05953060;
L_0x5b478bf0fd90 .array/port v0x5b478bef93a0, L_0x5b478bf0fe30;
L_0x5b478bf0fe30 .concat [ 5 2 0 0], L_0x5b478bf10790, L_0x7a0a059530a8;
L_0x5b478bf0ff20 .functor MUXZ 64, L_0x7a0a059530f0, L_0x5b478bf0fd90, L_0x5b478bf0fcf0, C4<>;
L_0x5b478bf100b0 .concat [ 5 27 0 0], L_0x5b478bf10940, L_0x7a0a05953138;
L_0x5b478bf10230 .cmp/ne 32, L_0x5b478bf100b0, L_0x7a0a05953180;
L_0x5b478bf10370 .array/port v0x5b478bef93a0, L_0x5b478bf10460;
L_0x5b478bf10460 .concat [ 5 2 0 0], L_0x5b478bf10940, L_0x7a0a059531c8;
L_0x5b478bf105f0 .functor MUXZ 64, L_0x7a0a05953210, L_0x5b478bf10370, L_0x5b478bf10230, C4<>;
S_0x5b478befa9b0 .scope module, "se" "sign_extend" 11 20, 16 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 64 "out";
v0x5b478befaba0_0 .net *"_ivl_1", 0 0, L_0x5b478bf109e0;  1 drivers
v0x5b478befaca0_0 .net *"_ivl_2", 47 0, L_0x5b478bf10a80;  1 drivers
v0x5b478befad80_0 .net "in", 15 0, L_0x5b478bf114d0;  1 drivers
v0x5b478befae70_0 .net "out", 63 0, L_0x5b478bf11430;  alias, 1 drivers
L_0x5b478bf109e0 .part L_0x5b478bf114d0, 15, 1;
LS_0x5b478bf10a80_0_0 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_4 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_8 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_12 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_16 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_20 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_24 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_28 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_32 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_36 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_40 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_0_44 .concat [ 1 1 1 1], L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0, L_0x5b478bf109e0;
LS_0x5b478bf10a80_1_0 .concat [ 4 4 4 4], LS_0x5b478bf10a80_0_0, LS_0x5b478bf10a80_0_4, LS_0x5b478bf10a80_0_8, LS_0x5b478bf10a80_0_12;
LS_0x5b478bf10a80_1_4 .concat [ 4 4 4 4], LS_0x5b478bf10a80_0_16, LS_0x5b478bf10a80_0_20, LS_0x5b478bf10a80_0_24, LS_0x5b478bf10a80_0_28;
LS_0x5b478bf10a80_1_8 .concat [ 4 4 4 4], LS_0x5b478bf10a80_0_32, LS_0x5b478bf10a80_0_36, LS_0x5b478bf10a80_0_40, LS_0x5b478bf10a80_0_44;
L_0x5b478bf10a80 .concat [ 16 16 16 0], LS_0x5b478bf10a80_1_0, LS_0x5b478bf10a80_1_4, LS_0x5b478bf10a80_1_8;
L_0x5b478bf11430 .concat [ 16 48 0 0], L_0x5b478bf114d0, L_0x5b478bf10a80;
S_0x5b478befafa0 .scope module, "sl" "sl2" 11 22, 17 1 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 64 "out";
v0x5b478befb170_0 .net *"_ivl_2", 61 0, L_0x5b478bf11570;  1 drivers
L_0x7a0a05953258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b478befb270_0 .net *"_ivl_4", 1 0, L_0x7a0a05953258;  1 drivers
v0x5b478befb350_0 .net "in", 63 0, L_0x5b478bf11430;  alias, 1 drivers
v0x5b478befb470_0 .net "out", 63 0, L_0x5b478bf116a0;  alias, 1 drivers
L_0x5b478bf11570 .part L_0x5b478bf11430, 0, 62;
L_0x5b478bf116a0 .concat [ 2 62 0 0], L_0x7a0a05953258, L_0x5b478bf11570;
S_0x5b478befb570 .scope module, "sp" "set_pc" 11 27, 11 38 0, S_0x5b478bef5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "nextpc";
    .port_info 3 /OUTPUT 64 "pc";
v0x5b478befb7f0_0 .net "clk", 0 0, v0x5b478befeae0_0;  alias, 1 drivers
v0x5b478befb8e0_0 .net "nextpc", 63 0, L_0x5b478bf11a60;  alias, 1 drivers
v0x5b478befb9a0_0 .var "pc", 63 0;
v0x5b478befbaa0_0 .net "reset", 0 0, v0x5b478befed00_0;  alias, 1 drivers
    .scope S_0x5b478bef4680;
T_0 ;
    %wait E_0x5b478bedc1c0;
    %load/vec4 v0x5b478bef5090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x5b478bef4fb0_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x5b478bef4fb0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x5b478bef4fb0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v0x5b478bef4fb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 96, 0, 8;
    %assign/vec4 v0x5b478bef4fb0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b478bef40d0;
T_1 ;
    %wait E_0x5b478be82f50;
    %load/vec4 v0x5b478bef4460_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b478bef4360_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b478bef4460_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b478bef4360_0, 0, 3;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5b478bef4540_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b478bef4360_0, 0, 3;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b478bef4360_0, 0, 3;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b478bef90a0;
T_2 ;
    %wait E_0x5b478bead660;
    %load/vec4 v0x5b478befa810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5b478befa740_0;
    %load/vec4 v0x5b478befa670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b478bef93a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b478befb570;
T_3 ;
    %wait E_0x5b478bead660;
    %load/vec4 v0x5b478befbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b478befb9a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b478befb8e0_0;
    %store/vec4 v0x5b478befb9a0_0, 0, 64;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b478bef6ca0;
T_4 ;
    %wait E_0x5b478bedc180;
    %load/vec4 v0x5b478bef6f00_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5b478bef7010_0;
    %load/vec4 v0x5b478bef70f0_0;
    %add;
    %assign/vec4 v0x5b478bef71b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b478bef7010_0;
    %load/vec4 v0x5b478bef70f0_0;
    %sub;
    %assign/vec4 v0x5b478bef71b0_0, 0;
    %load/vec4 v0x5b478bef7010_0;
    %load/vec4 v0x5b478bef70f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %pad/s 1;
    %assign/vec4 v0x5b478bef72a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b478bef33f0;
T_5 ;
    %vpi_call/w 6 4 "$readmemh", "instr.txt", v0x5b478bef35f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5b478beae0e0;
T_6 ;
    %wait E_0x5b478bead660;
    %load/vec4 v0x5b478bef3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5b478bef31b0_0;
    %load/vec4 v0x5b478bef2f30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x5b478bec0c90, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b478bed1c60;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b478befed00_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b478befed00_0, 0;
    %end;
    .thread T_7;
    .scope S_0x5b478bed1c60;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b478befeae0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b478befeae0_0, 0;
    %delay 5, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b478bed1c60;
T_9 ;
    %wait E_0x5b478bead350;
    %load/vec4 v0x5b478befec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5b478befeba0_0;
    %cmpi/e 20, 0, 64;
    %flag_get/vec4 6;
    %jmp/0 T_9.4, 6;
    %load/vec4 v0x5b478befee30_0;
    %pushi/vec4 1000, 0, 64;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call/w 3 26 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 27 "$stop" {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5b478befeba0_0;
    %cmpi/ne 80, 0, 64;
    %jmp/0xz  T_9.5, 6;
    %vpi_call/w 3 29 "$display", "Failed hehe %h and %h", v0x5b478befee30_0, v0x5b478befeba0_0 {0 0 0};
    %vpi_call/w 3 30 "$finish" {0 0 0};
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "top.v";
    "dmem.v";
    "imem.v";
    "mips.v";
    "controller.v";
    "alu_decoder.v";
    "main_decoder.v";
    "datapath.v";
    "adder.v";
    "alu.v";
    "mux2.v";
    "regfile.v";
    "sign_extend.v";
    "sl2.v";
