//! Copyright 2026 Eric Kryski (@ekryski) and Tom Turney (@TheTom)
//! SPDX-License-Identifier: Apache-2.0
//! ZERO-COPY MoE IQ2_XXS grouped BGEMM — reads raw IQ2_XXS blocks straight
//! from a no-copy mmap VIEW buffer (see GGUFModelViews),
//! instead of the CPU-repacked `qs`/`d_f32` pool. Eliminates
//! the per-layer mmap→pool repack that made prefill CPU-bound.
//!
//! Identical MMA structure to `moe_bgemm_iq2xxs_mpp` (BM=16/BN=32/BK=16
//! coop-tile, by-expert-sorted rows, contiguous-expert sub-run walk). ONLY
//! the weight-staging read differs: the IQ2_XXS block (66 bytes = 1 fp16 d
//! + 32 u16 qs) is read in place from the view.
//!
//! The SAME view buffer is bound twice — as `view_u16` (for the qs u16
//! pairs that recombine into the aux32 words) and `view_f16` (for the
//! block's fp16 super-scale d). A block's bytes start at u16 index
//!   `tensor_u16_off + expert*expert_u16_stride + block*33`
//! (66 bytes = 33 u16); d is u16[base], qs[g] is u16[base+1 + g*4 ..].
//! `indices[row]` is the EXPERT id (not a packed pool slot).

use wh_iron::kernel;

#[kernel]
#[allow(clippy::too_many_arguments)]
pub fn iron_moe_bgemm_iq2xxs_view<T>(
    x: Tensor<T>,
    view_u8: Tensor<u8>,
    grid: Tensor<u8>,
    signs: Tensor<u8>,
    indices: Tensor<u32>,
    mut out: Tensor<T>,
    #[constexpr] m_total: u32,
    #[constexpr] n_out: u32,
    #[constexpr] k_in: u32,
    #[constexpr] tensor_byte_off: u32,
    #[constexpr] expert_byte_stride: u32,
) {
    let n_tile_base = tgid_x * 32u32;
    let m_tile_base = tgid_y * 16u32;
    let lane = simd_lane;
    threadgroup_alloc("xs", 256, coop_stage(T)); // 16 × 16
    threadgroup_alloc("ws", 512, coop_stage(T)); // 32 × 16
    threadgroup_alloc("out_scratch", 512, f32); // 16 × 32
    coop_tile_setup(
        "gemm",
        16,
        32,
        16,
        coop_stage(T),
        "accumulate",
        "simdgroup",
        f32,
        false,
        true,
        false,
    );
    let mut sub_offset = 0u32;
    for _sub_iter in range(0u32, 16u32, 1u32) {
        let cur_row = m_tile_base + sub_offset;
        let cur_in_range = (sub_offset < 16u32) & (cur_row < m_total);
        let cur_expert = select(cur_in_range, load(indices[cur_row]), 4294967295u32);
        let mut sub_end = 16u32;
        let mut found = 0u32;
        for _ii in range(0u32, 16u32, 1u32) {
            let probe = sub_offset + 1u32 + _ii;
            let probe_row = m_tile_base + probe;
            let probe_in_range = (probe < 16u32) & (probe_row < m_total);
            if probe_in_range & (found == 0u32) {
                let e = load(indices[probe_row]);
                if e != cur_expert {
                    sub_end = probe;
                    found = 1u32;
                }
            }
            if (probe < 16u32) & (probe_row >= m_total) & (found == 0u32) {
                sub_end = probe;
                found = 1u32;
            }
        }
        let cur_valid = (cur_expert != 4294967295u32) & (sub_offset < 16u32);
        if cur_valid {
            let expert_byte_base = tensor_byte_off + cur_expert * expert_byte_stride;
            coop_tile_zero("gemm");
            for kb in range(0u32, k_in, 16u32) {
                // Stage X[m_tile_base..+16, kb..kb+16] → xs. 32 lanes × 8.
                for _e in range(0u32, 8u32, 1u32) {
                    let flat = lane * 8u32 + _e;
                    let mr = flat / 16u32;
                    let kc = flat % 16u32;
                    let gr = m_tile_base + mr;
                    let in_run = (mr >= sub_offset) & (mr < sub_end) & (gr < m_total);
                    let safe_g = select(in_run, gr, 0u32);
                    let xv = load(x[safe_g * k_in + kb + kc]).cast::<f32>();
                    threadgroup_store("xs", mr * 16u32 + kc, select(in_run, xv, 0.0f32));
                }
                // Dequant W[expert, n_tile_base..+32, kb..kb+16] → ws,
                // reading raw IQ2_XXS blocks straight from the mmap view.
                let w_row = lane; // 0..31
                let global_row = n_tile_base + w_row;
                for _kc in range(0u32, 16u32, 1u32) {
                    let k = kb + _kc;
                    let vidx = global_row * k_in + k;
                    let block = vidx / 256u32;
                    let in_block = vidx & 255u32;
                    let group = in_block / 32u32;
                    let in_group = in_block & 31u32;
                    let octet_within_index = in_group / 8u32;
                    let lane_in_octet = in_group & 7u32;
                    // Block base in BYTES (66 bytes/block: 2-byte fp16 d + 64-byte qs).
                    let blk_byte = expert_byte_base + block * 66u32;
                    // d = block's leading fp16, decoded from 2 raw bytes (no
                    // buffer aliasing, no CPU extract). IEEE binary16: s|eeeee|mmmmmmmmmm.
                    let d_lo = load(view_u8[blk_byte]).cast::<u32>();
                    let d_hi = load(view_u8[blk_byte + 1u32]).cast::<u32>();
                    let d_bits = d_lo | (d_hi << 8u32);
                    let d_sign = select((d_bits & 0x8000u32) != 0u32, 0.0f32 - 1.0f32, 1.0f32);
                    let d_exp = (d_bits >> 10u32) & 0x1fu32;
                    let d_mant = (d_bits & 0x3ffu32).cast::<i32>().cast::<f32>();
                    // normal: (1 + m/1024)·2^(e-15); subnormal (e==0): m·2^-24.
                    let d_norm = (1.0f32 + d_mant / 1024.0f32)
                        * exp2(d_exp.cast::<i32>().cast::<f32>() - 15.0f32);
                    let d_sub = d_mant * exp2(0.0f32 - 24.0f32);
                    let dval = d_sign * select(d_exp == 0u32, d_sub, d_norm);
                    // qs starts at byte blk_byte+2; group g uses 8 bytes
                    // (aux_idx u32 + aux_sgn u32), little-endian recombine from u8.
                    let q0 = blk_byte + 2u32 + group * 8u32;
                    let aux_idx = load(view_u8[q0]).cast::<u32>()
                        | (load(view_u8[q0 + 1u32]).cast::<u32>() << 8u32)
                        | (load(view_u8[q0 + 2u32]).cast::<u32>() << 16u32)
                        | (load(view_u8[q0 + 3u32]).cast::<u32>() << 24u32);
                    let aux_sgn = load(view_u8[q0 + 4u32]).cast::<u32>()
                        | (load(view_u8[q0 + 5u32]).cast::<u32>() << 8u32)
                        | (load(view_u8[q0 + 6u32]).cast::<u32>() << 16u32)
                        | (load(view_u8[q0 + 7u32]).cast::<u32>() << 24u32);
                    let scale_4bit = aux_sgn >> 28u32;
                    let db = dval * ((scale_4bit.cast::<i32>().cast::<f32>() + 0.5) * 0.25);
                    let grid_key = (aux_idx >> (octet_within_index * 8u32)) & 0xffu32;
                    let octet = load(grid[grid_key * 8u32 + lane_in_octet])
                        .cast::<u32>()
                        .cast::<i32>()
                        .cast::<f32>();
                    let sign_idx = (aux_sgn >> (octet_within_index * 7u32)) & 0x7fu32;
                    let sign_mask = load(signs[sign_idx]).cast::<u32>();
                    let lane_bit = sign_mask & (1u32 << lane_in_octet);
                    let sign = select(lane_bit != 0u32, -1.0f32, 1.0f32);
                    let w = (db * sign * octet).cast::<T>().cast::<f32>();
                    threadgroup_store("ws", w_row * 16u32 + _kc, w);
                }
                threadgroup_barrier();
                coop_tile_load_a("gemm", "xs", true, coop_stage(T), 16, 16);
                coop_tile_load_b("gemm", "ws", true, coop_stage(T), 16, 32);
                coop_tile_run("gemm");
                threadgroup_barrier();
            }
            coop_tile_store_c("gemm", "out_scratch", true, f32, 32, 16);
            threadgroup_barrier();
            for _e in range(0u32, 16u32, 1u32) {
                let flat = lane * 16u32 + _e;
                let mr = flat / 32u32;
                let nc = flat % 32u32;
                let gr = m_tile_base + mr;
                let gc = n_tile_base + nc;
                let in_run = (mr >= sub_offset) & (mr < sub_end) & (gr < m_total) & (gc < n_out);
                if in_run {
                    let v = threadgroup_load("out_scratch", mr * 32u32 + nc);
                    store(out[gr * n_out + gc], v.cast::<T>());
                }
            }
            threadgroup_barrier();
        }
        sub_offset = sub_end;
    }
}

pub mod kernel_benches {
    use wh_iron::{bench, test::*};

    use super::iron_moe_bgemm_iq2xxs_view;

    #[bench(dtypes = [f32, f16, bf16])]
    fn bench_bgemm_iq2xxs_view(dt: DType) -> BenchSetup {
        let n_experts = 4usize;
        let k_in = 4096usize;
        let n_out = 2048usize;
        let t_rows = 256usize;
        let nblk = n_out * k_in / 256;
        // view holds n_experts × nblk IQ2 blocks of 66 bytes each.
        let view_bytes = n_experts * nblk * 66;
        BenchSetup::new(iron_moe_bgemm_iq2xxs_view::kernel_ir_for(dt))
            .mode(KernelMode::Reduction)
            .buffer(BenchBuffer::random("x", t_rows * k_in, dt))
            .buffer(BenchBuffer::random("view_u8", view_bytes, DType::U8))
            .buffer(BenchBuffer::random("grid", 2048, DType::U8))
            .buffer(BenchBuffer::random("signs", 128, DType::U8))
            .buffer(BenchBuffer::zeros("indices", t_rows, DType::U32))
            .buffer(BenchBuffer::zeros("out", t_rows * n_out, dt).output())
            .constexpr("m_total", t_rows as u32)
            .constexpr("n_out", n_out as u32)
            .constexpr("k_in", k_in as u32)
            .constexpr("tensor_byte_off", 0u32)
            .constexpr("expert_byte_stride", (nblk * 66) as u32)
            .grid_3d(n_out as u32 / 32, (t_rows as u32).div_ceil(16), 1, [32, 1, 1])
            .bytes_moved((n_experts * nblk * 66 + t_rows * k_in * dt.size_bytes()) as u64)
    }
}
