--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1130 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.814ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/vblank (SLICE_X54Y76.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_7 (FF)
  Destination:          XLXI_1/vblank (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.814ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_7 to XLXI_1/vblank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.YQ      Tcko                  0.587   XLXI_1/hcount<6>
                                                       XLXI_1/hcount_7
    SLICE_X55Y61.G4      net (fanout=7)        1.458   XLXI_1/hcount<7>
    SLICE_X55Y61.Y       Tilo                  0.704   N29
                                                       XLXI_1/hreset_SW0
    SLICE_X54Y63.F1      net (fanout=2)        0.430   N18
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y79.G2      net (fanout=10)       1.908   XLXI_1/hreset
    SLICE_X54Y79.Y       Tilo                  0.759   XLXI_1/vsyncoff
                                                       XLXI_1/vblankon1
    SLICE_X55Y76.G3      net (fanout=2)        0.364   XLXI_1/N01
    SLICE_X55Y76.Y       Tilo                  0.704   XLXI_1/vblankon
                                                       XLXI_1/vblankon2
    SLICE_X54Y76.CE      net (fanout=1)        0.586   XLXI_1/vblankon
    SLICE_X54Y76.CLK     Tceck                 0.555   XLXI_1/vblank
                                                       XLXI_1/vblank
    -------------------------------------------------  ---------------------------
    Total                                      8.814ns (4.068ns logic, 4.746ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/vblank (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/pcount to XLXI_1/vblank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X54Y66.G4      net (fanout=9)        0.663   XLXI_1/pcount
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y79.G2      net (fanout=10)       1.908   XLXI_1/hreset
    SLICE_X54Y79.Y       Tilo                  0.759   XLXI_1/vsyncoff
                                                       XLXI_1/vblankon1
    SLICE_X55Y76.G3      net (fanout=2)        0.364   XLXI_1/N01
    SLICE_X55Y76.Y       Tilo                  0.704   XLXI_1/vblankon
                                                       XLXI_1/vblankon2
    SLICE_X54Y76.CE      net (fanout=1)        0.586   XLXI_1/vblankon
    SLICE_X54Y76.CLK     Tceck                 0.555   XLXI_1/vblank
                                                       XLXI_1/vblank
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (4.123ns logic, 4.468ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_1 (FF)
  Destination:          XLXI_1/vblank (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.588ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_1 to XLXI_1/vblank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.587   XLXI_1/hcount<0>
                                                       XLXI_1/hcount_1
    SLICE_X54Y66.G3      net (fanout=3)        0.660   XLXI_1/hcount<1>
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y79.G2      net (fanout=10)       1.908   XLXI_1/hreset
    SLICE_X54Y79.Y       Tilo                  0.759   XLXI_1/vsyncoff
                                                       XLXI_1/vblankon1
    SLICE_X55Y76.G3      net (fanout=2)        0.364   XLXI_1/N01
    SLICE_X55Y76.Y       Tilo                  0.704   XLXI_1/vblankon
                                                       XLXI_1/vblankon2
    SLICE_X54Y76.CE      net (fanout=1)        0.586   XLXI_1/vblankon
    SLICE_X54Y76.CLK     Tceck                 0.555   XLXI_1/vblank
                                                       XLXI_1/vblank
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (4.123ns logic, 4.465ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/vcount_4 (SLICE_X55Y80.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_7 (FF)
  Destination:          XLXI_1/vcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_7 to XLXI_1/vcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.YQ      Tcko                  0.587   XLXI_1/hcount<6>
                                                       XLXI_1/hcount_7
    SLICE_X55Y61.G4      net (fanout=7)        1.458   XLXI_1/hcount<7>
    SLICE_X55Y61.Y       Tilo                  0.704   N29
                                                       XLXI_1/hreset_SW0
    SLICE_X54Y63.F1      net (fanout=2)        0.430   N18
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_4
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (3.719ns logic, 4.928ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/vcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.424ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/pcount to XLXI_1/vcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X54Y66.G4      net (fanout=9)        0.663   XLXI_1/pcount
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_4
    -------------------------------------------------  ---------------------------
    Total                                      8.424ns (3.774ns logic, 4.650ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_1 (FF)
  Destination:          XLXI_1/vcount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_1 to XLXI_1/vcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.587   XLXI_1/hcount<0>
                                                       XLXI_1/hcount_1
    SLICE_X54Y66.G3      net (fanout=3)        0.660   XLXI_1/hcount<1>
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_4
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (3.774ns logic, 4.647ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/vcount_5 (SLICE_X55Y80.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_7 (FF)
  Destination:          XLXI_1/vcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_7 to XLXI_1/vcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.YQ      Tcko                  0.587   XLXI_1/hcount<6>
                                                       XLXI_1/hcount_7
    SLICE_X55Y61.G4      net (fanout=7)        1.458   XLXI_1/hcount<7>
    SLICE_X55Y61.Y       Tilo                  0.704   N29
                                                       XLXI_1/hreset_SW0
    SLICE_X54Y63.F1      net (fanout=2)        0.430   N18
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_5
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (3.719ns logic, 4.928ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/vcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.424ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/pcount to XLXI_1/vcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.587   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X54Y66.G4      net (fanout=9)        0.663   XLXI_1/pcount
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_5
    -------------------------------------------------  ---------------------------
    Total                                      8.424ns (3.774ns logic, 4.650ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/hcount_1 (FF)
  Destination:          XLXI_1/vcount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/hcount_1 to XLXI_1/vcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.YQ      Tcko                  0.587   XLXI_1/hcount<0>
                                                       XLXI_1/hcount_1
    SLICE_X54Y66.G3      net (fanout=3)        0.660   XLXI_1/hcount<1>
    SLICE_X54Y66.Y       Tilo                  0.759   XLXI_1/N4
                                                       XLXI_1/hreset1_SW0
    SLICE_X54Y63.F2      net (fanout=2)        0.947   N16
    SLICE_X54Y63.X       Tilo                  0.759   XLXI_1/hreset
                                                       XLXI_1/hreset
    SLICE_X54Y80.F1      net (fanout=10)       1.891   XLXI_1/hreset
    SLICE_X54Y80.X       Tilo                  0.759   XLXI_1/vcount_and0000
                                                       XLXI_1/vcount_and0000134
    SLICE_X55Y80.SR      net (fanout=6)        1.149   XLXI_1/vcount_and0000
    SLICE_X55Y80.CLK     Tsrck                 0.910   XLXI_1/vcount<4>
                                                       XLXI_1/vcount_5
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (3.774ns logic, 4.647ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/hcount_4 (SLICE_X55Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/hcount_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/pcount to XLXI_1/hcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.470   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X55Y64.CE      net (fanout=9)        0.605   XLXI_1/pcount
    SLICE_X55Y64.CLK     Tckce       (-Th)    -0.069   XLXI_1/hcount<4>
                                                       XLXI_1/hcount_4
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.539ns logic, 0.605ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/hcount_5 (SLICE_X55Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/hcount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/pcount to XLXI_1/hcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.470   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X55Y64.CE      net (fanout=9)        0.605   XLXI_1/pcount
    SLICE_X55Y64.CLK     Tckce       (-Th)    -0.069   XLXI_1/hcount<4>
                                                       XLXI_1/hcount_5
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.539ns logic, 0.605ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/hcount_6 (SLICE_X55Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/pcount (FF)
  Destination:          XLXI_1/hcount_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/pcount to XLXI_1/hcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.YQ      Tcko                  0.470   XLXI_1/pcount
                                                       XLXI_1/pcount
    SLICE_X55Y65.CE      net (fanout=9)        0.605   XLXI_1/pcount
    SLICE_X55Y65.CLK     Tckce       (-Th)    -0.069   XLXI_1/hcount<6>
                                                       XLXI_1/hcount_6
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.539ns logic, 0.605ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/green/CLK
  Logical resource: XLXI_2/green/CK
  Location pin: SLICE_X64Y57.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/red/CLK
  Logical resource: XLXI_2/red/CK
  Location pin: SLICE_X64Y56.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_1/vblank/CLK
  Logical resource: XLXI_1/vblank/CK
  Location pin: SLICE_X54Y76.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    8.814|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1130 paths, 0 nets, and 263 connections

Design statistics:
   Minimum period:   8.814ns{1}   (Maximum frequency: 113.456MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 22 11:47:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



