Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 24 11:23:10 2025
| Host         : u200-station running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file softmc_top_control_sets_placed.rpt
| Design       : softmc_top
| Device       : xcu200
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1416 |
|    Minimum number of control sets                        |  1086 |
|    Addition due to synthesis replication                 |   330 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1811 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1416 |
| >= 0 to < 4        |   283 |
| >= 4 to < 6        |   198 |
| >= 6 to < 8        |   177 |
| >= 8 to < 10       |   158 |
| >= 10 to < 12      |    46 |
| >= 12 to < 14      |    42 |
| >= 14 to < 16      |    33 |
| >= 16              |   479 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13046 |         3014 |
| No           | No                    | Yes                    |             478 |          144 |
| No           | Yes                   | No                     |           10094 |         2675 |
| Yes          | No                    | No                     |            6489 |         1555 |
| Yes          | No                    | Yes                    |             446 |           80 |
| Yes          | Yes                   | No                     |           11364 |         2589 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                       Clock Signal                                                                                                                                                                                      |                                                                                                                                                                                                         Enable Signal                                                                                                                                                                                                        |                                                                                                                                                                                                                  Set/Reset Signal                                                                                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[210]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/w_fifo_occupancy_reg[9][0]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[162]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[0]                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_1                                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__0_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__5_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__4_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__4_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__3_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__2_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__1_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[4]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[5]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/sys_rst_n                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst                                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[376]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_1                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep_n_0                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[3]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1_n_0                                          | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_1                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[0]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_cnt[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[1]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[2]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              | sys_rst_l_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__6_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__5_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__5_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/FSM_sequential_state_r[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__4_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                    | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__3_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                                                                                                                                                                                           | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__2_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DEN_O_i_1__2_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/we[2]                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/wr                                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/CEB2                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__1_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/issueCnt[1]_i_2_n_0                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[14]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[13]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/done_lite_ff                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[15]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/RdPtr[1]_i_1__17_n_0                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__9_n_0                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer[1]_i_2_n_0                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[12]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rcfg_done_ff_reg[0]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[4]_4[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[11]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_2_n_0                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_2_n_0                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1]_2[0]                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wbk_100_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_adr_nn1_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_6[0]                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[6]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/arbhist_ff[1]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/src_arst                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[5]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[4]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset0                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[8]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[10]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                                                                                                                                                                                           | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]_i_1_n_0                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wbk_100_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___128_n_0                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head0                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[7]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[9]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/dat_exp_nn1[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/E[0]                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/done_lite_ff                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/FSM_sequential_clk_sm_cur_reg[2]                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/E[0]                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__2_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__3_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrRd[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mpl                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mrs                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/sys_rst_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/FSM_sequential_memreqsm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/FSM_sequential_non_sris.fsm[1]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/rrst_n_r[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrWr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mpl[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[210]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_2__1_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/FSM_onehot_state_r_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                           | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__0_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[3]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___51_n_0                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[4]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[5]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__2[0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[7]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[6]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/reset_ub                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__2_0[0]                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_1                                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_ld_500_reg[0]                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_err_ff_reg[0]                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___9_n_0                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_win_nn1_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[31]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_nxt                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[2]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_fbe_nxt                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/ddr_uop_r_reg[3][0]_0[1]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/autoref_timer_r                                                                                                                                                                                                                                                                                                                                                                                          | frontend/maint_ctrl/autoref_timer_r[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                           | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_cnt_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/FifoCntrWr[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rrq_rdy_100_reg_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_wr_reg[0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                            | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__2_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cntr_reg[8][0]                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_1[0]                                                                                                                                                                                                                                                                                                                                           | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___128_n_0                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | frontend/SS[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[162]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req018_out                                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | frontend/init_calib_complete_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | pcie_rst_IBUF_inst/O                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_1[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr0__0                                                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[9][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_rcv_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[5][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[8][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_2_n_0                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/USER_CPLLLOCK_OUT_reg                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[10][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[11][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[12][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[13][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[14][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[15][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[2][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[3][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[4][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_data_valid                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[6][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram[7][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[62]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__1_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_valid_r_reg_1                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              5 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                   | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                                                                                                                                                                                    | phy_ddr4_i/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_valid_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_aln_302[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pnd_cnt_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1]_1[0]                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/clear                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__2_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_3[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_2[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_0                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[1]                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_valid_r_reg_2                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst                                                                                                                                                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wrq_laln_nn0313_out                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/E[1]                                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/ds/exe_uop_r_reg[61]_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | rbe/pop_count_valid                                                                                                                                                                                                                                                                                                                                                                                                          | frontend/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | frontend/rst_ctr_r                                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__5_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              5 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_1[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/masrdQ_ff_reg[0][0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[1].inst/E[0]                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_1[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head0                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_25[1]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[0]                                                                                                                                                                                                                                                                                                                                            | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_2_n_0                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rcfg_done_ff_reg[0]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                5 |              6 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                           | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__7_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__6_n_0                         |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[5]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_21[1]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[4]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_1                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__5_n_0                         |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_1                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_17[1]                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                         |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/ena                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                         |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                         |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_19[1]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                         |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/AR[0]                                                                  |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_28[1]                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__4_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_27[1]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_1                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_23[1]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__9_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__13_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                6 |              7 |         1.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                6 |              7 |         1.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                7 |              7 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__5_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__7_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__2_n_0                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/sel                                                                                                                                                                                                                                                                                                                                                                                                      | frontend/maint_ctrl/maint_prescaler_r0_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__3_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                     | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[100]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[6]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__0_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                                                                                                                                                                 | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[46]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[3]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[2]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[1]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                7 |              7 |         1.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rd_vref_value0_out[0]                                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[30]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[4]_1[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__11_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                    | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                7 |              7 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/i___4_i_1_0[0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__3_n_0                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__4_n_0                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__5_n_0                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DADDR_O[7]_i_1__6_n_0                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__6_n_0                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1_n_0                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                6 |              7 |         1.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |              7 |         1.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[7]_1                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/tlp_stg4_eop_reg                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[43]_1                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[7]_0                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_sel_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[43]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]_0                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[43]_4                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tag_reg[0]_1                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[7]_4                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_reg_0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcbclaimen                                                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[43]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[7]_0                                                                                                                                                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/init_tag_nn1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[61]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[7]_4                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0151_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[43]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[7]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[7]_0                                                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[43]_4                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[13]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[31]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_3[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[25]_0                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[7]_4                                                                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[43]_0                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[43]_4                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[19]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              9 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[45]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1__0_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdataen_ff_reg_0[0]                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_chn_500_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_6[0]                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/w_fifo_occupancy_reg[9][0]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[210]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[88]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              9 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |              9 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_ren_nn1_reg_0                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                5 |              9 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_did_101[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/reg_ctl_run_nn2                                                                                                                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |              9 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                5 |              9 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/instr_r_reg[29]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                                    |                1 |             10 |        10.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/tlp_stg4_eop_reg                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                8 |             10 |         1.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[1]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | rbe/dsr/p_4_in                                                                                                                                                                                                                                                                                                                                                                                                               | rbe/dsr/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                                    | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             10 |         1.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_5[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                                    | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_state[1]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/E[0]                                                                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wlen_nn1[9]_i_1_n_0                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | rbe/diff_valid                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |                6 |             10 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                           | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |                8 |             11 |         1.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                7 |             11 |         1.57 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |             11 |         1.22 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             11 |         1.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/E[1]                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             12 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__2_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             12 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             12 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | rbe/dsr/valid_r_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                     | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head0                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |                8 |             12 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                            |                1 |             12 |        12.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                            |                1 |             12 |        12.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                9 |             13 |         1.44 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                            |                9 |             13 |         1.44 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                9 |             13 |         1.44 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                8 |             13 |         1.62 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[100]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__2_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_0                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_0[0]                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                            |                7 |             13 |         1.86 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             13 |         1.30 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__4_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__6_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             13 |         1.86 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__5_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[4]_1[0]                                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__3_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[178]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |             14 |        14.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             14 |         3.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               11 |             14 |         1.27 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                                                                                                                                                                                      | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             14 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1__0_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                8 |             14 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0]_0[0]                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                1 |             14 |        14.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |                6 |             14 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/tlp_stg4_eop_reg                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                                                                                                 | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                                                                                                 | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[376]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             15 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/progclk_sel_store                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |               10 |             15 |         1.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             16 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_write_strobe_sync/p_52_in                                                                                                                                                                                                                                                                                                                                                                               | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__6_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |             16 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__3_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                2 |             16 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/xfer_ctr_ns                                                                                                                                                                                                                                                                                                                                                                                                         | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/E[0]                                                                                                                                                                                                                                                                                                                                                                                                     | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__3_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__6_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/ds/E[0]                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__4_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__5_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__4_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__5_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__2_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                5 |             16 |         3.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                    | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[2]                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                3 |             16 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/do_r                                                   | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             16 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_ff_reg_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/p_0_in[47]                                             | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |         5.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                  |                6 |             17 |         2.83 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             17 |         1.55 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             17 |         1.31 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_3_n_0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             17 |         1.89 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__5_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0          | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                2 |             18 |         9.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__5_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__6_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             18 |         2.25 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                                                                                                                                                                                                            | frontend/maint_ctrl/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |               10 |             18 |         1.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[100]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |                8 |             18 |         2.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__6_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |         9.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__3_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__4_n_0       | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             18 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |             19 |         2.11 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             19 |         1.90 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             19 |         1.90 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                            |                8 |             19 |         2.38 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             20 |         3.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             20 |         2.22 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_ff[2]                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             20 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/pcie4_ip_i/inst/p_1_in                                                                                                                                                                                                                                                                                                                                                                                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/cfg_ext_read_data_valid_dummy_reg_42[0]                                                                                                                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             20 |         2.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             21 |         1.91 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[201]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |               11 |             21 |         1.91 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_2_n_0                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |                9 |             21 |         2.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |               12 |             21 |         1.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             21 |         2.62 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/tlp_stg4_eop_reg                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |             22 |         3.14 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |               15 |             22 |         1.47 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[162]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             22 |         1.47 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_4                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_1                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_3                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_2                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_5                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_6                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_7                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_0                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             22 |         2.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                            |                7 |             22 |         3.14 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]                                                                                                                                                                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             23 |         3.83 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[5]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |             23 |         1.53 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_0                                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[6]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             23 |         1.92 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                6 |             23 |         3.83 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             23 |         2.88 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |         2.56 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head0                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             23 |         2.88 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |         2.56 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                9 |             23 |         2.56 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             23 |         4.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             23 |         4.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                               | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                8 |             23 |         2.88 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i/daddr                                                  | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                7 |             23 |         3.29 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__0_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_1                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_1                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__3_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__3_n_0                                                |                3 |             24 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__4_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__4_n_0                                                |                3 |             24 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[2]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[2]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             24 |         2.18 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             24 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             24 |         1.85 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |             24 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__5_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__5_n_0                                                |                3 |             24 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/outstanding_reads                                                                                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[3]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[4]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             24 |         1.41 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[31]                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[4]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             24 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                3 |             24 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__2_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__2_n_0                                                |                3 |             24 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[7]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[3]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__1_n_0                           | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                |                3 |             24 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[7]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               13 |             24 |         1.85 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__6_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[5]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             25 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[6]                                                                                                                                                                                                                                                                                                                                                                  | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               16 |             25 |         1.56 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[162]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               16 |             25 |         1.56 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                                                                                                                                                                                         | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[41]_i_1__3_n_0                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             27 |         3.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__5_n_0                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                2 |             28 |        14.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                7 |             28 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             28 |         1.87 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             29 |         2.23 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |               16 |             30 |         1.88 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[104]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |               14 |             30 |         2.14 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[104]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |               13 |             30 |         2.31 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             31 |         2.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                7 |             31 |         4.43 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_r_reg[45]_4                                                                                                                                                                                                                                                                                                                                                                                                | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[0]_rep__4[0]                                                                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/maint_ctrl/FSM_sequential_state_r_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                         | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  es/mem_wen                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                                                                                                                                                                                                                                                                                                | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_valid_r_reg_3                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_row_nn1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_5                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_6                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4                                                                                                                                                                                                                                                                                                                                                                    | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7                                                                                                                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_4                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_3                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                                                                                                                                                                                     | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                                                                                                                                                                                            | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_10                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_13                                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_15                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_7                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_14                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_15                                                                                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_13                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_6                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_12                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_14                                                                                                                                                                                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_11                                                                                                                                                                                                                                                                                                                                                                                            | pipeline/es/ep/s2_rt_reg[3]_5                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_rd                                                                                                                                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_1                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_0                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_0                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_8                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_rd                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[49]_i_1__1_n_0                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/srf_wen[0]                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               30 |             32 |         1.07 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_r_reg[29]_5                                                                                                                                                                                                                                                                                                                                                                                                | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_r_reg[28]_0                                                                                                                                                                                                                                                                                                                                                                                                | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/ddr_stat_r                                                                                                                                                                                                                                                                                                                                                                                                       | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wto_cnt_100[0]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/srf_wen[2]                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               29 |             32 |         1.10 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/empty_ff_reg_2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/srf_wen[1]                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               29 |             32 |         1.10 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_r_reg[30]_2                                                                                                                                                                                                                                                                                                                                                                                                | pipeline/ds/is_started_reg_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_9                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_4                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_8                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_12                                                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_7                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_3                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_6                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_11                                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_5                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_2                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_4                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_10                                                                                                                                                                                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_3                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_1                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_wide_wen_reg_2                                                                                                                                                                                                                                                                                                                                                                                             | pipeline/es/ep/s2_rt_reg[3]_9                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_5[0]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               24 |             32 |         1.33 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                                                                                                                                                        | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                                                                                                                       | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/ddr_uop_r[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |               14 |             33 |         2.36 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                                                                                                                          | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                                                                                                                                                                                                                                |                5 |             33 |         6.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  |               12 |             33 |         2.75 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                                                                                                                                                                                                                                |               14 |             34 |         2.43 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                |               24 |             34 |         1.42 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |               15 |             34 |         2.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                    |               16 |             35 |         2.19 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                  |               13 |             36 |         2.77 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               11 |             36 |         3.27 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/p_0_in__0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             36 |         7.20 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               11 |             37 |         3.36 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             37 |        12.33 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               13 |             38 |         2.92 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                9 |             38 |         4.22 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                9 |             38 |         4.22 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                            |               18 |             38 |         2.11 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               10 |             38 |         3.80 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               13 |             39 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                           |               15 |             39 |         2.60 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               15 |             40 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_r_reg[3]                                                                 |                8 |             40 |         5.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |               11 |             41 |         3.73 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |               20 |             41 |         2.05 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |               11 |             42 |         3.82 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                 |               21 |             44 |         2.10 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[201]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             44 |         2.44 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               16 |             45 |         2.81 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             45 |         7.50 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[100]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |               19 |             45 |         2.37 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               23 |             46 |         2.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903_reg_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/req_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               40 |             48 |         1.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrPtr[1]_i_1__9_n_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               24 |             49 |         2.04 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/WrEn                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                4 |             50 |        12.50 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |               23 |             50 |         2.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0][0]                                                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |               23 |             50 |         2.17 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[210]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             54 |         4.15 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/GT_PCIERSTIDLE[0]                                                                                                                                                                                                                                                                                                                                    |               20 |             56 |         2.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[88]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |               17 |             57 |         3.35 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |               28 |             57 |         2.04 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               23 |             59 |         2.57 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                                                                                                                                                                                    | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                              |               22 |             60 |         2.73 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | pipeline/fs/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             60 |         3.53 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                            |               17 |             60 |         3.53 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                              |               25 |             60 |         2.40 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |               15 |             61 |         4.07 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                     | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |               30 |             61 |         2.03 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             61 |         6.10 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                |               15 |             63 |         4.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               25 |             63 |         2.52 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                                                                                                                                                                        |               21 |             63 |         3.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |               24 |             64 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             66 |        13.20 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0]_0[0]                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             66 |         8.25 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               14 |             67 |         4.79 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |               19 |             67 |         3.53 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |               26 |             68 |         2.62 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[178]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             68 |         3.09 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |               21 |             68 |         3.24 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                                           | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |                9 |             69 |         7.67 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |             69 |         8.62 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[269]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               43 |             69 |         1.60 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                                                                                                                                                                                                                                     |               29 |             71 |         2.45 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_6[0]                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |               21 |             72 |         3.43 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               27 |             72 |         2.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |               29 |             73 |         2.52 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             75 |        15.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[479]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               45 |             75 |         1.67 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |               11 |             76 |         6.91 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[269]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               46 |             78 |         1.70 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | pipeline/fs/instr_ns                                                                                                                                                                                                                                                                                                                                                                                                         | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               35 |             79 |         2.26 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_clb2phy_fifo_rden[0]                                                                                                                                                                                                                                                                                                                                                            |               33 |             80 |         2.42 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wren_nn3                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             80 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                5 |             80 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                |               30 |             82 |         2.73 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             82 |         6.31 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                 |               35 |             83 |         2.37 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | ddr4_adapter/init_calib_complete_r                                                                                                                                                                                                                                                                                                                                                                                                                |               38 |             84 |         2.21 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                  |               14 |             86 |         6.14 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                  |               14 |             86 |         6.14 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |               37 |             90 |         2.43 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                |               35 |             93 |         2.66 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |               13 |             94 |         7.23 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                       | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                |               29 |             94 |         3.24 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[99]_i_1__2_n_0                                                                                                                                                                                                                                                                                                  | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |               22 |            100 |         4.55 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |            100 |        14.29 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |               37 |            103 |         2.78 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               14 |            106 |         7.57 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                |               19 |            107 |         5.63 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |               25 |            107 |         4.28 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |               47 |            107 |         2.28 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               39 |            107 |         2.74 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__1_n_0                                                                                                                                                                                                                                                                                                 | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                     |               19 |            108 |         5.68 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               27 |            108 |         4.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               83 |            111 |         1.34 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               27 |            113 |         4.19 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                            |               33 |            114 |         3.45 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                |               10 |            116 |        11.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |               29 |            122 |         4.21 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                |                9 |            126 |        14.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_3_n_0                                                                                                                                                                                                                                                                                                                                             | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               43 |            126 |         2.93 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                            |               35 |            126 |         3.60 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[376]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                |               81 |            128 |         1.58 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               90 |            130 |         1.44 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                  |               38 |            142 |         3.74 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |               45 |            142 |         3.16 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |               43 |            149 |         3.47 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                         |               36 |            152 |         4.22 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                               |               36 |            157 |         4.36 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                            |               44 |            157 |         3.57 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                                                                                                                                                                                                                                                                                                    | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |               32 |            158 |         4.94 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                            |               46 |            159 |         3.46 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               10 |            160 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                            |               43 |            164 |         3.81 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | frontend/rst0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               67 |            165 |         2.46 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___131_n_0                                                                                                                                                                                                                                                                                                                                                                             |               46 |            173 |         3.76 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               13 |            182 |        14.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                                                                                                                            | phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                                                                                                                              |               75 |            188 |         2.51 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld__0[0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               12 |            192 |        16.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                                                                                                                                                                                                                    |               57 |            201 |         3.53 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                    |               38 |            205 |         5.39 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                              |               51 |            215 |         4.22 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                  |               48 |            217 |         4.52 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_wbk_100                                                                                                                                                                                                                                                                                                                                                |               26 |            223 |         8.58 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_2_n_0                                                                                                                                                                                                                                                                         | xdma_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                 |               40 |            234 |         5.85 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                     |               96 |            252 |         2.62 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0[1]                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              145 |            266 |         1.83 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal                                                                                                                                                                                                                                                                                                                                                                                |               77 |            276 |         3.58 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___128_n_0                                                                                                                                                                                                                                                                                                                                                                             |               74 |            281 |         3.80 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                                           | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                                                                               |               71 |            289 |         4.07 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               50 |            289 |         5.78 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               57 |            296 |         5.19 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/wren                                                                                                                                                                                                                                                                                                                                                                                |               86 |            300 |         3.49 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               19 |            304 |        16.00 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | rbe/dsr/shift_r_0                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               81 |            320 |         3.95 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               21 |            336 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               | xdma_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              109 |            484 |         4.44 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/init_calib_complete_r_reg[0]                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              195 |            512 |         2.63 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | ddr4_adapter/wrDataBuf[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              150 |            512 |         3.41 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | ddr4_adapter/wrDataBuf[1023]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                         | frontend/init_calib_complete_r_reg_0                                                                                                                                                                                                                                                                                                                                                                                                              |              148 |            512 |         3.46 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/rdDataEn[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              189 |            512 |         2.71 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                                                                                                                                                                                                                                             |              109 |            522 |         4.79 |
|  xdma_i/inst/pcie4_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              129 |            548 |         4.25 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/CLK                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              155 |            554 |         3.57 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              120 |            576 |         4.80 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             | frontend/rst_ctr_r_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              243 |            600 |         2.47 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                  |               67 |            692 |        10.33 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_CORECLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |              251 |           1774 |         7.07 |
|  xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/PHY_USERCLK                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |             1039 |           4226 |         4.07 |
|  phy_ddr4_i/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                   |             1338 |           5189 |         3.88 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


