// AND GATE

module and_gate(
  input a, b,
  output z
);
 assign z = a & b;
endmodule