strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5a608a450>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5a608a5d0>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF" -> "23:BL"	[cond="['slowena']",
		label=slowena,
		lineno=23];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5a608aad0>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5a608a990>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5a608ab50>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5a608a650>",
		fillcolor=turquoise,
		label="24:BL
q <= q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5a608a690>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5a608abd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5a608ac10>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5a608a610>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "24:BL"	[cond="['q']",
		label="(q != 4'b1001)",
		lineno=24];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5a608acd0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
}
