Classic Timing Analyzer report for Lab_3
Sun May 13 23:11:01 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                  ; To                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.409 ns                                       ; DataIN[5]                                                                             ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.353 ns                                       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] ; DataOUT[4]                                                                                                     ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.723 ns                                       ; ROM/RAM                                                                               ; DataOUT[4]                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.380 ns                                      ; AddressIN[0]                                                                          ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                       ;                                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.661 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.576 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.384 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.110 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                          ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                             ; To Clock ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.409 ns   ; DataIN[5]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 4.311 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 4.163 ns   ; DataIN[1]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 4.136 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 4.047 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 4.046 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.996 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.983 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.887 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.883 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.882 ns   ; DataIN[7]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.879 ns   ; DataIN[6]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.877 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.876 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.873 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.867 ns   ; DataIN[3]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.866 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.803 ns   ; DataIN[0]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.705 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.696 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.694 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.692 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.691 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.426 ns   ; DataIN[4]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.394 ns   ; DataIN[2]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.330 ns   ; AddressIN[2] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 3.289 ns   ; AddressIN[3] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 3.160 ns   ; AddressIN[1] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 3.000 ns   ; AddressIN[3] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 2.897 ns   ; AddressIN[0] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 2.874 ns   ; AddressIN[1] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 2.846 ns   ; AddressIN[2] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 2.605 ns   ; AddressIN[0] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                 ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                  ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 7.353 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 7.339 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 7.097 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.983 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.975 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 6.915 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 6.580 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 6.566 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 6.505 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 6.487 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 6.264 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 6.083 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 5.924 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 5.903 ns   ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] ; DataOUT[0] ; CLK        ;
; N/A   ; None         ; 5.820 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 5.793 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[0] ; DataOUT[0] ; CLK        ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 9.723 ns        ; ROM/RAM   ; DataOUT[4] ;
; N/A   ; None              ; 9.541 ns        ; ReE/WrE   ; DataOUT[4] ;
; N/A   ; None              ; 9.445 ns        ; ROM/RAM   ; DataOUT[3] ;
; N/A   ; None              ; 9.351 ns        ; ROM/RAM   ; DataOUT[7] ;
; N/A   ; None              ; 9.350 ns        ; DataIN[7] ; DataOUT[7] ;
; N/A   ; None              ; 9.273 ns        ; DataIN[4] ; DataOUT[4] ;
; N/A   ; None              ; 9.271 ns        ; ReE/WrE   ; DataOUT[3] ;
; N/A   ; None              ; 9.265 ns        ; DataIN[3] ; DataOUT[3] ;
; N/A   ; None              ; 9.164 ns        ; ReE/WrE   ; DataOUT[7] ;
; N/A   ; None              ; 9.028 ns        ; DataIN[5] ; DataOUT[5] ;
; N/A   ; None              ; 8.941 ns        ; ROM/RAM   ; DataOUT[2] ;
; N/A   ; None              ; 8.930 ns        ; ROM/RAM   ; DataOUT[5] ;
; N/A   ; None              ; 8.767 ns        ; ReE/WrE   ; DataOUT[2] ;
; N/A   ; None              ; 8.755 ns        ; ReE/WrE   ; DataOUT[5] ;
; N/A   ; None              ; 8.473 ns        ; DataIN[6] ; DataOUT[6] ;
; N/A   ; None              ; 8.471 ns        ; ROM/RAM   ; DataOUT[6] ;
; N/A   ; None              ; 8.469 ns        ; DataIN[2] ; DataOUT[2] ;
; N/A   ; None              ; 8.310 ns        ; DataIN[1] ; DataOUT[1] ;
; N/A   ; None              ; 8.285 ns        ; ReE/WrE   ; DataOUT[6] ;
; N/A   ; None              ; 8.264 ns        ; ROM/RAM   ; DataOUT[0] ;
; N/A   ; None              ; 8.143 ns        ; ReE/WrE   ; DataOUT[1] ;
; N/A   ; None              ; 8.130 ns        ; ROM/RAM   ; DataOUT[1] ;
; N/A   ; None              ; 8.076 ns        ; ReE/WrE   ; DataOUT[0] ;
; N/A   ; None              ; 7.833 ns        ; DataIN[0] ; DataOUT[0] ;
+-------+-------------------+-----------------+-----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                 ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                             ; To Clock ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.380 ns ; AddressIN[0] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -2.621 ns ; AddressIN[2] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -2.649 ns ; AddressIN[1] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -2.672 ns ; AddressIN[0] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -2.775 ns ; AddressIN[3] ; lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -2.935 ns ; AddressIN[1] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -3.064 ns ; AddressIN[3] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -3.105 ns ; AddressIN[2] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -3.169 ns ; DataIN[2]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.201 ns ; DataIN[4]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.205 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.207 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.209 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.210 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.218 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.382 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.382 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.384 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.384 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.389 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.392 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.393 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.434 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -3.480 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.564 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.569 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.578 ns ; DataIN[0]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.620 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -3.642 ns ; DataIN[3]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.654 ns ; DataIN[6]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.657 ns ; DataIN[7]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.662 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.938 ns ; DataIN[1]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -4.184 ns ; DataIN[5]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun May 13 23:11:00 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source memory "lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]" and destination memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.838 ns
            Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y3; Fanout = 1; MEM Node = 'lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]'
            Info: 2: + IC(0.570 ns) + CELL(0.053 ns) = 0.688 ns; Loc. = LCCOMB_X35_Y5_N24; Fanout = 2; COMB Node = 'inst[5]~10'
            Info: 3: + IC(0.246 ns) + CELL(0.228 ns) = 1.162 ns; Loc. = LCCOMB_X35_Y5_N6; Fanout = 1; COMB Node = 'inst16[5]~2'
            Info: 4: + IC(0.542 ns) + CELL(0.134 ns) = 1.838 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5'
            Info: Total cell delay = 0.480 ns ( 26.12 % )
            Info: Total interconnect delay = 1.358 ns ( 73.88 % )
        Info: - Smallest clock skew is 0.039 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 2.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.459 ns) = 2.330 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5'
                Info: Total cell delay = 1.313 ns ( 56.35 % )
                Info: Total interconnect delay = 1.017 ns ( 43.65 % )
            Info: - Longest clock path from clock "CLK" to source memory is 2.291 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.681 ns) + CELL(0.413 ns) = 2.291 ns; Loc. = M512_X36_Y3; Fanout = 1; MEM Node = 'lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[5]'
                Info: Total cell delay = 1.267 ns ( 55.30 % )
                Info: Total interconnect delay = 1.024 ns ( 44.70 % )
        Info: + Micro clock to output delay of source is 0.140 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5" (data pin = "DataIN[5]", clock pin = "CLK") is 4.409 ns
    Info: + Longest pin to memory delay is 6.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P21; Fanout = 1; PIN Node = 'DataIN[5]'
        Info: 2: + IC(4.522 ns) + CELL(0.225 ns) = 5.567 ns; Loc. = LCCOMB_X35_Y5_N24; Fanout = 2; COMB Node = 'inst[5]~10'
        Info: 3: + IC(0.246 ns) + CELL(0.228 ns) = 6.041 ns; Loc. = LCCOMB_X35_Y5_N6; Fanout = 1; COMB Node = 'inst16[5]~2'
        Info: 4: + IC(0.542 ns) + CELL(0.134 ns) = 6.717 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 1.407 ns ( 20.95 % )
        Info: Total interconnect delay = 5.310 ns ( 79.05 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.459 ns) = 2.330 ns; Loc. = M512_X36_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 1.313 ns ( 56.35 % )
        Info: Total interconnect delay = 1.017 ns ( 43.65 % )
Info: tco from clock "CLK" to destination pin "DataOUT[4]" through memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]" is 7.353 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.413 ns) = 2.284 ns; Loc. = M512_X36_Y5; Fanout = 2; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]'
        Info: Total cell delay = 1.267 ns ( 55.47 % )
        Info: Total interconnect delay = 1.017 ns ( 44.53 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y5; Fanout = 2; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|q_a[4]'
        Info: 2: + IC(0.387 ns) + CELL(0.228 ns) = 0.680 ns; Loc. = LCCOMB_X35_Y5_N14; Fanout = 2; COMB Node = 'inst[4]~11'
        Info: 3: + IC(2.297 ns) + CELL(1.952 ns) = 4.929 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'DataOUT[4]'
        Info: Total cell delay = 2.245 ns ( 45.55 % )
        Info: Total interconnect delay = 2.684 ns ( 54.45 % )
Info: Longest tpd from source pin "ROM/RAM" to destination pin "DataOUT[4]" is 9.723 ns
    Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 17; PIN Node = 'ROM/RAM'
    Info: 2: + IC(4.321 ns) + CELL(0.346 ns) = 5.474 ns; Loc. = LCCOMB_X35_Y5_N14; Fanout = 2; COMB Node = 'inst[4]~11'
    Info: 3: + IC(2.297 ns) + CELL(1.952 ns) = 9.723 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'DataOUT[4]'
    Info: Total cell delay = 3.105 ns ( 31.93 % )
    Info: Total interconnect delay = 6.618 ns ( 68.07 % )
Info: th for memory "lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "AddressIN[0]", clock pin = "CLK") is -2.380 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.458 ns) = 2.336 ns; Loc. = M512_X36_Y3; Fanout = 8; MEM Node = 'lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.312 ns ( 56.16 % )
        Info: Total interconnect delay = 1.024 ns ( 43.84 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'AddressIN[0]'
        Info: 2: + IC(3.971 ns) + CELL(0.131 ns) = 4.919 ns; Loc. = M512_X36_Y3; Fanout = 8; MEM Node = 'lpm_rom4:inst20|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.948 ns ( 19.27 % )
        Info: Total interconnect delay = 3.971 ns ( 80.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Sun May 13 23:11:01 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


