(S (PP (IN In) (NP (NP (DT this) (NN paper)) (, ,) (NP (NP (DT the) (JJ intrinsic) (JJ physical) (NNS characteristics)) (PP (IN of) (NP (NN spin) (HYPH -) (NN orbit) (NN torque) (PRN (-LRB- -LRB-) (NP (NN SOT)) (-RRB- -RRB-))))))) (NP (JJ magnetoresistive) (NML (NML (JJ random) (HYPH -) (NN access)) (NN memory) (PRN (-LRB- -LRB-) (NP (NNP MRAM)) (-RRB- -RRB-))) (NNS devices)) (VP (VBP are) (ADJP (VBN leveraged) (S (VP (TO to) (VP (VB realize) (NP (JJ sigmoidal) (NNS neurons)) (PP (IN in) (NP (JJ neuromorphic) (NNS architectures)))))))) (. .))
(S (NP (NP (NN Performance) (NNS comparisons)) (PP (IN with) (NP (ADJP (NP (NP (DT the) (JJ previous) (NN power)) (HYPH -) (CC and) (NP (NN area))) (HYPH -) (JJ efficient)) (JJ sigmoidal) (NN neuron) (NNS circuits)))) (VP (VBP exhibit) (NP (NP (CD 74x)) (CC and) (NP (NP (CD 12x) (NN reduction)) (PP (IN in) (NP (NML (NN power) (HYPH -) (NN area) (HYPH -) (NN product)) (NNS values))))) (PP (IN for) (NP (DT the) (VBN proposed) (ADJP (NP (NN SOT) (HYPH -) (NN MRAM)) (VBN based)) (NN neuron)))) (. .))
(S (S (VP (TO To) (VP (VB verify) (ADVP (DT the) (RB functionally)) (PP (IN of) (NP (NP (DT the) (VBN proposed) (NN neuron)) (PP (IN within) (NP (JJR larger) (NN scale) (NNS designs)))))))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN implemented) (NP (NP (DT a) (NN circuit) (NN realization)) (PP (IN of) (NP (NP (NP (DT a) (ADJP (NP (CD 784x16x10) (NN SOT) (HYPH -) (NN MRAM)) (VBN based)) (NN multiplayer) (NN perceptron)) (-LRB- -LRB-) (NP (NN MLP)) (-RRB- -RRB-)) (PP (IN for) (NP (NP (NML (NN MNIST) (NN pattern)) (NN recognition) (NN application)) (VP (VBG using) (NP (NML (NN SPICE) (NN circuit)) (NN simulation) (NN tool)))))))))) (. .))
(S (NP (NP (DT The) (NNS results)) (VP (VBN obtained))) (VP (VBP exhibit) (SBAR (IN that) (S (NP (NP (DT the) (VBN proposed) (NN SOT) (HYPH -) (NN MRAM)) (VP (VBN based) (NP (NNP MLP)))) (VP (MD can) (VP (VB achieve) (S (NP (NNS accuracies)) (ADJP (JJ comparable) (PP (IN to) (NP (NP (DT an) (JJ ideal) (VBN binarized) (NN MLP) (NN architecture)) (VP (VBN implemented) (PP (IN on) (NP (NNP GPU))) (, ,) (PP (IN while) (S (VP (VBG realizing) (NP (NP (NNS orders)) (PP (IN of) (NP (NN magnitude) (NN increase)))) (PP (IN in) (NP (NN processing) (NN speed)))))))))))))))) (. .))
