git clone --depth 1 --no-tags https://github.com/razas32/dq_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763709495
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Systemverilog_oops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767501639
git clone --depth 1 --no-tags https://github.com/kiaraaguilera/ECE-366-Project-B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765950764
git clone --depth 1 --no-tags https://github.com/brucexi999/RTL_interview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752132441
git clone --depth 1 --no-tags https://github.com/Chirag-RTLWORLD/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762138203
git clone --depth 1 --no-tags https://github.com/joe82512/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752357884
git clone --depth 1 --no-tags https://github.com/marcoandrade3/polyphase_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756638195
git clone --depth 1 --no-tags https://github.com/GrigorescuStefan/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759684884
git clone --depth 1 --no-tags https://github.com/Shiofi/Lab.-2-Logica-Secuencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765508668
git clone --depth 1 --no-tags https://github.com/blmonk/fpga-fft-convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766302438
git clone --depth 1 --no-tags https://github.com/d4ma/ELEX7660-Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767770071
git clone --depth 1 --no-tags https://github.com/alecsandrova/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051253
git clone --depth 1 --no-tags https://github.com/Vishnutpgit/VLSI-AHB2APB-VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748508291
git clone --depth 1 --no-tags https://github.com/iwaniwaniwan012/NATIVE_PHY_A10_SIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749453637
git clone --depth 1 --no-tags https://github.com/FenixVu442/469-16bit-Hierarchical-CLA-ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749579885
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-5-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751125635
git clone --depth 1 --no-tags https://github.com/Prasthuthi/AXI_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751183037
git clone --depth 1 --no-tags https://github.com/lucyhu798/hamming-encoder-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753403471
git clone --depth 1 --no-tags https://github.com/Ssingh5535/EEL5934.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749526161
git clone --depth 1 --no-tags https://github.com/kyucchoi/comment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751913441
git clone --depth 1 --no-tags https://github.com/ThoutamNagaraju/perforce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757235556
git clone --depth 1 --no-tags https://github.com/Prasthuthi/coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757265588
git clone --depth 1 --no-tags https://github.com/MeghanaRBhat/DRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757842286
git clone --depth 1 --no-tags https://github.com/kush-manchanda/i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758344532
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/LAB_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758586288
git clone --depth 1 --no-tags https://github.com/aaayann/lab3practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760115989
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/mylab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759930368
git clone --depth 1 --no-tags https://github.com/lampn0/apb_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760337116
git clone --depth 1 --no-tags https://github.com/Soretawa/riscv_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761321365
git clone --depth 1 --no-tags https://github.com/BHKGITT/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753184449
git clone --depth 1 --no-tags https://github.com/chrisg0106/Sistemas-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763890302
git clone --depth 1 --no-tags https://github.com/phucducnguyen/uvm_message.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764224405
git clone --depth 1 --no-tags https://github.com/phucducnguyen/uvm_rand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764233157
git clone --depth 1 --no-tags https://github.com/gskip17/chipcraft-tt-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744211
git clone --depth 1 --no-tags https://github.com/gskip17/chipcraft-tt-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764832824
git clone --depth 1 --no-tags https://github.com/Keerthidubba/Keerthi-AXI4-Stream-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758403122
git clone --depth 1 --no-tags https://github.com/MurakamiShun/rv32i_singlecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758889567
git clone --depth 1 --no-tags https://github.com/ziadmali59/Data_coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765766942
git clone --depth 1 --no-tags https://github.com/hamza-2274/DSD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756273892
git clone --depth 1 --no-tags https://github.com/leshao-o/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766953103
git clone --depth 1 --no-tags https://github.com/sduaz/dsdlab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767058787
git clone --depth 1 --no-tags https://github.com/Gorruy/lifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765260143
git clone --depth 1 --no-tags https://github.com/andresuriza/auriza_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755595805
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/retry_environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765884828
git clone --depth 1 --no-tags https://github.com/nicval2/nvalverdea_digital_design_lab_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757489780
git clone --depth 1 --no-tags https://github.com/cecilianomeibel/mceciliano_digital_design_lab_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755721663
git clone --depth 1 --no-tags https://github.com/embedded-explorer/UVM_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762412557
git clone --depth 1 --no-tags https://github.com/CucuAntonia/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759684835
git clone --depth 1 --no-tags https://github.com/DavBudau/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051422
git clone --depth 1 --no-tags https://github.com/phuvg/ahblite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754456145
git clone --depth 1 --no-tags https://github.com/ZelGusev/asyncFifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748734458
git clone --depth 1 --no-tags https://github.com/nathanheck255/PongLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750077158
git clone --depth 1 --no-tags https://github.com/Kavi91/16-bit_Processor_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750854227
git clone --depth 1 --no-tags https://github.com/satwikkamath/SPI_Master_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751952967
git clone --depth 1 --no-tags https://github.com/RahmatNaeem/DSD-2022ee135.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753162546
git clone --depth 1 --no-tags https://github.com/leduchuybk/up_down_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753124540
git clone --depth 1 --no-tags https://github.com/yoon123seul/CastLab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751133418
git clone --depth 1 --no-tags https://github.com/Aledpl5/Rock-Paper-Scissors-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754033867
git clone --depth 1 --no-tags https://github.com/darsh612/LC3_Chip_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755232915
git clone --depth 1 --no-tags https://github.com/Abdullah-61/UET_RV_PCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755876400
git clone --depth 1 --no-tags https://github.com/Omar-farhan1084/coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757910095
git clone --depth 1 --no-tags https://github.com/SamiIonesi/Memory_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758660822
git clone --depth 1 --no-tags https://github.com/michaelskyf/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759517614
git clone --depth 1 --no-tags https://github.com/sduaz/DSDLAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760097817
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759913453
git clone --depth 1 --no-tags https://github.com/Johkson23/startercode_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760180080
git clone --depth 1 --no-tags https://github.com/eldanielh31/dbrenes_digital_design_lab_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755318731
git clone --depth 1 --no-tags https://github.com/a-dailey/333_Otter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752868340
git clone --depth 1 --no-tags https://github.com/axyrai/sudokuSolver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762717224
git clone --depth 1 --no-tags https://github.com/nbannur2/LLC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763260594
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/UVM_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763833271
git clone --depth 1 --no-tags https://github.com/zpxy/spi_exmple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763826057
git clone --depth 1 --no-tags https://github.com/isaacdbowser/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763845363
git clone --depth 1 --no-tags https://github.com/jmbert/vliw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764254648
git clone --depth 1 --no-tags https://github.com/Stork1323/Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763982002
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Inter_process_communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767639469
git clone --depth 1 --no-tags https://github.com/anikate-kaw/jelly_bean_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767749713
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/PROJECT4.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767338965
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/PROJECT5.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767339756
git clone --depth 1 --no-tags https://github.com/AHassan001/DIGITAL-VERIFICATION-USING-SYSTEMVERILOG-AND-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754581921
git clone --depth 1 --no-tags https://github.com/ccolten3/496stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763338022
git clone --depth 1 --no-tags https://github.com/AndreyKoposov/MPSIS_RISC_V_KOPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756912619
git clone --depth 1 --no-tags https://github.com/minhbui27/ECE_152B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752038162
git clone --depth 1 --no-tags https://github.com/JoelxCode/Lab2_DLD_Joel_Albert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762422791
git clone --depth 1 --no-tags https://github.com/Itzdanie/Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764873244
git clone --depth 1 --no-tags https://github.com/pkrwisig/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764487002
git clone --depth 1 --no-tags https://github.com/ksgovardhan/training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752714051
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/Interface-Memory-to-8088.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767188383
git clone --depth 1 --no-tags https://github.com/KKDManohar/System-Verilog-Project-Team8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767434319
git clone --depth 1 --no-tags https://github.com/kensung-lab/survindel2_paper_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764624696
git clone --depth 1 --no-tags https://github.com/LiamSnow/ECE3829-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757226484
git clone --depth 1 --no-tags https://github.com/robotman2412/sv-float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749362210
git clone --depth 1 --no-tags https://github.com/ethansepa/ArmPipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749991905
git clone --depth 1 --no-tags https://github.com/IulianGabrielGavrila/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759684613
git clone --depth 1 --no-tags https://github.com/BrumaDaniel/TSC_brumaDaniel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759687843
