$date
  Wed May  7 13:10:50 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module single_port_ram_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 16 # add[0:15] $end
$var reg 16 $ data_in[15:0] $end
$var reg 1 % we $end
$var reg 16 & data_out[15:0] $end
$scope module ram $end
$var reg 1 ' pi_clk $end
$var reg 1 ( pi_rst $end
$var reg 16 ) pi_add[0:15] $end
$var reg 1 * pi_we $end
$var reg 16 + pi_data[15:0] $end
$var reg 16 , po_data[15:0] $end
$comment regs is not handled $end
$var integer 32 - add $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000000000000000 #
b1000000000000000 $
1%
bUUUUUUUUUUUUUUUU &
0'
0(
b0000000000000000 )
1*
b1000000000000000 +
bUUUUUUUUUUUUUUUU ,
b10000000000000000000000000000000 -
#10000000
1!
b1000000000000000 &
1'
b1000000000000000 ,
#20000000
0!
0%
0'
0*
#21000000
b0000000000000001 #
b0000000000000001 )
#30000000
1!
b0000000000000000 &
1'
b0000000000000000 ,
#40000000
0!
b0000000000000000 #
0'
b0000000000000000 )
#50000000
1!
b1000000000000000 &
1'
b1000000000000000 ,
#60000000
0!
1"
0'
1(
#61000000
#70000000
1!
b0000000000000000 &
1'
b0000000000000000 ,
#80000000
0!
0'
#90000000
1!
1'
#100000000
