

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Mon Jul 17 12:24:52 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.310 ns|  23.310 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 9 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_94 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 10 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_95 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 11 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_96 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 12 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_97 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 13 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_98 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 14 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_99 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 15 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_100 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 16 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_101 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 17 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_102 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 18 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_103 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 19 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_104 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 20 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_105 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 21 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_106 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 22 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_107 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 23 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_108 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 24 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_109 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 25 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_110 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 26 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_111 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 27 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_112 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 28 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 29 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 30 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_115 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 31 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_116 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 32 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_117 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 33 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_118 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 34 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_119 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 35 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_120 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 36 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_121 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 37 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_122 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 38 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read470 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 39 'read' 'p_read470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i8 %p_read470"   --->   Operation 40 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 41 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_122, i32 3, i32 7"   --->   Operation 42 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_122, i32 2, i32 7"   --->   Operation 43 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_122, i32 1, i32 7"   --->   Operation 44 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %mult_V_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_121, i32 3, i32 7"   --->   Operation 46 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1171_37 = zext i8 %p_read_120"   --->   Operation 47 'zext' 'zext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [3/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 48 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_120, i32 1, i32 7"   --->   Operation 49 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 50 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_120, i32 2, i32 7"   --->   Operation 51 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln717_11 = zext i6 %mult_V_120"   --->   Operation 52 'zext' 'zext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1171_49 = zext i8 %p_read_119"   --->   Operation 53 'zext' 'zext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [3/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 54 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_119, i32 1, i32 7"   --->   Operation 55 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln717_13 = zext i7 %mult_V_150"   --->   Operation 56 'zext' 'zext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [3/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 57 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_116, i32 2, i32 7"   --->   Operation 58 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_116, i32 3, i32 7"   --->   Operation 59 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_116, i32 1, i32 7"   --->   Operation 60 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln717_22 = zext i7 %mult_V_247"   --->   Operation 61 'zext' 'zext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln42_55 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln42_58 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'zext' 'zext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [3/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 64 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [3/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 65 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [3/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 66 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i8 %p_read_114"   --->   Operation 67 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [3/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 68 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_114, i32 2, i32 7"   --->   Operation 69 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_114, i32 3, i32 7"   --->   Operation 70 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_114, i32 1, i32 7"   --->   Operation 71 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_336 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_113, i32 3, i32 7"   --->   Operation 72 'partselect' 'mult_V_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1171_94 = zext i8 %p_read_112"   --->   Operation 73 'zext' 'zext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_95 = zext i8 %p_read_112"   --->   Operation 74 'zext' 'zext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_112, i32 3, i32 7"   --->   Operation 75 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln717_47 = zext i5 %mult_V_407"   --->   Operation 76 'zext' 'zext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [3/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 77 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [3/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 78 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln42_93 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'zext' 'zext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_111, i32 1, i32 7"   --->   Operation 80 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [3/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 81 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [3/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 82 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_111, i32 3, i32 7"   --->   Operation 83 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_111, i32 2, i32 7"   --->   Operation 84 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [3/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 85 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_107 = zext i8 %p_read_110"   --->   Operation 86 'zext' 'zext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [3/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 87 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [3/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 88 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_110, i32 1, i32 7"   --->   Operation 89 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1171_121 = zext i8 %p_read_109"   --->   Operation 90 'zext' 'zext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [3/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 91 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_108, i32 1, i32 7"   --->   Operation 92 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_108, i32 2, i32 7"   --->   Operation 93 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1171_134 = zext i8 %p_read_107"   --->   Operation 94 'zext' 'zext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [3/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 95 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_572 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_107, i32 2, i32 7"   --->   Operation 96 'partselect' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [3/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 97 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1171_144 = zext i8 %p_read_106"   --->   Operation 98 'zext' 'zext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [3/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 99 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_606 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_106, i32 2, i32 7"   --->   Operation 100 'partselect' 'mult_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_611 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_105, i32 1, i32 7"   --->   Operation 101 'partselect' 'mult_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_105, i32 2, i32 7"   --->   Operation 102 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1171_166 = zext i8 %p_read_104"   --->   Operation 103 'zext' 'zext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [3/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 104 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [3/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 105 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_104, i32 1, i32 7"   --->   Operation 106 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_657 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_104, i32 3, i32 7"   --->   Operation 107 'partselect' 'mult_V_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [3/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 108 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1171_178 = zext i8 %p_read_103"   --->   Operation 109 'zext' 'zext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [3/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 110 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [3/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 111 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln42_147 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_101, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln42_194 = zext i5 %trunc_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'zext' 'zext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1171_200 = zext i8 %p_read_100"   --->   Operation 114 'zext' 'zext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [3/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 115 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1171_20 = zext i8 %p_read_99"   --->   Operation 116 'zext' 'zext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_99, i32 3, i32 7"   --->   Operation 117 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [3/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 118 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_99, i32 1, i32 7"   --->   Operation 119 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1171_214 = zext i8 %p_read_98"   --->   Operation 120 'zext' 'zext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [3/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 121 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln42_165 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_98, i32 3, i32 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'partselect' 'trunc_ln42_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln42_214 = zext i5 %trunc_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'zext' 'zext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln717_89 = zext i8 %p_read_97"   --->   Operation 124 'zext' 'zext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_97, i32 1, i32 7"   --->   Operation 125 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_97, i32 3, i32 7"   --->   Operation 126 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [3/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 127 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_96, i32 3, i32 7"   --->   Operation 128 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1171_240 = zext i8 %p_read_95"   --->   Operation 129 'zext' 'zext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [3/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 130 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [3/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 131 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [3/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 132 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [3/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 133 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1171_248 = zext i8 %p_read_94"   --->   Operation 134 'zext' 'zext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_94, i32 3, i32 7"   --->   Operation 135 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [3/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 136 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_94, i32 1, i32 7"   --->   Operation 137 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.31ns)   --->   "%add_ln712_159 = add i8 %zext_ln717_22, i8 %zext_ln717_47"   --->   Operation 138 'add' 'add_ln712_159' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.02ns)   --->   "%add_ln712_401 = add i6 %zext_ln42_194, i6 %zext_ln42_214"   --->   Operation 139 'add' 'add_ln712_401' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (1.31ns)   --->   "%add_ln712_547 = add i8 %zext_ln717_11, i8 %zext_ln717_13"   --->   Operation 140 'add' 'add_ln712_547' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln712_201 = zext i8 %add_ln712_547"   --->   Operation 141 'zext' 'zext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.30ns)   --->   "%add_ln712_548 = add i9 %zext_ln712_201, i9 %zext_ln42_12"   --->   Operation 142 'add' 'add_ln712_548' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i8 %p_read470"   --->   Operation 143 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i8 %p_read470"   --->   Operation 144 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i8 %p_read470"   --->   Operation 145 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 146 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [3/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 147 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [3/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 148 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [3/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 149 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [2/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 150 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [3/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 151 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i8 %p_read_122"   --->   Operation 152 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [3/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 153 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [3/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 154 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1171_26 = zext i8 %p_read_121"   --->   Operation 155 'zext' 'zext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1171_27 = zext i8 %p_read_121"   --->   Operation 156 'zext' 'zext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [3/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 157 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [3/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 158 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [3/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 159 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [3/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 160 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [3/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 161 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [3/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 162 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [3/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 163 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [3/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 164 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [3/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 165 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1171_34 = zext i8 %p_read_120"   --->   Operation 166 'zext' 'zext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1171_36 = zext i8 %p_read_120"   --->   Operation 167 'zext' 'zext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [2/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 168 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [3/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 169 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [3/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 170 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [3/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 171 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [2/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 172 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [3/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 173 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [3/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 174 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1171_48 = zext i8 %p_read_119"   --->   Operation 175 'zext' 'zext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [3/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 176 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [2/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 177 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_119, i4 0"   --->   Operation 178 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1171_51 = zext i12 %tmp_4"   --->   Operation 179 'zext' 'zext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.54ns)   --->   "%sub_ln1171_166 = sub i13 %zext_ln1171_48, i13 %zext_ln1171_51"   --->   Operation 180 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln717_148 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_166, i32 3, i32 12"   --->   Operation 181 'partselect' 'trunc_ln717_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [3/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 182 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [2/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 183 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [3/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 184 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1171_56 = zext i8 %p_read_118"   --->   Operation 185 'zext' 'zext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i8 %p_read_118"   --->   Operation 186 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [3/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 187 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [3/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 188 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [3/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 189 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [3/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 190 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_118, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1171_57 = zext i9 %shl_ln1171_16"   --->   Operation 192 'zext' 'zext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.36ns)   --->   "%sub_ln1171_28 = sub i10 0, i10 %zext_ln1171_57"   --->   Operation 193 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln717_157 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_28, i32 3, i32 9"   --->   Operation 194 'partselect' 'trunc_ln717_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1171_60 = zext i8 %p_read_117"   --->   Operation 195 'zext' 'zext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1171_61 = zext i8 %p_read_117"   --->   Operation 196 'zext' 'zext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1171_62 = zext i8 %p_read_117"   --->   Operation 197 'zext' 'zext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [3/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 198 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [3/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 199 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [3/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 200 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [3/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 201 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [3/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 202 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1171_67 = zext i8 %p_read_116"   --->   Operation 203 'zext' 'zext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1171_69 = zext i8 %p_read_116"   --->   Operation 204 'zext' 'zext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1171_70 = zext i8 %p_read_116"   --->   Operation 205 'zext' 'zext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_116, i4 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1171_71 = zext i12 %shl_ln1171_19"   --->   Operation 207 'zext' 'zext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.54ns)   --->   "%sub_ln1171_32 = sub i13 0, i13 %zext_ln1171_71"   --->   Operation 208 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [3/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 209 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [3/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 210 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [3/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 211 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [3/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 212 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [3/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 213 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [3/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 214 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [3/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 215 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [3/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 216 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [3/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 217 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [2/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 218 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [2/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 219 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_115, i3 0"   --->   Operation 220 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1171_76 = zext i11 %shl_ln1171_22"   --->   Operation 221 'zext' 'zext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.48ns)   --->   "%sub_ln1171_37 = sub i12 0, i12 %zext_ln1171_76"   --->   Operation 222 'sub' 'sub_ln1171_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [2/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 223 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [3/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 224 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (1.48ns)   --->   "%sub_ln1171_169 = sub i12 %zext_ln42_55, i12 %zext_ln1171_76"   --->   Operation 225 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln717_174 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_169, i32 3, i32 11"   --->   Operation 226 'partselect' 'trunc_ln717_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [3/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 227 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [3/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 228 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_79 = zext i8 %p_read_114"   --->   Operation 229 'zext' 'zext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [2/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 230 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [3/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 231 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [3/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 232 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [3/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 233 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [3/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 234 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [3/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 235 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_113"   --->   Operation 236 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1171_88 = zext i8 %p_read_113"   --->   Operation 237 'zext' 'zext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1171_89 = zext i8 %p_read_113"   --->   Operation 238 'zext' 'zext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [3/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 239 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln717_39 = zext i8 %p_read_113"   --->   Operation 240 'zext' 'zext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [3/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 241 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [3/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 242 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [3/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 243 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [3/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 244 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [3/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 245 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1171_96 = zext i8 %p_read_112"   --->   Operation 246 'zext' 'zext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1171_98 = zext i8 %p_read_112"   --->   Operation 247 'zext' 'zext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [3/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 248 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [3/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 249 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [3/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 250 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [2/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 251 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [2/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 252 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [3/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 253 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [2/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 254 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [2/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 255 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [2/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 256 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1171_105 = zext i8 %p_read_110"   --->   Operation 257 'zext' 'zext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1171_108 = zext i8 %p_read_110"   --->   Operation 258 'zext' 'zext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [3/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 259 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [2/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 260 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [2/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 261 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [3/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 262 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [3/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 263 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [3/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 264 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [3/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 265 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [3/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 266 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [3/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 267 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [3/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 268 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [3/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 269 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [3/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 270 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1171_119 = zext i8 %p_read_109"   --->   Operation 271 'zext' 'zext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [2/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 272 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i8 %p_read_109"   --->   Operation 273 'zext' 'zext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [3/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 274 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [3/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 275 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [3/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 276 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [3/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 277 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [3/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 278 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [3/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 279 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_512_0 = zext i8 %p_read_108"   --->   Operation 280 'zext' 'mult_V_512_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln42_123 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln42_124 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln42_125 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln42_127 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln717_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_108, i4 0"   --->   Operation 285 'bitconcatenate' 'shl_ln717_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln717_58 = zext i12 %shl_ln717_29"   --->   Operation 286 'zext' 'zext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (1.54ns)   --->   "%sub_ln717_28 = sub i13 %zext_ln717_58, i13 %zext_ln42_127"   --->   Operation 287 'sub' 'sub_ln717_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_28, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'partselect' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [3/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 289 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (1.54ns)   --->   "%sub_ln1171_81 = sub i13 0, i13 %zext_ln717_58"   --->   Operation 290 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [3/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 291 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [3/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 292 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [3/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 293 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [3/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 294 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [3/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 295 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [3/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 296 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [3/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 297 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_81, i32 3, i32 12"   --->   Operation 298 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [3/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 299 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1171_135 = zext i8 %p_read_107"   --->   Operation 300 'zext' 'zext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1171_137 = zext i8 %p_read_107"   --->   Operation 301 'zext' 'zext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1171_138 = zext i8 %p_read_107"   --->   Operation 302 'zext' 'zext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [3/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 303 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [3/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 304 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [3/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 305 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [3/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 306 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [3/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 307 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [3/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 308 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [2/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 309 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [2/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 310 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1171_145 = zext i8 %p_read_106"   --->   Operation 311 'zext' 'zext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1171_147 = zext i8 %p_read_106"   --->   Operation 312 'zext' 'zext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [3/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 313 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [3/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 314 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [2/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 315 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [3/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 316 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [3/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 317 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%mult_V_634_0 = zext i8 %p_read_105"   --->   Operation 318 'zext' 'mult_V_634_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [3/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 319 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1171_167 = zext i8 %p_read_104"   --->   Operation 320 'zext' 'zext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [3/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 321 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [2/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 322 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [3/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 323 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [2/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 324 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [2/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 325 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [3/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 326 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [3/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 327 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [3/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 328 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln1171_177 = zext i8 %p_read_103"   --->   Operation 329 'zext' 'zext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [2/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 330 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [3/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 331 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [3/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 332 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [3/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 333 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln717_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_103, i4 0"   --->   Operation 334 'bitconcatenate' 'shl_ln717_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln717_73 = zext i12 %shl_ln717_37"   --->   Operation 335 'zext' 'zext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.54ns)   --->   "%add_ln717_27 = add i13 %zext_ln717_73, i13 %zext_ln1171_177"   --->   Operation 336 'add' 'add_ln717_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_129 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_27, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'partselect' 'trunc_ln42_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [2/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 338 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_713_0 = zext i8 %p_read_102"   --->   Operation 339 'zext' 'mult_V_713_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1171_183 = zext i8 %p_read_102"   --->   Operation 340 'zext' 'zext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [3/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 341 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i8 %p_read_102"   --->   Operation 342 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [3/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 343 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [3/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 344 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [3/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 345 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [3/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 346 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [3/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 347 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [3/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 348 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [3/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 349 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1171_191 = zext i8 %p_read_101"   --->   Operation 350 'zext' 'zext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1171_194 = zext i8 %p_read_101"   --->   Operation 351 'zext' 'zext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1171_195 = zext i8 %p_read_101"   --->   Operation 352 'zext' 'zext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [3/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 353 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [3/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 354 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [3/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 355 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [3/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 356 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [3/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 357 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [3/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 358 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [3/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 359 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [3/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 360 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [2/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 361 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1171_203 = zext i8 %p_read_99"   --->   Operation 362 'zext' 'zext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [3/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 363 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [3/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 364 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [3/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 365 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [3/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 366 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [3/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 367 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [2/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 368 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1171_216 = zext i8 %p_read_98"   --->   Operation 369 'zext' 'zext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [3/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 370 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [3/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 371 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1171_63 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_98, i5 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1171_220 = zext i13 %shl_ln1171_63"   --->   Operation 373 'zext' 'zext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (1.53ns)   --->   "%add_ln1171_14 = add i14 %zext_ln1171_220, i14 %zext_ln1171_216"   --->   Operation 374 'add' 'add_ln1171_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_162 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_14, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'trunc_ln42_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [2/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 376 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln717_90 = zext i8 %p_read_97"   --->   Operation 377 'zext' 'zext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [3/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 378 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [3/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 379 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [3/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 380 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [2/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 381 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1171_229 = zext i8 %p_read_96"   --->   Operation 382 'zext' 'zext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1171_230 = zext i8 %p_read_96"   --->   Operation 383 'zext' 'zext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [3/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 384 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [3/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 385 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [3/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 386 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [3/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 387 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [3/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 388 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%r_V_29 = zext i8 %p_read_95"   --->   Operation 389 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1171_238 = zext i8 %p_read_95"   --->   Operation 390 'zext' 'zext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1171_241 = zext i8 %p_read_95"   --->   Operation 391 'zext' 'zext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [3/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 392 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [3/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 393 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [3/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 394 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [3/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 395 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [2/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 396 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [2/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 397 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [2/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 398 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [2/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 399 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [3/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 400 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1171_250 = zext i8 %p_read_94"   --->   Operation 401 'zext' 'zext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1171_251 = zext i8 %p_read_94"   --->   Operation 402 'zext' 'zext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [3/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 403 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [3/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 404 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [3/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 405 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [2/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 406 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [3/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 407 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [3/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 408 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [3/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 409 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [3/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 410 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1171_256 = zext i8 %p_read_93"   --->   Operation 411 'zext' 'zext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln717_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_93, i4 0"   --->   Operation 412 'bitconcatenate' 'shl_ln717_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln717_103 = zext i12 %shl_ln717_55"   --->   Operation 413 'zext' 'zext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (1.54ns)   --->   "%sub_ln717_58 = sub i13 %zext_ln717_103, i13 %zext_ln1171_256"   --->   Operation 414 'sub' 'sub_ln717_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln42_195 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_58, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'partselect' 'trunc_ln42_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [3/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 416 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [3/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 417 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.84>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read470"   --->   Operation 418 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read470, i4 0"   --->   Operation 419 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i12 %shl_ln"   --->   Operation 420 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read470, i5 0"   --->   Operation 421 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i13 %shl_ln1"   --->   Operation 422 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i14 0, i14 %zext_ln1171_8"   --->   Operation 423 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 424 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [2/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 425 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [3/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 426 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (1.54ns)   --->   "%sub_ln1171_3 = sub i13 0, i13 %zext_ln717"   --->   Operation 427 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read470, i1 0"   --->   Operation 428 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i9 %shl_ln1171_3"   --->   Operation 429 'zext' 'zext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [2/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 430 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [2/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 431 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln717_122 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_3, i32 3, i32 12"   --->   Operation 432 'partselect' 'trunc_ln717_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/3] (2.45ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_3, i12 13"   --->   Operation 433 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717, i32 3, i32 11"   --->   Operation 434 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_8, i14 %zext_ln1171_10"   --->   Operation 435 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [2/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 437 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i8 %p_read_122"   --->   Operation 438 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read_122"   --->   Operation 439 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [3/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 440 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_122, i4 0"   --->   Operation 441 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln717_4 = zext i12 %shl_ln717_2"   --->   Operation 442 'zext' 'zext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (1.54ns)   --->   "%sub_ln1171_7 = sub i13 0, i13 %zext_ln717_4"   --->   Operation 443 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (1.54ns)   --->   "%sub_ln717_2 = sub i13 %zext_ln717_4, i13 %zext_ln1171_1"   --->   Operation 444 'sub' 'sub_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_2, i32 3, i32 12"   --->   Operation 445 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [2/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 446 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_122, i5 0"   --->   Operation 447 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (1.53ns)   --->   "%sub_ln717_4 = sub i13 %shl_ln717_5, i13 %zext_ln1171_1"   --->   Operation 448 'sub' 'sub_ln717_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_4, i32 3, i32 12"   --->   Operation 449 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [2/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 450 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [2/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 451 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [2/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 452 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [2/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 453 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [2/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 454 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [2/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 455 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [2/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 456 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [2/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 457 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [2/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 458 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [2/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 459 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read_120"   --->   Operation 460 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln1171_33 = zext i8 %p_read_120"   --->   Operation 461 'zext' 'zext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [3/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 462 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/3] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %zext_ln1171_37, i15 81"   --->   Operation 463 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_13, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [2/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 465 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [3/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 466 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [2/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 467 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [3/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 468 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [2/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 469 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/3] (2.45ns)   --->   "%mul_ln1171_19 = mul i15 %zext_ln1171_37, i15 74"   --->   Operation 470 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_19, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [2/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 472 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [2/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 473 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [2/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 474 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/3] (2.45ns)   --->   "%mul_ln1171_22 = mul i14 %zext_ln1171_49, i14 46"   --->   Operation 475 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_22, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [3/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 477 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [2/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 478 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_119, i3 0"   --->   Operation 479 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1171_52 = zext i11 %shl_ln1171_14"   --->   Operation 480 'zext' 'zext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (1.48ns)   --->   "%sub_ln1171_26 = sub i12 0, i12 %zext_ln1171_52"   --->   Operation 481 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/3] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %zext_ln1171_49, i14 37"   --->   Operation 482 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_25, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [2/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 484 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [2/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 485 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [2/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 486 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [2/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 487 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [2/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 488 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [2/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 489 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [2/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 490 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [2/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 491 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_117, i4 0"   --->   Operation 492 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln717_17 = zext i12 %shl_ln717_6"   --->   Operation 493 'zext' 'zext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_117, i1 0"   --->   Operation 494 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln717_18 = zext i9 %shl_ln717_7"   --->   Operation 495 'zext' 'zext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (1.54ns)   --->   "%sub_ln717_8 = sub i13 %zext_ln717_17, i13 %zext_ln717_18"   --->   Operation 496 'sub' 'sub_ln717_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [2/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 498 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [2/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 499 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (1.54ns)   --->   "%sub_ln1171_29 = sub i13 0, i13 %zext_ln717_17"   --->   Operation 500 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1171_66 = zext i8 %p_read_116"   --->   Operation 501 'zext' 'zext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i13 %sub_ln1171_32"   --->   Operation 502 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (1.53ns)   --->   "%sub_ln1171_33 = sub i14 %sext_ln1171_12, i14 %zext_ln1171_70"   --->   Operation 503 'sub' 'sub_ln1171_33' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln717_162 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_33, i32 3, i32 13"   --->   Operation 504 'partselect' 'trunc_ln717_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln717_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_116, i2 0"   --->   Operation 505 'bitconcatenate' 'shl_ln717_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln717_21 = zext i10 %shl_ln717_11"   --->   Operation 506 'zext' 'zext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (1.41ns)   --->   "%add_ln717_6 = add i11 %zext_ln717_21, i11 %zext_ln1171_66"   --->   Operation 507 'add' 'add_ln717_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_6, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [2/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 509 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [2/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 510 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [2/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 511 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [2/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 512 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [3/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 513 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [2/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 514 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [2/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 515 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [2/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 516 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [3/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 517 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [2/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 518 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [2/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 519 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [3/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 520 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/3] (2.45ns)   --->   "%mul_ln717_13 = mul i13 %zext_ln42_58, i13 22"   --->   Operation 521 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_13, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln717_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_115, i4 0"   --->   Operation 523 'bitconcatenate' 'shl_ln717_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln717_24 = zext i12 %shl_ln717_13"   --->   Operation 524 'zext' 'zext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/3] (2.45ns)   --->   "%mul_ln717_14 = mul i13 %zext_ln42_58, i13 23"   --->   Operation 525 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_14, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i12 %sub_ln1171_37"   --->   Operation 527 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (1.54ns)   --->   "%sub_ln1171_38 = sub i13 %sext_ln1171_13, i13 %zext_ln42_58"   --->   Operation 528 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln717_171 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_38, i32 3, i32 12"   --->   Operation 529 'partselect' 'trunc_ln717_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/3] (2.45ns)   --->   "%mul_ln717_15 = mul i12 %zext_ln42_55, i12 13"   --->   Operation 530 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_15, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [2/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 532 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (1.54ns)   --->   "%sub_ln1171_40 = sub i13 0, i13 %zext_ln717_24"   --->   Operation 533 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [2/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 534 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [2/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 535 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1171_78 = zext i8 %p_read_114"   --->   Operation 536 'zext' 'zext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln717_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_114, i4 0"   --->   Operation 537 'bitconcatenate' 'shl_ln717_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln717_34 = zext i12 %shl_ln717_19"   --->   Operation 538 'zext' 'zext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/3] (2.45ns)   --->   "%mul_ln1171_44 = mul i13 %zext_ln1171_80, i13 8181"   --->   Operation 539 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln717_180 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_44, i32 3, i32 12"   --->   Operation 540 'partselect' 'trunc_ln717_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln42_72 = zext i6 %mult_V_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [2/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 542 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [2/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 543 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [2/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 544 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [2/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 545 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [3/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 546 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [2/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 547 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (1.54ns)   --->   "%sub_ln1171_46 = sub i13 0, i13 %zext_ln717_34"   --->   Operation 548 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1171_87 = zext i8 %p_read_113"   --->   Operation 549 'zext' 'zext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_113, i5 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1171_90 = zext i13 %shl_ln1171_23"   --->   Operation 551 'zext' 'zext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (1.53ns)   --->   "%sub_ln1171_48 = sub i14 0, i14 %zext_ln1171_90"   --->   Operation 552 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_113, i3 0"   --->   Operation 553 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1171_91 = zext i11 %shl_ln1171_24"   --->   Operation 554 'zext' 'zext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (1.48ns)   --->   "%sub_ln1171_50 = sub i12 0, i12 %zext_ln1171_91"   --->   Operation 555 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_113, i1 0"   --->   Operation 556 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [2/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 557 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (1.48ns)   --->   "%add_ln717_13 = add i12 %zext_ln1171_91, i12 %zext_ln717_39"   --->   Operation 558 'add' 'add_ln717_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_13, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [2/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 560 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_113, i2 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1171_93 = zext i10 %shl_ln1171_26"   --->   Operation 562 'zext' 'zext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (1.53ns)   --->   "%sub_ln1171_52 = sub i14 %zext_ln1171_93, i14 %zext_ln1171_90"   --->   Operation 563 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_52, i32 3, i32 13"   --->   Operation 564 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (1.53ns)   --->   "%add_ln1171_6 = add i14 %zext_ln1171_90, i14 %zext_ln1171_93"   --->   Operation 565 'add' 'add_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_6, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln717_41 = zext i9 %shl_ln1171_25"   --->   Operation 567 'zext' 'zext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (1.48ns)   --->   "%add_ln717_14 = add i12 %zext_ln1171_91, i12 %zext_ln717_41"   --->   Operation 568 'add' 'add_ln717_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_14, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln717_42 = zext i10 %shl_ln1171_26"   --->   Operation 570 'zext' 'zext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (1.41ns)   --->   "%add_ln717_15 = add i11 %zext_ln717_42, i11 %zext_ln1171_87"   --->   Operation 571 'add' 'add_ln717_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_15, i32 3, i32 10"   --->   Operation 572 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [2/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 573 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_50, i32 3, i32 11"   --->   Operation 574 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [2/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 575 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [2/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 576 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (1.48ns)   --->   "%sub_ln717_19 = sub i12 %zext_ln1171_91, i12 %zext_ln717_41"   --->   Operation 577 'sub' 'sub_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_19, i32 3, i32 11"   --->   Operation 578 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [2/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 579 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln717_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_112, i4 0"   --->   Operation 580 'bitconcatenate' 'shl_ln717_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln717_44 = zext i12 %shl_ln717_23"   --->   Operation 581 'zext' 'zext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (1.54ns)   --->   "%sub_ln717_20 = sub i13 %zext_ln717_44, i13 %zext_ln1171_98"   --->   Operation 582 'sub' 'sub_ln717_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [2/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 584 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (1.54ns)   --->   "%sub_ln1171_56 = sub i13 0, i13 %zext_ln717_44"   --->   Operation 585 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [2/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 586 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [2/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 587 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/3] (2.45ns)   --->   "%mul_ln717_25 = mul i12 %zext_ln1171_95, i12 13"   --->   Operation 588 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_25, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/3] (2.45ns)   --->   "%mul_ln1171_53 = mul i14 %zext_ln1171_94, i14 53"   --->   Operation 590 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_53, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [2/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 592 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/3] (2.45ns)   --->   "%mul_ln717_26 = mul i13 %zext_ln42_93, i13 26"   --->   Operation 593 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/3] (2.45ns)   --->   "%mul_ln717_27 = mul i13 %zext_ln42_93, i13 19"   --->   Operation 595 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_27, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln717_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_111, i4 0"   --->   Operation 597 'bitconcatenate' 'shl_ln717_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln717_51 = zext i12 %shl_ln717_27"   --->   Operation 598 'zext' 'zext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (1.54ns)   --->   "%sub_ln1171_63 = sub i13 0, i13 %zext_ln717_51"   --->   Operation 599 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/3] (2.45ns)   --->   "%mul_ln717_28 = mul i13 %zext_ln42_93, i13 25"   --->   Operation 600 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_28, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'partselect' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_110, i4 0"   --->   Operation 602 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1171_111 = zext i12 %shl_ln1171_29"   --->   Operation 603 'zext' 'zext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (1.54ns)   --->   "%sub_ln1171_65 = sub i13 0, i13 %zext_ln1171_111"   --->   Operation 604 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_65, i32 3, i32 12"   --->   Operation 605 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [2/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 606 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_110, i3 0"   --->   Operation 607 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1171_114 = zext i11 %tmp_s"   --->   Operation 608 'zext' 'zext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/3] (2.45ns)   --->   "%mul_ln1171_56 = mul i14 %zext_ln1171_107, i14 61"   --->   Operation 609 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_56, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'partselect' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_110, i5 0"   --->   Operation 611 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1171_115 = zext i13 %shl_ln1171_31"   --->   Operation 612 'zext' 'zext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1171_116 = zext i11 %tmp_s"   --->   Operation 613 'zext' 'zext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (1.53ns)   --->   "%sub_ln1171_68 = sub i14 %zext_ln1171_116, i14 %zext_ln1171_115"   --->   Operation 614 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_214 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_68, i32 3, i32 13"   --->   Operation 615 'partselect' 'trunc_ln717_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/3] (2.45ns)   --->   "%mul_ln1171_57 = mul i14 %zext_ln1171_107, i14 16357"   --->   Operation 616 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_57, i32 3, i32 13"   --->   Operation 617 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (1.48ns)   --->   "%sub_ln1171_69 = sub i12 0, i12 %zext_ln1171_114"   --->   Operation 618 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [2/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 619 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [2/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 620 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [2/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 621 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [2/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 622 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [2/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 623 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [2/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 624 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (1.53ns)   --->   "%sub_ln1171_72 = sub i14 0, i14 %zext_ln1171_115"   --->   Operation 625 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [2/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 626 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [2/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 627 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [2/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 628 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/3] (2.45ns)   --->   "%mul_ln1171_66 = mul i14 %zext_ln1171_121, i14 59"   --->   Operation 629 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_66, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 631 [2/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 631 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [2/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 632 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [2/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 633 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [2/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 634 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [2/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 635 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [2/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 636 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln1171_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_108, i1 0"   --->   Operation 637 'bitconcatenate' 'shl_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1171_130 = zext i9 %shl_ln1171_39"   --->   Operation 638 'zext' 'zext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [2/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 639 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i13 %sub_ln1171_81"   --->   Operation 640 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (1.53ns)   --->   "%sub_ln1171_82 = sub i14 %sext_ln1171_25, i14 %zext_ln42_124"   --->   Operation 641 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_82, i32 3, i32 13"   --->   Operation 642 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [2/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 643 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [2/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 644 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [2/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 645 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [2/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 646 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [2/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 647 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [2/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 648 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [2/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 649 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [2/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 650 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (1.53ns)   --->   "%sub_ln1171_85 = sub i14 %sext_ln1171_25, i14 %zext_ln1171_130"   --->   Operation 651 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_85, i32 3, i32 13"   --->   Operation 652 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [2/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 653 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%shl_ln717_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_107, i4 0"   --->   Operation 654 'bitconcatenate' 'shl_ln717_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln717_61 = zext i12 %shl_ln717_30"   --->   Operation 655 'zext' 'zext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln717_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_107, i1 0"   --->   Operation 656 'bitconcatenate' 'shl_ln717_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln717_62 = zext i9 %shl_ln717_31"   --->   Operation 657 'zext' 'zext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (1.54ns)   --->   "%add_ln717_22 = add i13 %zext_ln717_61, i13 %zext_ln717_62"   --->   Operation 658 'add' 'add_ln717_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln42_103 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'partselect' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (1.54ns)   --->   "%sub_ln1171_87 = sub i13 0, i13 %zext_ln717_61"   --->   Operation 660 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [2/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 661 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [2/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 662 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [2/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 663 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [2/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 664 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [2/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 665 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (1.54ns)   --->   "%sub_ln717_31 = sub i13 %zext_ln717_61, i13 %zext_ln717_62"   --->   Operation 666 'sub' 'sub_ln717_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln42_107 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'partselect' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/3] (2.45ns)   --->   "%mul_ln717_38 = mul i13 %zext_ln1171_134, i13 29"   --->   Operation 668 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln42_108 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_38, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'partselect' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/3] (2.45ns)   --->   "%mul_ln1171_80 = mul i13 %zext_ln1171_134, i13 8179"   --->   Operation 670 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_80, i32 3, i32 12"   --->   Operation 671 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%shl_ln1171_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_106, i5 0"   --->   Operation 672 'bitconcatenate' 'shl_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln1171_148 = zext i13 %shl_ln1171_43"   --->   Operation 673 'zext' 'zext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln1171_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_106, i3 0"   --->   Operation 674 'bitconcatenate' 'shl_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln1171_149 = zext i11 %shl_ln1171_44"   --->   Operation 675 'zext' 'zext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1171_150 = zext i11 %shl_ln1171_44"   --->   Operation 676 'zext' 'zext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (1.53ns)   --->   "%add_ln1171_9 = add i14 %zext_ln1171_148, i14 %zext_ln1171_150"   --->   Operation 677 'add' 'add_ln1171_9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln42_109 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_9, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'partselect' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (1.53ns)   --->   "%sub_ln1171_94 = sub i14 0, i14 %zext_ln1171_148"   --->   Operation 679 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [2/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 680 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln1171_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_106, i4 0"   --->   Operation 681 'bitconcatenate' 'shl_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln1171_154 = zext i12 %shl_ln1171_45"   --->   Operation 682 'zext' 'zext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (1.54ns)   --->   "%sub_ln1171_96 = sub i13 0, i13 %zext_ln1171_154"   --->   Operation 683 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [2/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 684 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (1.48ns)   --->   "%sub_ln1171_98 = sub i12 0, i12 %zext_ln1171_149"   --->   Operation 685 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_98, i32 3, i32 11"   --->   Operation 686 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/3] (2.45ns)   --->   "%mul_ln1171_82 = mul i14 %zext_ln1171_144, i14 44"   --->   Operation 687 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln42_113 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_82, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [2/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 689 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [2/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 690 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1171_161 = zext i8 %p_read_105"   --->   Operation 691 'zext' 'zext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln1171_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_105, i5 0"   --->   Operation 692 'bitconcatenate' 'shl_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1171_162 = zext i13 %shl_ln1171_47"   --->   Operation 693 'zext' 'zext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln1171_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_105, i3 0"   --->   Operation 694 'bitconcatenate' 'shl_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1171_163 = zext i11 %shl_ln1171_48"   --->   Operation 695 'zext' 'zext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (1.53ns)   --->   "%sub_ln1171_103 = sub i14 %zext_ln1171_163, i14 %zext_ln1171_162"   --->   Operation 696 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_103, i32 3, i32 13"   --->   Operation 697 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (1.53ns)   --->   "%sub_ln1171_104 = sub i14 0, i14 %zext_ln1171_162"   --->   Operation 698 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_104, i32 3, i32 13"   --->   Operation 699 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln1171_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_105, i2 0"   --->   Operation 700 'bitconcatenate' 'shl_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%shl_ln1171_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_105, i4 0"   --->   Operation 701 'bitconcatenate' 'shl_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln1171_165 = zext i12 %shl_ln1171_50"   --->   Operation 702 'zext' 'zext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (1.54ns)   --->   "%sub_ln1171_106 = sub i13 0, i13 %zext_ln1171_165"   --->   Operation 703 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln717_66 = zext i10 %shl_ln1171_49"   --->   Operation 704 'zext' 'zext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (1.54ns)   --->   "%sub_ln717_33 = sub i13 %zext_ln1171_165, i13 %zext_ln717_66"   --->   Operation 705 'sub' 'sub_ln717_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln42_115 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [2/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 707 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (1.53ns)   --->   "%sub_ln717_35 = sub i13 %shl_ln1171_47, i13 %zext_ln717_66"   --->   Operation 708 'sub' 'sub_ln717_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln42_116 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_35, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (1.53ns)   --->   "%sub_ln717_36 = sub i13 %shl_ln1171_47, i13 %zext_ln1171_161"   --->   Operation 710 'sub' 'sub_ln717_36' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln42_117 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_36, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%mult_V_655 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_104, i1 0"   --->   Operation 712 'bitconcatenate' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln1171_169 = zext i9 %mult_V_655"   --->   Operation 713 'zext' 'zext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln1171_51 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_104, i5 0"   --->   Operation 714 'bitconcatenate' 'shl_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln1171_171 = zext i13 %shl_ln1171_51"   --->   Operation 715 'zext' 'zext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (1.53ns)   --->   "%sub_ln1171_111 = sub i14 0, i14 %zext_ln1171_171"   --->   Operation 716 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [2/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 717 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/3] (2.45ns)   --->   "%mul_ln1171_86 = mul i14 %zext_ln1171_166, i14 47"   --->   Operation 718 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln42_118 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_86, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [3/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 720 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [2/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 721 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/3] (2.45ns)   --->   "%mul_ln1171_89 = mul i14 %zext_ln1171_166, i14 16361"   --->   Operation 722 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_89, i32 3, i32 13"   --->   Operation 723 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln1171_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_104, i4 0"   --->   Operation 724 'bitconcatenate' 'shl_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1171_173 = zext i12 %shl_ln1171_53"   --->   Operation 725 'zext' 'zext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (1.54ns)   --->   "%sub_ln1171_113 = sub i13 0, i13 %zext_ln1171_173"   --->   Operation 726 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [3/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 727 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/3] (2.45ns)   --->   "%mul_ln1171_91 = mul i14 %zext_ln1171_166, i14 41"   --->   Operation 728 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln42_121 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_91, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [2/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 730 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [2/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 731 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (1.54ns)   --->   "%sub_ln1171_117 = sub i13 %zext_ln1171_169, i13 %zext_ln1171_173"   --->   Operation 732 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_117, i32 3, i32 12"   --->   Operation 733 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [2/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 734 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/3] (2.45ns)   --->   "%mul_ln1171_95 = mul i14 %zext_ln1171_178, i14 16361"   --->   Operation 735 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_95, i32 3, i32 13"   --->   Operation 736 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [2/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 737 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [2/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 738 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [2/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 739 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/3] (2.45ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_178, i14 16359"   --->   Operation 740 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_282 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_97, i32 3, i32 13"   --->   Operation 741 'partselect' 'trunc_ln717_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1171_180 = zext i8 %p_read_102"   --->   Operation 742 'zext' 'zext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [2/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 743 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [2/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 744 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [2/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 745 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln1171_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_102, i2 0"   --->   Operation 746 'bitconcatenate' 'shl_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%shl_ln717_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_102, i4 0"   --->   Operation 747 'bitconcatenate' 'shl_ln717_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln717_75 = zext i12 %shl_ln717_39"   --->   Operation 748 'zext' 'zext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln717_76 = zext i10 %shl_ln1171_55"   --->   Operation 749 'zext' 'zext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (1.54ns)   --->   "%add_ln717_29 = add i13 %zext_ln717_75, i13 %zext_ln717_76"   --->   Operation 750 'add' 'add_ln717_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln42_134 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'trunc_ln42_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 752 [2/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 752 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [2/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 753 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln1171_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_102, i3 0"   --->   Operation 754 'bitconcatenate' 'shl_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln1171_189 = zext i11 %shl_ln1171_56"   --->   Operation 755 'zext' 'zext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (1.48ns)   --->   "%sub_ln1171_120 = sub i12 0, i12 %zext_ln1171_189"   --->   Operation 756 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [2/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 757 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 758 [2/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 758 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_120, i32 3, i32 11"   --->   Operation 759 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [2/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 760 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (1.48ns)   --->   "%add_ln717_30 = add i12 %zext_ln1171_189, i12 %zext_ln1171_180"   --->   Operation 761 'add' 'add_ln717_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln42_138 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_30, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'partselect' 'trunc_ln42_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [2/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 763 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [2/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 764 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [2/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 765 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [2/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 766 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [2/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 767 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [2/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 768 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [2/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 769 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [2/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 770 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/3] (2.45ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_200, i14 43"   --->   Operation 771 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_150 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_110, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_819_0 = zext i8 %p_read_99"   --->   Operation 773 'zext' 'mult_V_819_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln1171_204 = zext i8 %p_read_99"   --->   Operation 774 'zext' 'zext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [2/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 775 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [2/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 776 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln1171_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_99, i4 0"   --->   Operation 777 'bitconcatenate' 'shl_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln1171_208 = zext i12 %shl_ln1171_60"   --->   Operation 778 'zext' 'zext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1171_209 = zext i12 %shl_ln1171_60"   --->   Operation 779 'zext' 'zext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln1171_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_99, i6 0"   --->   Operation 780 'bitconcatenate' 'shl_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1171_211 = zext i14 %shl_ln1171_61"   --->   Operation 781 'zext' 'zext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (1.52ns)   --->   "%sub_ln1171_134 = sub i15 %zext_ln1171_211, i15 %zext_ln1171_208"   --->   Operation 782 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_134, i32 3, i32 14"   --->   Operation 783 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [2/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 784 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [2/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 785 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 786 [1/1] (1.54ns)   --->   "%add_ln717_33 = add i13 %zext_ln1171_209, i13 %zext_ln1171_20"   --->   Operation 786 'add' 'add_ln717_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln42_155 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'partselect' 'trunc_ln42_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [2/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 788 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [3/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 789 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/3] (2.45ns)   --->   "%mul_ln717_49 = mul i13 %zext_ln1171_20, i13 25"   --->   Operation 790 'mul' 'mul_ln717_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln42_158 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_49, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'partselect' 'trunc_ln42_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [3/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 792 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1171_215 = zext i8 %p_read_98"   --->   Operation 793 'zext' 'zext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln717_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_98, i3 0"   --->   Operation 794 'bitconcatenate' 'shl_ln717_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln717_88 = zext i11 %shl_ln717_48"   --->   Operation 795 'zext' 'zext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (1.48ns)   --->   "%add_ln717_34 = add i12 %zext_ln717_88, i12 %zext_ln1171_215"   --->   Operation 796 'add' 'add_ln717_34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln42_159 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_34, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'partselect' 'trunc_ln42_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [3/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 798 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [2/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 799 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [2/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 800 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (1.48ns)   --->   "%sub_ln1171_179 = sub i12 %zext_ln1171_215, i12 %zext_ln717_88"   --->   Operation 801 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_179, i32 3, i32 11"   --->   Operation 802 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/3] (2.45ns)   --->   "%mul_ln717_52 = mul i13 %zext_ln1171_214, i13 23"   --->   Operation 803 'mul' 'mul_ln717_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln42_164 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_52, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'partselect' 'trunc_ln42_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [3/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 805 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 806 [2/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 806 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [2/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 807 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln1171_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_97, i5 0"   --->   Operation 808 'bitconcatenate' 'shl_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1171_226 = zext i13 %shl_ln1171_66"   --->   Operation 809 'zext' 'zext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (1.53ns)   --->   "%sub_ln1171_140 = sub i14 0, i14 %zext_ln1171_226"   --->   Operation 810 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%shl_ln1171_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_97, i4 0"   --->   Operation 811 'bitconcatenate' 'shl_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1171_227 = zext i12 %shl_ln1171_67"   --->   Operation 812 'zext' 'zext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (1.54ns)   --->   "%sub_ln1171_142 = sub i13 0, i13 %zext_ln1171_227"   --->   Operation 813 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [2/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 814 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/3] (2.45ns)   --->   "%mul_ln717_53 = mul i13 %zext_ln717_89, i13 27"   --->   Operation 815 'mul' 'mul_ln717_53' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln42_168 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_53, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'partselect' 'trunc_ln42_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln1171_231 = zext i8 %p_read_96"   --->   Operation 817 'zext' 'zext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln717_50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_96, i1 0"   --->   Operation 818 'bitconcatenate' 'shl_ln717_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln717_93 = zext i9 %shl_ln717_50"   --->   Operation 819 'zext' 'zext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [3/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 820 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [2/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 821 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln717_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_96, i3 0"   --->   Operation 822 'bitconcatenate' 'shl_ln717_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln717_95 = zext i11 %shl_ln717_51"   --->   Operation 823 'zext' 'zext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (1.48ns)   --->   "%add_ln717_37 = add i12 %zext_ln717_95, i12 %zext_ln717_93"   --->   Operation 824 'add' 'add_ln717_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln42_172 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_37, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'partselect' 'trunc_ln42_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (1.48ns)   --->   "%sub_ln1171_146 = sub i12 0, i12 %zext_ln717_95"   --->   Operation 826 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [2/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 827 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [2/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 828 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [2/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 829 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_146, i32 3, i32 11"   --->   Operation 830 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [2/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 831 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln717_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_95, i3 0"   --->   Operation 832 'bitconcatenate' 'shl_ln717_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln717_98 = zext i11 %shl_ln717_53"   --->   Operation 833 'zext' 'zext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln717_54 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_95, i1 0"   --->   Operation 834 'bitconcatenate' 'shl_ln717_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln717_99 = zext i9 %shl_ln717_54"   --->   Operation 835 'zext' 'zext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (1.48ns)   --->   "%add_ln717_38 = add i12 %zext_ln717_98, i12 %zext_ln717_99"   --->   Operation 836 'add' 'add_ln717_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln42_177 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_38, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'partselect' 'trunc_ln42_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [3/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 838 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [2/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 839 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [2/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 840 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [2/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 841 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1171_246 = zext i11 %shl_ln717_53"   --->   Operation 842 'zext' 'zext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (1.48ns)   --->   "%sub_ln1171_153 = sub i12 0, i12 %zext_ln717_98"   --->   Operation 843 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%shl_ln1171_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_95, i5 0"   --->   Operation 844 'bitconcatenate' 'shl_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln1171_247 = zext i13 %shl_ln1171_69"   --->   Operation 845 'zext' 'zext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (1.53ns)   --->   "%sub_ln1171_155 = sub i14 0, i14 %zext_ln1171_247"   --->   Operation 846 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [2/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 847 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/3] (2.45ns)   --->   "%mul_ln1171_129 = mul i14 %zext_ln1171_240, i14 37"   --->   Operation 848 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln42_181 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_129, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'partselect' 'trunc_ln42_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/3] (2.45ns)   --->   "%mul_ln1171_130 = mul i14 %zext_ln1171_240, i14 47"   --->   Operation 850 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln42_182 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_130, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'partselect' 'trunc_ln42_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 852 [1/1] (1.53ns)   --->   "%add_ln1171_17 = add i14 %zext_ln1171_247, i14 %zext_ln1171_246"   --->   Operation 852 'add' 'add_ln1171_17' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln42_183 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_17, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'partselect' 'trunc_ln42_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/3] (2.45ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_240, i14 50"   --->   Operation 854 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln42_184 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_131, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'partselect' 'trunc_ln42_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/3] (2.45ns)   --->   "%mul_ln1171_132 = mul i14 %zext_ln1171_240, i14 52"   --->   Operation 856 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln42_185 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_132, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'partselect' 'trunc_ln42_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [2/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 858 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [2/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 859 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln1171_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_94, i5 0"   --->   Operation 860 'bitconcatenate' 'shl_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln1171_252 = zext i13 %shl_ln1171_70"   --->   Operation 861 'zext' 'zext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%shl_ln1171_71 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_94, i1 0"   --->   Operation 862 'bitconcatenate' 'shl_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln1171_253 = zext i9 %shl_ln1171_71"   --->   Operation 863 'zext' 'zext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (1.53ns)   --->   "%add_ln1171_18 = add i14 %zext_ln1171_252, i14 %zext_ln1171_253"   --->   Operation 864 'add' 'add_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln42_186 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_18, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'partselect' 'trunc_ln42_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [2/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 866 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln717_100 = zext i8 %p_read_94"   --->   Operation 867 'zext' 'zext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [2/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 868 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/3] (2.45ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_248, i14 53"   --->   Operation 869 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln42_188 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_136, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'partselect' 'trunc_ln42_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_975 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_94, i3 0"   --->   Operation 871 'bitconcatenate' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln717_101 = zext i11 %mult_V_975"   --->   Operation 872 'zext' 'zext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln717_102 = zext i11 %mult_V_975"   --->   Operation 873 'zext' 'zext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (1.53ns)   --->   "%sub_ln717_57 = sub i13 %shl_ln1171_70, i13 %zext_ln717_101"   --->   Operation 874 'sub' 'sub_ln717_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_189 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_57, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'partselect' 'trunc_ln42_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [2/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 876 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [2/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 877 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (1.53ns)   --->   "%sub_ln1171_160 = sub i14 0, i14 %zext_ln1171_252"   --->   Operation 878 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_160, i32 3, i32 13"   --->   Operation 879 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [2/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 880 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (1.48ns)   --->   "%add_ln717_39 = add i12 %zext_ln717_102, i12 %zext_ln717_100"   --->   Operation 881 'add' 'add_ln717_39' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln42_192 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_39, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'partselect' 'trunc_ln42_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (1.53ns)   --->   "%add_ln1171_19 = add i14 %zext_ln1171_252, i14 %zext_ln1171_248"   --->   Operation 883 'add' 'add_ln1171_19' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln42_193 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_19, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'partselect' 'trunc_ln42_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [2/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 885 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1171_255 = zext i8 %p_read_93"   --->   Operation 886 'zext' 'zext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [2/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 887 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [2/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 888 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [3/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 889 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (1.36ns)   --->   "%add_ln712_220 = add i9 %zext_ln42_72, i9 %trunc_ln42_57"   --->   Operation 890 'add' 'add_ln712_220' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln712_157 = zext i6 %add_ln712_401"   --->   Operation 891 'zext' 'zext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (1.36ns)   --->   "%add_ln712_402 = add i9 %zext_ln712_157, i9 %trunc_ln42_138"   --->   Operation 892 'add' 'add_ln712_402' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (1.48ns)   --->   "%add_ln712_488 = add i12 %zext_ln717_102, i12 4000"   --->   Operation 893 'add' 'add_ln712_488' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i14 %sub_ln1171"   --->   Operation 894 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (1.52ns)   --->   "%sub_ln1171_1 = sub i15 %sext_ln1171, i15 %zext_ln1171_4"   --->   Operation 895 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_1, i32 3, i32 14"   --->   Operation 896 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_4, i15 32725"   --->   Operation 897 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 898 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 899 [1/3] (2.45ns)   --->   "%mul_ln1171_1 = mul i15 %zext_ln1171_4, i15 83"   --->   Operation 899 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_1, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 901 [2/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 901 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i13 %sub_ln1171_3"   --->   Operation 902 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i14 %sext_ln1171_6, i14 %zext_ln1171_10"   --->   Operation 903 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln717_120 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_4, i32 3, i32 13"   --->   Operation 904 'partselect' 'trunc_ln717_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/3] (2.45ns)   --->   "%mul_ln1171_3 = mul i15 %zext_ln1171_4, i15 122"   --->   Operation 905 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_3, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 907 [1/3] (2.45ns)   --->   "%mul_ln1171_4 = mul i14 %zext_ln1171_2, i14 35"   --->   Operation 907 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_4, i32 3, i32 13"   --->   Operation 908 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln717_3 = zext i9 %mult_V_23"   --->   Operation 909 'zext' 'zext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i11 %trunc_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/3] (2.45ns)   --->   "%mul_ln1171_5 = mul i13 %zext_ln1171_6, i13 8179"   --->   Operation 911 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln717_124 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_5, i32 3, i32 12"   --->   Operation 912 'partselect' 'trunc_ln717_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 913 [2/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 913 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i13 %sub_ln1171_7"   --->   Operation 914 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_122, i1 0"   --->   Operation 915 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln1171_19 = zext i9 %shl_ln1171_7"   --->   Operation 916 'zext' 'zext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln1171_21 = zext i9 %shl_ln1171_7"   --->   Operation 917 'zext' 'zext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (1.53ns)   --->   "%sub_ln1171_8 = sub i14 %sext_ln1171_7, i14 %zext_ln1171_21"   --->   Operation 918 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln717_125 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_8, i32 3, i32 13"   --->   Operation 919 'partselect' 'trunc_ln717_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i10 %mult_V_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/3] (2.45ns)   --->   "%mul_ln1171_6 = mul i14 %zext_ln1171_16, i14 16361"   --->   Operation 921 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln717_126 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_6, i32 3, i32 13"   --->   Operation 922 'partselect' 'trunc_ln717_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (1.54ns)   --->   "%sub_ln1171_9 = sub i13 %zext_ln1171_19, i13 %zext_ln717_4"   --->   Operation 923 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln717_127 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_9, i32 3, i32 12"   --->   Operation 924 'partselect' 'trunc_ln717_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_122, i6 0"   --->   Operation 925 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln1171_23 = zext i14 %shl_ln1171_9"   --->   Operation 926 'zext' 'zext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (1.52ns)   --->   "%sub_ln1171_11 = sub i15 0, i15 %zext_ln1171_23"   --->   Operation 927 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln1171_25 = zext i10 %mult_V_60"   --->   Operation 928 'zext' 'zext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/3] (2.45ns)   --->   "%mul_ln1171_7 = mul i14 %zext_ln1171_16, i14 16358"   --->   Operation 929 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln717_131 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_7, i32 3, i32 13"   --->   Operation 930 'partselect' 'trunc_ln717_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln1171_28 = zext i8 %p_read_121"   --->   Operation 931 'zext' 'zext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_121, i3 0"   --->   Operation 932 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln1171_29 = zext i11 %tmp_2"   --->   Operation 933 'zext' 'zext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 934 [1/1] (1.48ns)   --->   "%sub_ln1171_164 = sub i12 %zext_ln1171_28, i12 %zext_ln1171_29"   --->   Operation 934 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln717_132 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_164, i32 3, i32 11"   --->   Operation 935 'partselect' 'trunc_ln717_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/3] (2.45ns)   --->   "%mul_ln717_2 = mul i13 %zext_ln1171_27, i13 23"   --->   Operation 936 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_2, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (1.48ns)   --->   "%sub_ln1171_13 = sub i12 0, i12 %zext_ln1171_29"   --->   Operation 938 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (1.48ns)   --->   "%add_ln717_1 = add i12 %zext_ln1171_29, i12 %zext_ln1171_28"   --->   Operation 939 'add' 'add_ln717_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_1, i32 3, i32 11"   --->   Operation 940 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/3] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %zext_ln1171_26, i14 55"   --->   Operation 941 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_8, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 943 [1/3] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %zext_ln1171_26, i14 41"   --->   Operation 943 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_9, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [1/3] (2.45ns)   --->   "%mul_ln1171_10 = mul i13 %zext_ln1171_27, i13 8179"   --->   Operation 945 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln717_134 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_10, i32 3, i32 12"   --->   Operation 946 'partselect' 'trunc_ln717_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 947 [1/3] (2.45ns)   --->   "%mul_ln717_3 = mul i13 %zext_ln1171_27, i13 26"   --->   Operation 947 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_3, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_121, i6 0"   --->   Operation 949 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1171_30 = zext i14 %shl_ln1171_6"   --->   Operation 950 'zext' 'zext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_121, i1 0"   --->   Operation 951 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln1171_31 = zext i9 %shl_ln1171_8"   --->   Operation 952 'zext' 'zext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln1171_32 = zext i9 %shl_ln1171_8"   --->   Operation 953 'zext' 'zext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 954 [1/1] (1.52ns)   --->   "%sub_ln1171_15 = sub i15 %zext_ln1171_32, i15 %zext_ln1171_30"   --->   Operation 954 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln717_135 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_15, i32 3, i32 14"   --->   Operation 955 'partselect' 'trunc_ln717_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (1.48ns)   --->   "%sub_ln1171_16 = sub i12 %zext_ln1171_31, i12 %zext_ln1171_29"   --->   Operation 956 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln717_136 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_16, i32 3, i32 11"   --->   Operation 957 'partselect' 'trunc_ln717_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 958 [1/3] (2.45ns)   --->   "%mul_ln717_4 = mul i13 %zext_ln1171_27, i13 27"   --->   Operation 958 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_4, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 960 [1/3] (2.45ns)   --->   "%mul_ln1171_11 = mul i14 %zext_ln1171_26, i14 61"   --->   Operation 960 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_11, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 962 [1/3] (2.45ns)   --->   "%mul_ln1171_12 = mul i14 %zext_ln1171_26, i14 16363"   --->   Operation 962 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln717_137 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_12, i32 3, i32 13"   --->   Operation 963 'partselect' 'trunc_ln717_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (1.48ns)   --->   "%sub_ln717_5 = sub i12 %zext_ln1171_29, i12 %zext_ln1171_28"   --->   Operation 964 'sub' 'sub_ln717_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln717_138 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_5, i32 3, i32 11"   --->   Operation 965 'partselect' 'trunc_ln717_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 966 [1/3] (2.45ns)   --->   "%mul_ln717_5 = mul i13 %zext_ln1171_27, i13 21"   --->   Operation 966 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_5, i32 3, i32 12"   --->   Operation 967 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1171_35 = zext i8 %p_read_120"   --->   Operation 968 'zext' 'zext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [2/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 969 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 970 [1/3] (2.45ns)   --->   "%mul_ln1171_14 = mul i14 %zext_ln1171_36, i14 37"   --->   Operation 970 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_14, i32 3, i32 13"   --->   Operation 971 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_120, i6 0"   --->   Operation 972 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1171_38 = zext i14 %shl_ln1171_2"   --->   Operation 973 'zext' 'zext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_120, i1 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln1171_39 = zext i9 %shl_ln1171_10"   --->   Operation 975 'zext' 'zext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln1171_40 = zext i9 %shl_ln1171_10"   --->   Operation 976 'zext' 'zext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (1.52ns)   --->   "%sub_ln1171_17 = sub i15 %zext_ln1171_40, i15 %zext_ln1171_38"   --->   Operation 977 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln717_139 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_17, i32 3, i32 14"   --->   Operation 978 'partselect' 'trunc_ln717_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_120, i7 0"   --->   Operation 979 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln1171_41 = zext i15 %shl_ln1171_11"   --->   Operation 980 'zext' 'zext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_120, i3 0"   --->   Operation 981 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln1171_42 = zext i11 %shl_ln1171_12"   --->   Operation 982 'zext' 'zext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln1171_43 = zext i11 %shl_ln1171_12"   --->   Operation 983 'zext' 'zext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (1.53ns)   --->   "%sub_ln1171_18 = sub i16 %zext_ln1171_42, i16 %zext_ln1171_41"   --->   Operation 984 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_18, i32 3, i32 15"   --->   Operation 985 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln717_8 = zext i11 %shl_ln1171_12"   --->   Operation 986 'zext' 'zext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (1.48ns)   --->   "%sub_ln717_6 = sub i12 %zext_ln717_8, i12 %zext_ln1171_33"   --->   Operation 987 'sub' 'sub_ln717_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln717_140 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_6, i32 3, i32 11"   --->   Operation 988 'partselect' 'trunc_ln717_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln717_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_120, i4 0"   --->   Operation 989 'bitconcatenate' 'shl_ln717_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln717_9 = zext i12 %shl_ln717_9"   --->   Operation 990 'zext' 'zext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (1.54ns)   --->   "%add_ln717_2 = add i13 %zext_ln717_9, i13 %zext_ln1171_39"   --->   Operation 991 'add' 'add_ln717_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_2, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 992 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_120, i5 0"   --->   Operation 993 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln1171_44 = zext i13 %shl_ln1171_13"   --->   Operation 994 'zext' 'zext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (1.53ns)   --->   "%add_ln1171_2 = add i14 %zext_ln1171_44, i14 %zext_ln1171_43"   --->   Operation 995 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_2, i32 3, i32 13"   --->   Operation 996 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [2/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 997 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 998 [1/1] (1.30ns)   --->   "%sub_ln1171_19 = sub i9 0, i9 %zext_ln1171_35"   --->   Operation 998 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln717_141 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_19, i32 3, i32 8"   --->   Operation 999 'partselect' 'trunc_ln717_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1000 [1/3] (2.45ns)   --->   "%mul_ln1171_16 = mul i14 %zext_ln1171_36, i14 59"   --->   Operation 1000 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_16, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1001 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1002 [2/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 1002 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1003 [1/3] (2.45ns)   --->   "%mul_ln1171_18 = mul i14 %zext_ln1171_36, i14 35"   --->   Operation 1003 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_18, i32 3, i32 13"   --->   Operation 1004 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1171_45 = zext i12 %shl_ln717_9"   --->   Operation 1005 'zext' 'zext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (1.54ns)   --->   "%sub_ln1171_20 = sub i13 %zext_ln1171_39, i13 %zext_ln717_9"   --->   Operation 1006 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln717_142 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_20, i32 3, i32 12"   --->   Operation 1007 'partselect' 'trunc_ln717_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (1.52ns)   --->   "%sub_ln1171_21 = sub i15 %zext_ln1171_45, i15 %zext_ln1171_38"   --->   Operation 1008 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln717_143 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_21, i32 3, i32 14"   --->   Operation 1009 'partselect' 'trunc_ln717_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1010 [1/3] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %zext_ln1171_36, i14 16361"   --->   Operation 1010 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln717_144 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_20, i32 3, i32 13"   --->   Operation 1011 'partselect' 'trunc_ln717_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (1.52ns)   --->   "%sub_ln1171_22 = sub i15 0, i15 %zext_ln1171_38"   --->   Operation 1012 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln717_145 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14"   --->   Operation 1013 'partselect' 'trunc_ln717_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1014 [1/3] (2.45ns)   --->   "%mul_ln717_7 = mul i13 %zext_ln1171_34, i13 29"   --->   Operation 1014 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_7, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1015 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln1171_46 = zext i8 %p_read_119"   --->   Operation 1016 'zext' 'zext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_119, i5 0"   --->   Operation 1017 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln1171_50 = zext i13 %tmp_3"   --->   Operation 1018 'zext' 'zext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (1.53ns)   --->   "%sub_ln1171_165 = sub i14 %zext_ln1171_49, i14 %zext_ln1171_50"   --->   Operation 1019 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln717_146 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_165, i32 3, i32 13"   --->   Operation 1020 'partselect' 'trunc_ln717_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/3] (2.45ns)   --->   "%mul_ln1171_21 = mul i13 %zext_ln1171_48, i13 8179"   --->   Operation 1021 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln717_147 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_21, i32 3, i32 12"   --->   Operation 1022 'partselect' 'trunc_ln717_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (1.53ns)   --->   "%sub_ln1171_23 = sub i14 0, i14 %zext_ln1171_50"   --->   Operation 1023 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln717_149 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_23, i32 3, i32 13"   --->   Operation 1024 'partselect' 'trunc_ln717_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [2/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 1025 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/3] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %zext_ln1171_49, i14 38"   --->   Operation 1026 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_24, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1027 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln1171_53 = zext i11 %shl_ln1171_14"   --->   Operation 1028 'zext' 'zext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (1.53ns)   --->   "%sub_ln1171_24 = sub i14 %zext_ln1171_53, i14 %zext_ln1171_50"   --->   Operation 1029 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln717_150 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_24, i32 3, i32 13"   --->   Operation 1030 'partselect' 'trunc_ln717_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_119, i1 0"   --->   Operation 1031 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln1171_54 = zext i9 %shl_ln1171_15"   --->   Operation 1032 'zext' 'zext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln1171_55 = zext i9 %shl_ln1171_15"   --->   Operation 1033 'zext' 'zext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (1.48ns)   --->   "%sub_ln1171_25 = sub i12 %zext_ln1171_55, i12 %zext_ln1171_52"   --->   Operation 1034 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln717_151 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_25, i32 3, i32 11"   --->   Operation 1035 'partselect' 'trunc_ln717_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i12 %sub_ln1171_26"   --->   Operation 1036 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (1.54ns)   --->   "%sub_ln1171_27 = sub i13 %sext_ln1171_10, i13 %zext_ln1171_54"   --->   Operation 1037 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln717_153 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_27, i32 3, i32 12"   --->   Operation 1038 'partselect' 'trunc_ln717_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (1.48ns)   --->   "%add_ln717_4 = add i12 %zext_ln1171_52, i12 %zext_ln1171_46"   --->   Operation 1039 'add' 'add_ln717_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_4, i32 3, i32 11"   --->   Operation 1040 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/3] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %zext_ln1171_49, i14 16365"   --->   Operation 1041 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln717_154 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_26, i32 3, i32 13"   --->   Operation 1042 'partselect' 'trunc_ln717_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (1.48ns)   --->   "%sub_ln1171_167 = sub i12 %zext_ln1171_46, i12 %zext_ln1171_52"   --->   Operation 1043 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln717_155 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_167, i32 3, i32 11"   --->   Operation 1044 'partselect' 'trunc_ln717_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/3] (2.45ns)   --->   "%mul_ln717_8 = mul i13 %zext_ln1171_5, i13 27"   --->   Operation 1045 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1046 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1047 [1/3] (2.45ns)   --->   "%mul_ln1171_27 = mul i14 %zext_ln1171_56, i14 16365"   --->   Operation 1047 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln717_156 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_27, i32 3, i32 13"   --->   Operation 1048 'partselect' 'trunc_ln717_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/3] (2.45ns)   --->   "%mul_ln717_9 = mul i13 %zext_ln1171_5, i13 25"   --->   Operation 1049 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_9, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1050 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1051 [1/3] (2.45ns)   --->   "%mul_ln1171_28 = mul i14 %zext_ln1171_56, i14 37"   --->   Operation 1051 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_28, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1052 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i7 %trunc_ln717_157"   --->   Operation 1053 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1171_58 = zext i8 %p_read_117"   --->   Operation 1054 'zext' 'zext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1171_59 = zext i8 %p_read_117"   --->   Operation 1055 'zext' 'zext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_117, i2 0"   --->   Operation 1056 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln717_15 = zext i10 %shl_ln717_4"   --->   Operation 1057 'zext' 'zext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1058 [1/1] (1.41ns)   --->   "%add_ln717_5 = add i11 %zext_ln717_15, i11 %zext_ln1171_59"   --->   Operation 1058 'add' 'add_ln717_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_5, i32 3, i32 10"   --->   Operation 1059 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln717_16 = zext i8 %mult_V_197"   --->   Operation 1060 'zext' 'zext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1061 [1/3] (2.45ns)   --->   "%mul_ln1171_29 = mul i14 %zext_ln1171_62, i14 16359"   --->   Operation 1061 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln717_158 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_29, i32 3, i32 13"   --->   Operation 1062 'partselect' 'trunc_ln717_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_117, i5 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1171_63 = zext i13 %shl_ln1171_17"   --->   Operation 1064 'zext' 'zext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln1171_64 = zext i10 %shl_ln717_4"   --->   Operation 1065 'zext' 'zext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1066 [1/1] (1.53ns)   --->   "%add_ln1171_3 = add i14 %zext_ln1171_63, i14 %zext_ln1171_64"   --->   Operation 1066 'add' 'add_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_3, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1067 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/3] (2.45ns)   --->   "%mul_ln717_10 = mul i13 %zext_ln1171_61, i13 22"   --->   Operation 1068 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_10, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1069 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1070 [1/3] (2.45ns)   --->   "%mul_ln1171_30 = mul i14 %zext_ln1171_62, i14 53"   --->   Operation 1070 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_30, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1071 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/3] (2.45ns)   --->   "%mul_ln717_11 = mul i13 %zext_ln1171_61, i13 23"   --->   Operation 1072 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1073 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [1/3] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %zext_ln1171_60, i15 32715"   --->   Operation 1074 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln717_159 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14"   --->   Operation 1075 'partselect' 'trunc_ln717_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i13 %sub_ln1171_29"   --->   Operation 1076 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (1.53ns)   --->   "%sub_ln1171_30 = sub i14 %sext_ln1171_11, i14 %zext_ln1171_64"   --->   Operation 1077 'sub' 'sub_ln1171_30' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln717_160 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_30, i32 3, i32 13"   --->   Operation 1078 'partselect' 'trunc_ln717_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_117, i3 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln1171_65 = zext i11 %shl_ln1171_18"   --->   Operation 1080 'zext' 'zext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1081 [1/1] (1.53ns)   --->   "%sub_ln1171_31 = sub i14 %zext_ln1171_65, i14 %zext_ln1171_63"   --->   Operation 1081 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln717_161 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_31, i32 3, i32 13"   --->   Operation 1082 'partselect' 'trunc_ln717_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln717_10 = sext i11 %trunc_ln717_162"   --->   Operation 1083 'sext' 'sext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln42_42 = zext i6 %mult_V_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1084 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_116, i3 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln717_19 = zext i11 %shl_ln717_8"   --->   Operation 1086 'zext' 'zext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%shl_ln717_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_116, i1 0"   --->   Operation 1087 'bitconcatenate' 'shl_ln717_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln717_20 = zext i9 %shl_ln717_10"   --->   Operation 1088 'zext' 'zext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (1.48ns)   --->   "%sub_ln717_9 = sub i12 %zext_ln717_19, i12 %zext_ln717_20"   --->   Operation 1089 'sub' 'sub_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_9, i32 3, i32 11"   --->   Operation 1090 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln42_44 = zext i8 %trunc_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1091 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (1.54ns)   --->   "%add_ln717_7 = add i13 %zext_ln1171_71, i13 %zext_ln1171_67"   --->   Operation 1092 'add' 'add_ln717_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_7, i32 3, i32 12"   --->   Operation 1093 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1094 [1/3] (2.45ns)   --->   "%mul_ln1171_32 = mul i14 %zext_ln1171_70, i14 39"   --->   Operation 1094 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_32, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1095 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln42_46 = zext i5 %mult_V_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1096 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/3] (2.45ns)   --->   "%mul_ln1171_33 = mul i13 %zext_ln1171_67, i13 8179"   --->   Operation 1097 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln717_165 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_33, i32 3, i32 12"   --->   Operation 1098 'partselect' 'trunc_ln717_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1099 [1/3] (2.45ns)   --->   "%mul_ln1171_34 = mul i14 %zext_ln1171_70, i14 55"   --->   Operation 1099 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_34, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1100 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [1/3] (2.45ns)   --->   "%mul_ln1171_35 = mul i14 %zext_ln1171_70, i14 43"   --->   Operation 1101 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_35, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1102 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1103 [2/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 1103 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1104 [1/3] (2.45ns)   --->   "%mul_ln1171_37 = mul i14 %zext_ln1171_70, i14 49"   --->   Operation 1104 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_37, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1105 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1106 [1/3] (2.45ns)   --->   "%mul_ln1171_38 = mul i15 %zext_ln1171_69, i15 32731"   --->   Operation 1106 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_38, i32 3, i32 14"   --->   Operation 1107 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1108 [1/3] (2.45ns)   --->   "%mul_ln1171_39 = mul i15 %zext_ln1171_69, i15 32730"   --->   Operation 1108 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_39, i32 3, i32 14"   --->   Operation 1109 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1110 [2/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 1110 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/3] (2.45ns)   --->   "%mul_ln1171_41 = mul i14 %zext_ln1171_70, i14 58"   --->   Operation 1111 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_41, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1112 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/3] (2.45ns)   --->   "%mul_ln717_12 = mul i13 %zext_ln1171_67, i13 19"   --->   Operation 1113 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_12, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1114 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (1.54ns)   --->   "%sub_ln1171_168 = sub i13 %zext_ln1171_67, i13 %zext_ln1171_71"   --->   Operation 1115 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_168, i32 3, i32 12"   --->   Operation 1116 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [2/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 1117 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln717_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_116, i5 0"   --->   Operation 1118 'bitconcatenate' 'shl_ln717_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (1.53ns)   --->   "%sub_ln717_10 = sub i13 %shl_ln717_12, i13 %zext_ln1171_67"   --->   Operation 1119 'sub' 'sub_ln717_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_10, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1120 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln42_54 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1121 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln42_56 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1122 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln42_57 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1123 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln42_59 = zext i8 %p_read_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1124 'zext' 'zext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln717_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_115, i2 0"   --->   Operation 1125 'bitconcatenate' 'shl_ln717_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln717_25 = zext i10 %shl_ln717_14"   --->   Operation 1126 'zext' 'zext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln717_26 = zext i10 %shl_ln717_14"   --->   Operation 1127 'zext' 'zext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (1.54ns)   --->   "%add_ln717_8 = add i13 %zext_ln717_24, i13 %zext_ln717_25"   --->   Operation 1128 'add' 'add_ln717_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_8, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1129 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i11 %shl_ln1171_22"   --->   Operation 1130 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln717_12 = sext i10 %trunc_ln717_171"   --->   Operation 1131 'sext' 'sext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%shl_ln717_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_115, i5 0"   --->   Operation 1132 'bitconcatenate' 'shl_ln717_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln717_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_115, i1 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln717_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln717_27 = zext i9 %shl_ln717_16"   --->   Operation 1134 'zext' 'zext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln717_28 = zext i9 %shl_ln717_16"   --->   Operation 1135 'zext' 'zext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (1.53ns)   --->   "%sub_ln717_11 = sub i13 %shl_ln717_15, i13 %zext_ln717_27"   --->   Operation 1136 'sub' 'sub_ln717_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1137 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln42_61 = zext i9 %trunc_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1138 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1139 [1/3] (2.45ns)   --->   "%mul_ln717_16 = mul i12 %zext_ln42_55, i12 11"   --->   Operation 1139 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_16, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1140 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln1171_77 = zext i13 %shl_ln717_15"   --->   Operation 1141 'zext' 'zext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (1.53ns)   --->   "%add_ln1171_4 = add i14 %zext_ln1171_77, i14 %zext_ln1171_75"   --->   Operation 1142 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_4, i32 3, i32 13"   --->   Operation 1143 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (1.53ns)   --->   "%add_ln1171_5 = add i14 %zext_ln1171_77, i14 %zext_ln42_57"   --->   Operation 1144 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_5, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1145 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (1.54ns)   --->   "%sub_ln717_12 = sub i13 %zext_ln717_24, i13 %zext_ln717_25"   --->   Operation 1146 'sub' 'sub_ln717_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_12, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1147 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (1.30ns)   --->   "%sub_ln1171_39 = sub i9 0, i9 %zext_ln42_56"   --->   Operation 1148 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln717_172 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_39, i32 3, i32 8"   --->   Operation 1149 'partselect' 'trunc_ln717_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (1.48ns)   --->   "%add_ln717_9 = add i12 %zext_ln1171_76, i12 %zext_ln717_28"   --->   Operation 1150 'add' 'add_ln717_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_9, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1151 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (1.41ns)   --->   "%sub_ln717_13 = sub i11 %zext_ln717_26, i11 %zext_ln42_59"   --->   Operation 1152 'sub' 'sub_ln717_13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln717_173 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_13, i32 3, i32 10"   --->   Operation 1153 'partselect' 'trunc_ln717_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (1.41ns)   --->   "%add_ln717_10 = add i11 %zext_ln717_26, i11 %zext_ln42_59"   --->   Operation 1154 'add' 'add_ln717_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_10, i32 3, i32 10"   --->   Operation 1155 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i9 %trunc_ln717_174"   --->   Operation 1156 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i13 %sub_ln1171_40"   --->   Operation 1157 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (1.53ns)   --->   "%sub_ln1171_41 = sub i14 %sext_ln1171_14, i14 %zext_ln42_57"   --->   Operation 1158 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln717_175 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_41, i32 3, i32 13"   --->   Operation 1159 'partselect' 'trunc_ln717_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1160 [1/3] (2.45ns)   --->   "%mul_ln1171_43 = mul i13 %zext_ln42_58, i13 8181"   --->   Operation 1160 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_43, i32 3, i32 12"   --->   Operation 1161 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (1.41ns)   --->   "%sub_ln1171_170 = sub i11 %zext_ln42_59, i11 %zext_ln717_26"   --->   Operation 1162 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_170, i32 3, i32 10"   --->   Operation 1163 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (1.48ns)   --->   "%sub_ln1171_42 = sub i12 %zext_ln717_28, i12 %zext_ln1171_76"   --->   Operation 1164 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln717_178 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_42, i32 3, i32 11"   --->   Operation 1165 'partselect' 'trunc_ln717_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln717_14 = sext i9 %trunc_ln717_178"   --->   Operation 1166 'sext' 'sext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (1.53ns)   --->   "%sub_ln717_14 = sub i13 %shl_ln717_15, i13 %zext_ln717_25"   --->   Operation 1167 'sub' 'sub_ln717_14' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_14, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1168 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1169 [1/3] (2.45ns)   --->   "%mul_ln717_17 = mul i13 %zext_ln42_58, i13 29"   --->   Operation 1169 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_17, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1170 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read_114"   --->   Operation 1171 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln717_31 = zext i8 %p_read_114"   --->   Operation 1172 'zext' 'zext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%shl_ln717_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_114, i5 0"   --->   Operation 1173 'bitconcatenate' 'shl_ln717_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%shl_ln717_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_114, i2 0"   --->   Operation 1174 'bitconcatenate' 'shl_ln717_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln717_32 = zext i10 %shl_ln717_18"   --->   Operation 1175 'zext' 'zext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln717_33 = zext i10 %shl_ln717_18"   --->   Operation 1176 'zext' 'zext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (1.53ns)   --->   "%sub_ln717_15 = sub i13 %shl_ln717_17, i13 %zext_ln717_32"   --->   Operation 1177 'sub' 'sub_ln717_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_15, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1178 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (1.54ns)   --->   "%add_ln717_11 = add i13 %zext_ln717_34, i13 %zext_ln1171_80"   --->   Operation 1179 'add' 'add_ln717_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_11, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1180 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (1.30ns)   --->   "%sub_ln1171_43 = sub i9 0, i9 %zext_ln1171_81"   --->   Operation 1181 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_43, i32 3, i32 8"   --->   Operation 1182 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln717_15 = sext i10 %trunc_ln717_180"   --->   Operation 1183 'sext' 'sext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%shl_ln717_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_114, i3 0"   --->   Operation 1184 'bitconcatenate' 'shl_ln717_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln717_35 = zext i11 %shl_ln717_20"   --->   Operation 1185 'zext' 'zext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln717_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_114, i1 0"   --->   Operation 1186 'bitconcatenate' 'shl_ln717_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln717_36 = zext i9 %shl_ln717_21"   --->   Operation 1187 'zext' 'zext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (1.48ns)   --->   "%add_ln717_12 = add i12 %zext_ln717_35, i12 %zext_ln717_36"   --->   Operation 1188 'add' 'add_ln717_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_12, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1189 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1190 [1/3] (2.45ns)   --->   "%mul_ln1171_45 = mul i14 %zext_ln1171_79, i14 16361"   --->   Operation 1190 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln717_181 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_45, i32 3, i32 13"   --->   Operation 1191 'partselect' 'trunc_ln717_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln1171_82 = zext i13 %shl_ln717_17"   --->   Operation 1192 'zext' 'zext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i10 %shl_ln717_18"   --->   Operation 1193 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (1.53ns)   --->   "%sub_ln1171_44 = sub i14 %zext_ln1171_83, i14 %zext_ln1171_82"   --->   Operation 1194 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln717_182 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_44, i32 3, i32 13"   --->   Operation 1195 'partselect' 'trunc_ln717_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln1171_84 = zext i9 %shl_ln717_21"   --->   Operation 1196 'zext' 'zext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (1.54ns)   --->   "%sub_ln1171_45 = sub i13 %zext_ln1171_84, i13 %zext_ln717_34"   --->   Operation 1197 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_45, i32 3, i32 12"   --->   Operation 1198 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (1.54ns)   --->   "%sub_ln717_16 = sub i13 %zext_ln717_34, i13 %zext_ln1171_80"   --->   Operation 1199 'sub' 'sub_ln717_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_16, i32 3, i32 12"   --->   Operation 1200 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1201 [1/3] (2.45ns)   --->   "%mul_ln717_18 = mul i13 %zext_ln1171_80, i13 27"   --->   Operation 1201 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_18, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1202 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1203 [1/3] (2.45ns)   --->   "%mul_ln1171_46 = mul i14 %zext_ln1171_79, i14 43"   --->   Operation 1203 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_46, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1204 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1205 [1/3] (2.45ns)   --->   "%mul_ln1171_47 = mul i14 %zext_ln1171_79, i14 16365"   --->   Operation 1205 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_47, i32 3, i32 13"   --->   Operation 1206 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (1.41ns)   --->   "%sub_ln717_17 = sub i11 %zext_ln717_33, i11 %zext_ln717_31"   --->   Operation 1207 'sub' 'sub_ln717_17' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_17, i32 3, i32 10"   --->   Operation 1208 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [2/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 1209 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1210 [1/3] (2.45ns)   --->   "%mul_ln717_20 = mul i13 %zext_ln1171_80, i13 23"   --->   Operation 1210 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1211 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i13 %sub_ln1171_46"   --->   Operation 1212 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (1.53ns)   --->   "%sub_ln1171_47 = sub i14 %sext_ln1171_15, i14 %zext_ln1171_83"   --->   Operation 1213 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_47, i32 3, i32 13"   --->   Operation 1214 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (1.54ns)   --->   "%sub_ln1171_171 = sub i13 %zext_ln1171_80, i13 %zext_ln717_34"   --->   Operation 1215 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_171, i32 3, i32 12"   --->   Operation 1216 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln1171_86 = zext i8 %p_read_113"   --->   Operation 1217 'zext' 'zext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i14 %sub_ln1171_48"   --->   Operation 1218 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (1.52ns)   --->   "%sub_ln1171_49 = sub i15 %sext_ln1171_16, i15 %zext_ln1171_88"   --->   Operation 1219 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_49, i32 3, i32 14"   --->   Operation 1220 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i12 %sub_ln1171_50"   --->   Operation 1221 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln1171_92 = zext i9 %shl_ln1171_25"   --->   Operation 1222 'zext' 'zext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (1.54ns)   --->   "%sub_ln1171_51 = sub i13 %sext_ln1171_17, i13 %zext_ln1171_92"   --->   Operation 1223 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_51, i32 3, i32 12"   --->   Operation 1224 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/3] (2.45ns)   --->   "%mul_ln1171_48 = mul i14 %zext_ln1171_85, i14 16362"   --->   Operation 1225 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln717_190 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_48, i32 3, i32 13"   --->   Operation 1226 'partselect' 'trunc_ln717_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/3] (2.45ns)   --->   "%mul_ln717_21 = mul i12 %zext_ln717_39, i12 11"   --->   Operation 1227 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_21, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1228 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%shl_ln717_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_113, i4 0"   --->   Operation 1229 'bitconcatenate' 'shl_ln717_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln717_40 = zext i12 %shl_ln717_22"   --->   Operation 1230 'zext' 'zext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1231 [1/1] (1.54ns)   --->   "%sub_ln717_18 = sub i13 %zext_ln717_40, i13 %zext_ln1171_92"   --->   Operation 1231 'sub' 'sub_ln717_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_18, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1232 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln42_80 = zext i9 %trunc_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1233 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1234 [1/3] (2.45ns)   --->   "%mul_ln1171_49 = mul i15 %zext_ln1171_88, i15 32724"   --->   Operation 1234 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.00ns)   --->   "%trunc_ln717_192 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_49, i32 3, i32 14"   --->   Operation 1235 'partselect' 'trunc_ln717_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1236 [1/3] (2.45ns)   --->   "%mul_ln717_22 = mul i13 %zext_ln1171_89, i13 27"   --->   Operation 1236 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1237 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1238 [1/3] (2.45ns)   --->   "%mul_ln717_23 = mul i13 %zext_ln1171_89, i13 25"   --->   Operation 1238 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_23, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1239 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (1.30ns)   --->   "%sub_ln1171_53 = sub i9 0, i9 %zext_ln1171_86"   --->   Operation 1240 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_53, i32 3, i32 8"   --->   Operation 1241 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/3] (2.45ns)   --->   "%mul_ln1171_50 = mul i14 %zext_ln1171_85, i14 16361"   --->   Operation 1242 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_50, i32 3, i32 13"   --->   Operation 1243 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln1171_97 = zext i8 %p_read_112"   --->   Operation 1244 'zext' 'zext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln717_43 = zext i8 %p_read_112"   --->   Operation 1245 'zext' 'zext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_112, i5 0"   --->   Operation 1246 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln1171_99 = zext i13 %shl_ln1171_27"   --->   Operation 1247 'zext' 'zext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1248 [1/1] (1.53ns)   --->   "%sub_ln1171_54 = sub i14 0, i14 %zext_ln1171_99"   --->   Operation 1248 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_112, i1 0"   --->   Operation 1249 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln1171_100 = zext i9 %shl_ln1171_28"   --->   Operation 1250 'zext' 'zext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_388 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_112, i2 0"   --->   Operation 1251 'bitconcatenate' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln717_45 = zext i10 %mult_V_388"   --->   Operation 1252 'zext' 'zext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/3] (2.45ns)   --->   "%mul_ln1171_51 = mul i15 %zext_ln1171_96, i15 32729"   --->   Operation 1253 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln717_198 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_51, i32 3, i32 14"   --->   Operation 1254 'partselect' 'trunc_ln717_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i13 %sub_ln1171_56"   --->   Operation 1255 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln1171_102 = zext i10 %mult_V_388"   --->   Operation 1256 'zext' 'zext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (1.53ns)   --->   "%sub_ln1171_57 = sub i14 %sext_ln1171_19, i14 %zext_ln1171_102"   --->   Operation 1257 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_57, i32 3, i32 13"   --->   Operation 1258 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (1.53ns)   --->   "%add_ln1171_7 = add i14 %zext_ln1171_99, i14 %zext_ln1171_94"   --->   Operation 1259 'add' 'add_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_7, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1260 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (1.41ns)   --->   "%add_ln717_16 = add i11 %zext_ln717_45, i11 %zext_ln717_43"   --->   Operation 1261 'add' 'add_ln717_16' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_16, i32 3, i32 10"   --->   Operation 1262 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln717_46 = zext i8 %mult_V_393"   --->   Operation 1263 'zext' 'zext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/3] (2.45ns)   --->   "%mul_ln717_24 = mul i13 %zext_ln1171_98, i13 29"   --->   Operation 1264 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_24, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1265 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/3] (2.45ns)   --->   "%mul_ln1171_52 = mul i14 %zext_ln1171_94, i14 16357"   --->   Operation 1266 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_52, i32 3, i32 13"   --->   Operation 1267 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (1.53ns)   --->   "%sub_ln1171_58 = sub i14 %sext_ln1171_19, i14 %zext_ln1171_94"   --->   Operation 1268 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_58, i32 3, i32 13"   --->   Operation 1269 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1270 [1/1] (1.54ns)   --->   "%sub_ln1171_59 = sub i13 %zext_ln1171_100, i13 %zext_ln717_44"   --->   Operation 1270 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_59, i32 3, i32 12"   --->   Operation 1271 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [1/1] (1.41ns)   --->   "%sub_ln717_21 = sub i11 %zext_ln717_45, i11 %zext_ln717_43"   --->   Operation 1272 'sub' 'sub_ln717_21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_21, i32 3, i32 10"   --->   Operation 1273 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (1.53ns)   --->   "%sub_ln717_22 = sub i13 %shl_ln1171_27, i13 %zext_ln1171_100"   --->   Operation 1274 'sub' 'sub_ln717_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_22, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1275 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (1.30ns)   --->   "%sub_ln1171_60 = sub i9 0, i9 %zext_ln1171_97"   --->   Operation 1276 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_60, i32 3, i32 8"   --->   Operation 1277 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln717_24 = sext i6 %trunc_ln717_204"   --->   Operation 1278 'sext' 'sext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln42_89 = zext i9 %trunc_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1279 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1280 [1/3] (2.45ns)   --->   "%mul_ln1171_54 = mul i14 %zext_ln1171_94, i14 16359"   --->   Operation 1280 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_54, i32 3, i32 13"   --->   Operation 1281 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln42_90 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1282 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln42_91 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1283 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln42_92 = zext i8 %p_read_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1284 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln717_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_111, i3 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln717_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln717_48 = zext i11 %shl_ln717_24"   --->   Operation 1286 'zext' 'zext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (1.48ns)   --->   "%add_ln717_17 = add i12 %zext_ln717_48, i12 %zext_ln42_91"   --->   Operation 1287 'add' 'add_ln717_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_17, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1288 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln42_97 = zext i9 %trunc_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1289 'zext' 'zext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln42_98 = zext i10 %trunc_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1290 'zext' 'zext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (1.48ns)   --->   "%sub_ln717_23 = sub i12 %zext_ln717_48, i12 %zext_ln42_91"   --->   Operation 1291 'sub' 'sub_ln717_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1292 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_23, i32 3, i32 11"   --->   Operation 1292 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln717_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_111, i5 0"   --->   Operation 1293 'bitconcatenate' 'shl_ln717_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "%shl_ln717_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_111, i2 0"   --->   Operation 1294 'bitconcatenate' 'shl_ln717_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln717_50 = zext i10 %shl_ln717_26"   --->   Operation 1295 'zext' 'zext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1296 [1/1] (1.53ns)   --->   "%sub_ln717_24 = sub i13 %shl_ln717_25, i13 %zext_ln717_50"   --->   Operation 1296 'sub' 'sub_ln717_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_24, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'partselect' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln1171_103 = zext i13 %shl_ln717_25"   --->   Operation 1298 'zext' 'zext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (1.53ns)   --->   "%add_ln1171_8 = add i14 %zext_ln1171_103, i14 %zext_ln42_92"   --->   Operation 1299 'add' 'add_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_8, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1300 'partselect' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln1171_104 = zext i10 %shl_ln717_26"   --->   Operation 1301 'zext' 'zext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (1.41ns)   --->   "%sub_ln1171_61 = sub i11 0, i11 %zext_ln1171_104"   --->   Operation 1302 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i11 %sub_ln1171_61"   --->   Operation 1303 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1304 [1/1] (1.48ns)   --->   "%sub_ln1171_62 = sub i12 %sext_ln1171_20, i12 %zext_ln42_91"   --->   Operation 1304 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_62, i32 3, i32 11"   --->   Operation 1305 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_446 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_111, i1 0"   --->   Operation 1306 'bitconcatenate' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln717_52 = zext i9 %mult_V_446"   --->   Operation 1307 'zext' 'zext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln717_53 = zext i9 %mult_V_446"   --->   Operation 1308 'zext' 'zext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (1.54ns)   --->   "%sub_ln717_25 = sub i13 %zext_ln717_51, i13 %zext_ln717_52"   --->   Operation 1309 'sub' 'sub_ln717_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_25, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1310 'partselect' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (1.48ns)   --->   "%add_ln717_18 = add i12 %zext_ln717_48, i12 %zext_ln717_53"   --->   Operation 1311 'add' 'add_ln717_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_18, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1312 'partselect' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i13 %sub_ln1171_63"   --->   Operation 1313 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (1.53ns)   --->   "%sub_ln1171_64 = sub i14 %sext_ln1171_21, i14 %zext_ln42_92"   --->   Operation 1314 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_64, i32 3, i32 13"   --->   Operation 1315 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln42_107 = zext i10 %trunc_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1316 'zext' 'zext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln1171_106 = zext i8 %p_read_110"   --->   Operation 1317 'zext' 'zext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln1171_109 = zext i8 %p_read_110"   --->   Operation 1318 'zext' 'zext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln1171_110 = zext i8 %p_read_110"   --->   Operation 1319 'zext' 'zext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i10 %trunc_ln717_209"   --->   Operation 1320 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_110, i1 0"   --->   Operation 1321 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln1171_112 = zext i9 %shl_ln1171_30"   --->   Operation 1322 'zext' 'zext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln1171_113 = zext i9 %shl_ln1171_30"   --->   Operation 1323 'zext' 'zext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (1.54ns)   --->   "%sub_ln1171_66 = sub i13 %zext_ln1171_113, i13 %zext_ln1171_111"   --->   Operation 1324 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_66, i32 3, i32 12"   --->   Operation 1325 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1326 [1/3] (2.45ns)   --->   "%mul_ln1171_55 = mul i13 %zext_ln1171_108, i13 8181"   --->   Operation 1326 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_55, i32 3, i32 12"   --->   Operation 1327 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1328 [1/1] (1.30ns)   --->   "%sub_ln1171_67 = sub i9 0, i9 %zext_ln1171_109"   --->   Operation 1328 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_67, i32 3, i32 8"   --->   Operation 1329 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1330 [1/1] (1.48ns)   --->   "%sub_ln1171_172 = sub i12 %zext_ln1171_110, i12 %zext_ln1171_114"   --->   Operation 1330 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_172, i32 3, i32 11"   --->   Operation 1331 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln42_108 = zext i11 %trunc_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1332 'zext' 'zext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i11 %trunc_ln717_215"   --->   Operation 1333 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i12 %sub_ln1171_69"   --->   Operation 1334 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (1.54ns)   --->   "%sub_ln1171_70 = sub i13 %sext_ln1171_22, i13 %zext_ln1171_108"   --->   Operation 1335 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_70, i32 3, i32 12"   --->   Operation 1336 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1337 [1/3] (2.45ns)   --->   "%mul_ln717_29 = mul i13 %zext_ln1171_108, i13 29"   --->   Operation 1337 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1338 'partselect' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1339 [1/3] (2.45ns)   --->   "%mul_ln1171_58 = mul i14 %zext_ln1171_107, i14 43"   --->   Operation 1339 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_58, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1340 'partselect' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/3] (2.45ns)   --->   "%mul_ln1171_59 = mul i15 %zext_ln1171_105, i15 67"   --->   Operation 1341 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_59, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1342 'partselect' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1343 [1/3] (2.45ns)   --->   "%mul_ln1171_60 = mul i14 %zext_ln1171_107, i14 57"   --->   Operation 1343 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_60, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1344 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/3] (2.45ns)   --->   "%mul_ln1171_61 = mul i13 %zext_ln1171_108, i13 8179"   --->   Operation 1345 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_61, i32 3, i32 12"   --->   Operation 1346 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln717_54 = zext i9 %shl_ln1171_30"   --->   Operation 1347 'zext' 'zext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (1.54ns)   --->   "%sub_ln717_26 = sub i13 %zext_ln1171_111, i13 %zext_ln1171_113"   --->   Operation 1348 'sub' 'sub_ln717_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1349 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [1/3] (2.45ns)   --->   "%mul_ln1171_62 = mul i14 %zext_ln1171_107, i14 51"   --->   Operation 1350 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_62, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1351 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%shl_ln1171_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_110, i2 0"   --->   Operation 1352 'bitconcatenate' 'shl_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln1171_117 = zext i10 %shl_ln1171_32"   --->   Operation 1353 'zext' 'zext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1354 [1/1] (1.54ns)   --->   "%sub_ln1171_71 = sub i13 %zext_ln1171_117, i13 %zext_ln1171_111"   --->   Operation 1354 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_71, i32 3, i32 12"   --->   Operation 1355 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i14 %sub_ln1171_72"   --->   Operation 1356 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (1.52ns)   --->   "%sub_ln1171_73 = sub i15 %sext_ln1171_23, i15 %zext_ln1171_112"   --->   Operation 1357 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_73, i32 3, i32 14"   --->   Operation 1358 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln1171_118 = zext i10 %shl_ln1171_32"   --->   Operation 1359 'zext' 'zext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (1.41ns)   --->   "%sub_ln1171_173 = sub i11 %zext_ln1171_106, i11 %zext_ln1171_118"   --->   Operation 1360 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_173, i32 3, i32 10"   --->   Operation 1361 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1362 [1/3] (2.45ns)   --->   "%mul_ln1171_63 = mul i14 %zext_ln1171_107, i14 16361"   --->   Operation 1362 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_63, i32 3, i32 13"   --->   Operation 1363 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1364 [1/3] (2.45ns)   --->   "%mul_ln1171_64 = mul i14 %zext_ln1171_107, i14 16365"   --->   Operation 1364 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_64, i32 3, i32 13"   --->   Operation 1365 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1366 [1/3] (2.45ns)   --->   "%mul_ln1171_65 = mul i14 %zext_ln1171_107, i14 37"   --->   Operation 1366 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_65, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1367 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1368 [1/1] (1.48ns)   --->   "%add_ln717_19 = add i12 %zext_ln1171_114, i12 %zext_ln717_54"   --->   Operation 1368 'add' 'add_ln717_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_19, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1369 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln42_116 = zext i9 %trunc_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1370 'zext' 'zext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln1171_120 = zext i8 %p_read_109"   --->   Operation 1371 'zext' 'zext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln42_117 = zext i11 %trunc_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1372 'zext' 'zext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%shl_ln1171_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_109, i4 0"   --->   Operation 1373 'bitconcatenate' 'shl_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln1171_122 = zext i12 %shl_ln1171_33"   --->   Operation 1374 'zext' 'zext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%shl_ln1171_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_109, i2 0"   --->   Operation 1375 'bitconcatenate' 'shl_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln1171_123 = zext i10 %shl_ln1171_34"   --->   Operation 1376 'zext' 'zext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1171_124 = zext i10 %shl_ln1171_34"   --->   Operation 1377 'zext' 'zext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln1171_125 = zext i10 %shl_ln1171_34"   --->   Operation 1378 'zext' 'zext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (1.54ns)   --->   "%sub_ln1171_74 = sub i13 %zext_ln1171_125, i13 %zext_ln1171_122"   --->   Operation 1379 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_74, i32 3, i32 12"   --->   Operation 1380 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1381 [1/1] (0.00ns)   --->   "%shl_ln1171_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_109, i3 0"   --->   Operation 1381 'bitconcatenate' 'shl_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln1171_126 = zext i11 %shl_ln1171_35"   --->   Operation 1382 'zext' 'zext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns)   --->   "%shl_ln1171_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_109, i1 0"   --->   Operation 1383 'bitconcatenate' 'shl_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln1171_127 = zext i9 %shl_ln1171_36"   --->   Operation 1384 'zext' 'zext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1385 [1/1] (1.48ns)   --->   "%sub_ln1171_75 = sub i12 %zext_ln1171_127, i12 %zext_ln1171_126"   --->   Operation 1385 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_75, i32 3, i32 11"   --->   Operation 1386 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1387 [1/3] (2.45ns)   --->   "%mul_ln717_30 = mul i13 %zext_ln1171_12, i13 26"   --->   Operation 1387 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_30, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1388 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (1.54ns)   --->   "%add_ln717_20 = add i13 %zext_ln1171_122, i13 %zext_ln1171_125"   --->   Operation 1389 'add' 'add_ln717_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_20, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1390 'partselect' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/3] (2.45ns)   --->   "%mul_ln717_31 = mul i13 %zext_ln1171_12, i13 29"   --->   Operation 1391 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1392 'partselect' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (1.41ns)   --->   "%sub_ln717_27 = sub i11 %zext_ln1171_124, i11 %zext_ln1171_120"   --->   Operation 1393 'sub' 'sub_ln717_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_27, i32 3, i32 10"   --->   Operation 1394 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/3] (2.45ns)   --->   "%mul_ln1171_67 = mul i14 %zext_ln1171_121, i14 46"   --->   Operation 1395 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln42_91 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_67, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1396 'partselect' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1397 [1/3] (2.45ns)   --->   "%mul_ln1171_68 = mul i14 %zext_ln1171_121, i14 35"   --->   Operation 1397 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_68, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1398 'partselect' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (0.00ns)   --->   "%shl_ln1171_37 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_109, i7 0"   --->   Operation 1399 'bitconcatenate' 'shl_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln1171_128 = zext i15 %shl_ln1171_37"   --->   Operation 1400 'zext' 'zext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (1.53ns)   --->   "%sub_ln1171_76 = sub i16 %zext_ln1171_123, i16 %zext_ln1171_128"   --->   Operation 1401 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "%mult_V_503 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_76, i32 3, i32 15"   --->   Operation 1402 'partselect' 'mult_V_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1403 [1/3] (2.45ns)   --->   "%mul_ln1171_69 = mul i14 %zext_ln1171_121, i14 16355"   --->   Operation 1403 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_69, i32 3, i32 13"   --->   Operation 1404 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1405 [1/3] (2.45ns)   --->   "%mul_ln1171_70 = mul i15 %zext_ln1171_119, i15 69"   --->   Operation 1405 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_70, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1406 'partselect' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (1.41ns)   --->   "%sub_ln1171_77 = sub i11 0, i11 %zext_ln1171_124"   --->   Operation 1407 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_77, i32 3, i32 10"   --->   Operation 1408 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln717_227_cast = sext i8 %trunc_ln717_227"   --->   Operation 1409 'sext' 'trunc_ln717_227_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln42_126 = zext i8 %p_read_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1410 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.00ns)   --->   "%shl_ln1171_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_108, i5 0"   --->   Operation 1411 'bitconcatenate' 'shl_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln1171_129 = zext i13 %shl_ln1171_38"   --->   Operation 1412 'zext' 'zext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (1.53ns)   --->   "%sub_ln1171_78 = sub i14 0, i14 %zext_ln1171_129"   --->   Operation 1413 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1414 [1/1] (0.00ns)   --->   "%shl_ln717_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_108, i3 0"   --->   Operation 1414 'bitconcatenate' 'shl_ln717_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln717_55 = zext i11 %shl_ln717_28"   --->   Operation 1415 'zext' 'zext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln717_56 = zext i11 %shl_ln717_28"   --->   Operation 1416 'zext' 'zext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln717_57 = zext i9 %shl_ln1171_39"   --->   Operation 1417 'zext' 'zext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (1.48ns)   --->   "%add_ln717_21 = add i12 %zext_ln717_56, i12 %zext_ln717_57"   --->   Operation 1418 'add' 'add_ln717_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_21, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1419 'partselect' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln42_129 = zext i10 %trunc_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1420 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/3] (2.45ns)   --->   "%mul_ln717_32 = mul i13 %zext_ln42_127, i13 25"   --->   Operation 1421 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln42_96 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_32, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1422 'partselect' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%shl_ln1171_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_108, i2 0"   --->   Operation 1423 'bitconcatenate' 'shl_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln1171_133 = zext i10 %shl_ln1171_40"   --->   Operation 1424 'zext' 'zext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (1.41ns)   --->   "%sub_ln1171_80 = sub i11 0, i11 %zext_ln1171_133"   --->   Operation 1425 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_80, i32 3, i32 10"   --->   Operation 1426 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1427 [1/3] (2.45ns)   --->   "%mul_ln717_33 = mul i13 %zext_ln42_127, i13 27"   --->   Operation 1427 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln42_97 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_33, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1428 'partselect' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/3] (2.45ns)   --->   "%mul_ln1171_71 = mul i14 %zext_ln42_124, i14 38"   --->   Operation 1429 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln42_98 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_71, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1430 'partselect' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/3] (2.45ns)   --->   "%mul_ln717_34 = mul i13 %zext_ln42_127, i13 23"   --->   Operation 1431 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln42_99 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_34, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1432 'partselect' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_78, i32 3, i32 13"   --->   Operation 1433 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1434 [1/1] (1.30ns)   --->   "%sub_ln1171_84 = sub i9 0, i9 %zext_ln42_126"   --->   Operation 1434 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_84, i32 3, i32 8"   --->   Operation 1435 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1436 [1/3] (2.45ns)   --->   "%mul_ln1171_72 = mul i16 %mult_V_512_0, i16 65462"   --->   Operation 1436 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_72, i32 3, i32 15"   --->   Operation 1437 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/3] (2.45ns)   --->   "%mul_ln1171_73 = mul i15 %zext_ln42_123, i15 32721"   --->   Operation 1438 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_73, i32 3, i32 14"   --->   Operation 1439 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1440 [1/3] (2.45ns)   --->   "%mul_ln717_35 = mul i13 %zext_ln42_127, i13 19"   --->   Operation 1440 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln42_100 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_35, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1441 'partselect' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (1.48ns)   --->   "%sub_ln1171_174 = sub i12 %zext_ln42_125, i12 %zext_ln717_56"   --->   Operation 1442 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_174, i32 3, i32 11"   --->   Operation 1443 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/3] (2.45ns)   --->   "%mul_ln717_36 = mul i12 %zext_ln42_125, i12 13"   --->   Operation 1444 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.00ns)   --->   "%mult_V_539 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_36, i32 3, i32 11"   --->   Operation 1445 'partselect' 'mult_V_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln717_34 = sext i10 %trunc_ln717_236"   --->   Operation 1446 'sext' 'sext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (1.53ns)   --->   "%sub_ln717_29 = sub i13 %shl_ln1171_38, i13 %zext_ln717_55"   --->   Operation 1447 'sub' 'sub_ln717_29' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln42_101 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_29, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1448 'partselect' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/3] (2.45ns)   --->   "%mul_ln1171_74 = mul i14 %zext_ln42_124, i14 49"   --->   Operation 1449 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln42_102 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_74, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1450 'partselect' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln717_237_cast = sext i11 %trunc_ln717_237"   --->   Operation 1451 'sext' 'trunc_ln717_237_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1171_139 = zext i8 %p_read_107"   --->   Operation 1452 'zext' 'zext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (1.30ns)   --->   "%sub_ln1171_86 = sub i9 0, i9 %zext_ln1171_139"   --->   Operation 1453 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_86, i32 3, i32 8"   --->   Operation 1454 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1455 [1/3] (2.45ns)   --->   "%mul_ln1171_75 = mul i14 %zext_ln1171_138, i14 16362"   --->   Operation 1455 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_75, i32 3, i32 13"   --->   Operation 1456 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln717_60 = zext i8 %p_read_107"   --->   Operation 1457 'zext' 'zext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln42_137 = zext i10 %trunc_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1458 'zext' 'zext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.00ns)   --->   "%mult_V_560 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_107, i2 0"   --->   Operation 1459 'bitconcatenate' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln717_63 = zext i10 %mult_V_560"   --->   Operation 1460 'zext' 'zext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (1.41ns)   --->   "%sub_ln717_30 = sub i11 %zext_ln717_63, i11 %zext_ln717_60"   --->   Operation 1461 'sub' 'sub_ln717_30' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_30, i32 3, i32 10"   --->   Operation 1462 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i8 %trunc_ln717_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1463 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln42_145 = zext i10 %sext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1464 'zext' 'zext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i13 %sub_ln1171_87"   --->   Operation 1465 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln1171_140 = zext i10 %mult_V_560"   --->   Operation 1466 'zext' 'zext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln1171_141 = zext i10 %mult_V_560"   --->   Operation 1467 'zext' 'zext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (1.53ns)   --->   "%sub_ln1171_88 = sub i14 %sext_ln1171_26, i14 %zext_ln1171_141"   --->   Operation 1468 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_88, i32 3, i32 13"   --->   Operation 1469 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1470 [1/3] (2.45ns)   --->   "%mul_ln1171_76 = mul i14 %zext_ln1171_138, i14 58"   --->   Operation 1470 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln42_104 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_76, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1471 'partselect' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1472 [1/1] (1.54ns)   --->   "%sub_ln1171_90 = sub i13 %zext_ln1171_140, i13 %zext_ln717_61"   --->   Operation 1472 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_90, i32 3, i32 12"   --->   Operation 1473 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/3] (2.45ns)   --->   "%mul_ln1171_77 = mul i15 %zext_ln1171_135, i15 32731"   --->   Operation 1474 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_77, i32 3, i32 14"   --->   Operation 1475 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (1.41ns)   --->   "%add_ln717_23 = add i11 %zext_ln717_63, i11 %zext_ln717_60"   --->   Operation 1476 'add' 'add_ln717_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln42_106 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_23, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1477 'partselect' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln42_141 = zext i8 %trunc_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1478 'zext' 'zext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1479 [1/3] (2.45ns)   --->   "%mul_ln1171_78 = mul i15 %zext_ln1171_135, i15 32733"   --->   Operation 1479 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_78, i32 3, i32 14"   --->   Operation 1480 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/3] (2.45ns)   --->   "%mul_ln717_37 = mul i12 %zext_ln1171_137, i12 11"   --->   Operation 1481 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_563 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_37, i32 3, i32 11"   --->   Operation 1482 'partselect' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/3] (2.45ns)   --->   "%mul_ln1171_79 = mul i15 %zext_ln1171_135, i15 32713"   --->   Operation 1483 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_79, i32 3, i32 14"   --->   Operation 1484 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1485 [1/1] (1.41ns)   --->   "%sub_ln1171_91 = sub i11 0, i11 %zext_ln717_63"   --->   Operation 1485 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i11 %sub_ln1171_91"   --->   Operation 1486 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (1.48ns)   --->   "%sub_ln1171_92 = sub i12 %sext_ln1171_27, i12 %zext_ln1171_137"   --->   Operation 1487 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_92, i32 3, i32 11"   --->   Operation 1488 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln42_142 = zext i10 %trunc_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1489 'zext' 'zext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%shl_ln1171_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_107, i5 0"   --->   Operation 1490 'bitconcatenate' 'shl_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1171_143 = zext i13 %shl_ln1171_42"   --->   Operation 1491 'zext' 'zext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1492 [1/1] (1.53ns)   --->   "%sub_ln1171_93 = sub i14 0, i14 %zext_ln1171_143"   --->   Operation 1492 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_93, i32 3, i32 13"   --->   Operation 1493 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln42_144 = zext i6 %mult_V_572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1494 'zext' 'zext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%shl_ln717_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_107, i3 0"   --->   Operation 1495 'bitconcatenate' 'shl_ln717_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln717_65 = zext i11 %shl_ln717_32"   --->   Operation 1496 'zext' 'zext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (1.48ns)   --->   "%sub_ln717_32 = sub i12 %zext_ln717_65, i12 %zext_ln1171_137"   --->   Operation 1497 'sub' 'sub_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln717_248 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_32, i32 3, i32 11"   --->   Operation 1498 'partselect' 'trunc_ln717_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i10 %trunc_ln717_249"   --->   Operation 1499 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln1171_146 = zext i8 %p_read_106"   --->   Operation 1500 'zext' 'zext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1501 [1/1] (1.48ns)   --->   "%add_ln717_24 = add i12 %zext_ln1171_149, i12 %zext_ln1171_146"   --->   Operation 1501 'add' 'add_ln717_24' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln42_110 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_24, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1502 'partselect' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln42_146 = zext i9 %trunc_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1503 'zext' 'zext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i14 %sub_ln1171_94"   --->   Operation 1504 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%mult_V_594 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_106, i1 0"   --->   Operation 1505 'bitconcatenate' 'mult_V_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln1171_151 = zext i9 %mult_V_594"   --->   Operation 1506 'zext' 'zext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln1171_152 = zext i9 %mult_V_594"   --->   Operation 1507 'zext' 'zext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln1171_153 = zext i9 %mult_V_594"   --->   Operation 1508 'zext' 'zext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (1.52ns)   --->   "%sub_ln1171_95 = sub i15 %sext_ln1171_28, i15 %zext_ln1171_153"   --->   Operation 1509 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_95, i32 3, i32 14"   --->   Operation 1510 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1511 [1/3] (2.45ns)   --->   "%mul_ln717_39 = mul i13 %zext_ln1171_147, i13 25"   --->   Operation 1511 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln42_111 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_39, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1512 'partselect' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1513 [1/1] (1.53ns)   --->   "%add_ln1171_10 = add i14 %zext_ln1171_148, i14 %zext_ln1171_152"   --->   Operation 1513 'add' 'add_ln1171_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln42_112 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_10, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1514 'partselect' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i13 %sub_ln1171_96"   --->   Operation 1515 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (1.53ns)   --->   "%sub_ln1171_97 = sub i14 %sext_ln1171_29, i14 %zext_ln1171_152"   --->   Operation 1516 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%trunc_ln717_251 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_97, i32 3, i32 13"   --->   Operation 1517 'partselect' 'trunc_ln717_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/3] (2.45ns)   --->   "%mul_ln1171_81 = mul i15 %zext_ln1171_145, i15 32714"   --->   Operation 1518 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_81, i32 3, i32 14"   --->   Operation 1519 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i12 %sub_ln1171_98"   --->   Operation 1520 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1521 [1/1] (1.54ns)   --->   "%sub_ln1171_99 = sub i13 %sext_ln1171_30, i13 %zext_ln1171_151"   --->   Operation 1521 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_99, i32 3, i32 12"   --->   Operation 1522 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i9 %trunc_ln717_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1523 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln42_149 = zext i9 %mult_V_594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1524 'zext' 'zext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1525 [1/1] (0.00ns)   --->   "%shl_ln1171_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_106, i2 0"   --->   Operation 1525 'bitconcatenate' 'shl_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln1171_155 = zext i10 %shl_ln1171_46"   --->   Operation 1526 'zext' 'zext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1527 [1/1] (1.41ns)   --->   "%sub_ln1171_100 = sub i11 0, i11 %zext_ln1171_155"   --->   Operation 1527 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i11 %sub_ln1171_100"   --->   Operation 1528 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (1.48ns)   --->   "%sub_ln1171_101 = sub i12 %sext_ln1171_31, i12 %zext_ln1171_146"   --->   Operation 1529 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_101, i32 3, i32 11"   --->   Operation 1530 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln42_150 = zext i11 %trunc_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1531 'zext' 'zext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1532 [1/3] (2.45ns)   --->   "%mul_ln717_40 = mul i13 %zext_ln1171_147, i13 21"   --->   Operation 1532 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln42_114 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_40, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1533 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/3] (2.45ns)   --->   "%mul_ln1171_83 = mul i13 %zext_ln1171_147, i13 8181"   --->   Operation 1534 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_83, i32 3, i32 12"   --->   Operation 1535 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (1.54ns)   --->   "%sub_ln1171_102 = sub i13 %sext_ln1171_30, i13 %zext_ln1171_147"   --->   Operation 1536 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_102, i32 3, i32 12"   --->   Operation 1537 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln1171_156 = zext i8 %p_read_105"   --->   Operation 1538 'zext' 'zext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln1171_157 = zext i8 %p_read_105"   --->   Operation 1539 'zext' 'zext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln1171_158 = zext i8 %p_read_105"   --->   Operation 1540 'zext' 'zext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1171_160 = zext i8 %p_read_105"   --->   Operation 1541 'zext' 'zext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln42_153 = zext i7 %mult_V_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1542 'zext' 'zext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln42_154 = zext i6 %mult_V_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1543 'zext' 'zext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln717_16 = sext i14 %sub_ln1171_104"   --->   Operation 1544 'sext' 'sext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln1171_164 = zext i10 %shl_ln1171_49"   --->   Operation 1545 'zext' 'zext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/1] (1.41ns)   --->   "%sub_ln1171_105 = sub i11 0, i11 %zext_ln1171_164"   --->   Operation 1546 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_105, i32 3, i32 10"   --->   Operation 1547 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i13 %sub_ln1171_106"   --->   Operation 1548 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1549 [1/1] (1.53ns)   --->   "%sub_ln1171_107 = sub i14 %sext_ln1171_32, i14 %zext_ln1171_158"   --->   Operation 1549 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln717_261 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_107, i32 3, i32 13"   --->   Operation 1550 'partselect' 'trunc_ln717_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (1.30ns)   --->   "%sub_ln1171_108 = sub i9 0, i9 %zext_ln1171_157"   --->   Operation 1551 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_108, i32 3, i32 8"   --->   Operation 1552 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln42_156 = zext i10 %trunc_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1553 'zext' 'zext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (1.41ns)   --->   "%sub_ln717_34 = sub i11 %zext_ln1171_164, i11 %zext_ln1171_160"   --->   Operation 1554 'sub' 'sub_ln717_34' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln717_263 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_34, i32 3, i32 10"   --->   Operation 1555 'partselect' 'trunc_ln717_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1556 [1/3] (2.45ns)   --->   "%mul_ln1171_84 = mul i16 %mult_V_634_0, i16 65461"   --->   Operation 1556 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_626 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_84, i32 3, i32 15"   --->   Operation 1557 'partselect' 'mult_V_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1558 [1/1] (1.41ns)   --->   "%sub_ln1171_175 = sub i11 %zext_ln1171_160, i11 %zext_ln1171_164"   --->   Operation 1558 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_175, i32 3, i32 10"   --->   Operation 1559 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln42_159 = zext i10 %trunc_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1560 'zext' 'zext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (1.52ns)   --->   "%sub_ln1171_109 = sub i15 %sext_ln717_16, i15 %zext_ln1171_156"   --->   Operation 1561 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln717_265 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_109, i32 3, i32 14"   --->   Operation 1562 'partselect' 'trunc_ln717_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln1171_168 = zext i8 %p_read_104"   --->   Operation 1563 'zext' 'zext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln1171_170 = zext i9 %mult_V_655"   --->   Operation 1564 'zext' 'zext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (1.36ns)   --->   "%sub_ln1171_110 = sub i10 0, i10 %zext_ln1171_170"   --->   Operation 1565 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_110, i32 3, i32 9"   --->   Operation 1566 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i14 %sub_ln1171_111"   --->   Operation 1567 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%shl_ln1171_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_104, i3 0"   --->   Operation 1568 'bitconcatenate' 'shl_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln1171_172 = zext i11 %shl_ln1171_52"   --->   Operation 1569 'zext' 'zext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (1.52ns)   --->   "%sub_ln1171_112 = sub i15 %sext_ln1171_33, i15 %zext_ln1171_172"   --->   Operation 1570 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_112, i32 3, i32 14"   --->   Operation 1571 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/3] (2.45ns)   --->   "%mul_ln1171_85 = mul i15 %zext_ln1171_167, i15 32721"   --->   Operation 1572 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_85, i32 3, i32 14"   --->   Operation 1573 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [2/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 1574 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1575 [1/3] (2.45ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_166, i14 16365"   --->   Operation 1575 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_88, i32 3, i32 13"   --->   Operation 1576 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i11 %trunc_ln717_271"   --->   Operation 1577 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i13 %sub_ln1171_113"   --->   Operation 1578 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (1.53ns)   --->   "%sub_ln1171_114 = sub i14 %sext_ln1171_34, i14 %zext_ln1171_166"   --->   Operation 1579 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_114, i32 3, i32 13"   --->   Operation 1580 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (0.00ns)   --->   "%shl_ln717_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_104, i2 0"   --->   Operation 1581 'bitconcatenate' 'shl_ln717_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln717_67 = zext i10 %shl_ln717_33"   --->   Operation 1582 'zext' 'zext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (1.54ns)   --->   "%sub_ln717_37 = sub i13 %zext_ln1171_173, i13 %zext_ln717_67"   --->   Operation 1583 'sub' 'sub_ln717_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln42_119 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_37, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1584 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [2/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 1585 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln717_68 = zext i9 %mult_V_655"   --->   Operation 1586 'zext' 'zext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/3] (2.45ns)   --->   "%mul_ln1171_92 = mul i14 %zext_ln1171_166, i14 58"   --->   Operation 1587 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln42_122 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_92, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1588 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln1171_174 = zext i10 %shl_ln717_33"   --->   Operation 1589 'zext' 'zext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln1171_175 = zext i10 %shl_ln717_33"   --->   Operation 1590 'zext' 'zext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (1.41ns)   --->   "%sub_ln1171_115 = sub i11 0, i11 %zext_ln1171_175"   --->   Operation 1591 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_115, i32 3, i32 10"   --->   Operation 1592 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln717_69 = zext i11 %shl_ln1171_52"   --->   Operation 1593 'zext' 'zext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (1.48ns)   --->   "%sub_ln717_38 = sub i12 %zext_ln717_69, i12 %zext_ln717_68"   --->   Operation 1594 'sub' 'sub_ln717_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_38, i32 3, i32 11"   --->   Operation 1595 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i9 %trunc_ln717_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1596 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln42_174 = zext i10 %sext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1597 'zext' 'zext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/3] (2.45ns)   --->   "%mul_ln1171_93 = mul i15 %zext_ln1171_167, i15 32714"   --->   Operation 1598 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_93, i32 3, i32 14"   --->   Operation 1599 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1600 [1/1] (1.54ns)   --->   "%add_ln717_25 = add i13 %zext_ln1171_173, i13 %zext_ln717_67"   --->   Operation 1600 'add' 'add_ln717_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln42_123 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_25, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1601 'partselect' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (1.53ns)   --->   "%sub_ln1171_116 = sub i14 %sext_ln1171_34, i14 %zext_ln1171_174"   --->   Operation 1602 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_116, i32 3, i32 13"   --->   Operation 1603 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i10 %trunc_ln717_277"   --->   Operation 1604 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/3] (2.45ns)   --->   "%mul_ln1171_94 = mul i14 %zext_ln1171_166, i14 59"   --->   Operation 1605 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln42_124 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_94, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1606 'partselect' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (1.54ns)   --->   "%add_ln717_26 = add i13 %zext_ln1171_173, i13 %zext_ln1171_168"   --->   Operation 1607 'add' 'add_ln717_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln42_125 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_26, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1608 'partselect' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln1171_176 = zext i8 %p_read_103"   --->   Operation 1609 'zext' 'zext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%shl_ln717_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_103, i5 0"   --->   Operation 1610 'bitconcatenate' 'shl_ln717_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%shl_ln717_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_103, i2 0"   --->   Operation 1611 'bitconcatenate' 'shl_ln717_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln717_70 = zext i10 %shl_ln717_35"   --->   Operation 1612 'zext' 'zext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (1.53ns)   --->   "%sub_ln717_39 = sub i13 %shl_ln717_34, i13 %zext_ln717_70"   --->   Operation 1613 'sub' 'sub_ln717_39' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_39, i32 3, i32 12"   --->   Operation 1614 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln717_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_103, i1 0"   --->   Operation 1615 'bitconcatenate' 'shl_ln717_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln717_71 = zext i9 %shl_ln717_36"   --->   Operation 1616 'zext' 'zext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln717_72 = zext i9 %shl_ln717_36"   --->   Operation 1617 'zext' 'zext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (1.53ns)   --->   "%sub_ln717_40 = sub i13 %shl_ln717_34, i13 %zext_ln717_71"   --->   Operation 1618 'sub' 'sub_ln717_40' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln42_126 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_40, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1619 'partselect' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1620 [1/3] (2.45ns)   --->   "%mul_ln717_41 = mul i13 %zext_ln1171_177, i13 22"   --->   Operation 1620 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln42_127 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_41, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1621 'partselect' 'trunc_ln42_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1622 [1/3] (2.45ns)   --->   "%mul_ln717_42 = mul i13 %zext_ln1171_177, i13 19"   --->   Operation 1622 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln42_128 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_42, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1623 'partselect' 'trunc_ln42_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/3] (2.45ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_177, i13 8179"   --->   Operation 1624 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_96, i32 3, i32 12"   --->   Operation 1625 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln1171_179 = zext i10 %shl_ln717_35"   --->   Operation 1626 'zext' 'zext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (1.41ns)   --->   "%sub_ln1171_176 = sub i11 %zext_ln1171_176, i11 %zext_ln1171_179"   --->   Operation 1627 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_176, i32 3, i32 10"   --->   Operation 1628 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln717_52 = sext i8 %trunc_ln717_280"   --->   Operation 1629 'sext' 'sext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln42_173 = zext i10 %trunc_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1630 'zext' 'zext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.00ns)   --->   "%shl_ln717_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_103, i3 0"   --->   Operation 1631 'bitconcatenate' 'shl_ln717_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln717_74 = zext i11 %shl_ln717_38"   --->   Operation 1632 'zext' 'zext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (1.48ns)   --->   "%sub_ln717_41 = sub i12 %zext_ln717_74, i12 %zext_ln717_72"   --->   Operation 1633 'sub' 'sub_ln717_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_41, i32 3, i32 11"   --->   Operation 1634 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln717_53 = sext i11 %trunc_ln717_282"   --->   Operation 1635 'sext' 'sext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (1.48ns)   --->   "%add_ln717_28 = add i12 %zext_ln717_74, i12 %zext_ln717_72"   --->   Operation 1636 'add' 'add_ln717_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln42_130 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_28, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1637 'partselect' 'trunc_ln42_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln1171_181 = zext i8 %p_read_102"   --->   Operation 1638 'zext' 'zext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln1171_182 = zext i8 %p_read_102"   --->   Operation 1639 'zext' 'zext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/3] (2.45ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_183, i14 52"   --->   Operation 1640 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln42_131 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_98, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1641 'partselect' 'trunc_ln42_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1642 [1/3] (2.45ns)   --->   "%mul_ln717_43 = mul i13 %zext_ln1171_17, i13 22"   --->   Operation 1642 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln42_132 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_43, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1643 'partselect' 'trunc_ln42_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1644 [1/3] (2.45ns)   --->   "%mul_ln1171_99 = mul i14 %zext_ln1171_183, i14 46"   --->   Operation 1644 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1645 [1/1] (0.00ns)   --->   "%trunc_ln42_133 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_99, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1645 'partselect' 'trunc_ln42_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%shl_ln1171_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_102, i6 0"   --->   Operation 1646 'bitconcatenate' 'shl_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln1171_184 = zext i14 %shl_ln1171_54"   --->   Operation 1647 'zext' 'zext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln1171_186 = zext i10 %shl_ln1171_55"   --->   Operation 1648 'zext' 'zext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln1171_187 = zext i10 %shl_ln1171_55"   --->   Operation 1649 'zext' 'zext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1650 [1/1] (1.52ns)   --->   "%sub_ln1171_118 = sub i15 %zext_ln1171_184, i15 %zext_ln1171_187"   --->   Operation 1650 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_118, i32 3, i32 14"   --->   Operation 1651 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (1.41ns)   --->   "%sub_ln1171_119 = sub i11 0, i11 %zext_ln1171_186"   --->   Operation 1652 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_119, i32 3, i32 10"   --->   Operation 1653 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln42_181 = zext i10 %trunc_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1654 'zext' 'zext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/3] (2.45ns)   --->   "%mul_ln1171_100 = mul i14 %zext_ln1171_183, i14 35"   --->   Operation 1655 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln42_135 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_100, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1656 'partselect' 'trunc_ln42_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1657 [1/3] (2.45ns)   --->   "%mul_ln1171_101 = mul i16 %mult_V_713_0, i16 65413"   --->   Operation 1657 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_101, i32 3, i32 15"   --->   Operation 1658 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln1171_188 = zext i11 %shl_ln1171_56"   --->   Operation 1659 'zext' 'zext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i12 %sub_ln1171_120"   --->   Operation 1660 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%shl_ln1171_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_102, i1 0"   --->   Operation 1661 'bitconcatenate' 'shl_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln1171_190 = zext i9 %shl_ln1171_57"   --->   Operation 1662 'zext' 'zext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (1.54ns)   --->   "%sub_ln1171_121 = sub i13 %sext_ln1171_35, i13 %zext_ln1171_190"   --->   Operation 1663 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_121, i32 3, i32 12"   --->   Operation 1664 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1665 [1/3] (2.45ns)   --->   "%mul_ln1171_102 = mul i16 %mult_V_713_0, i16 65467"   --->   Operation 1665 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_717 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_102, i32 3, i32 15"   --->   Operation 1666 'partselect' 'mult_V_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (1.41ns)   --->   "%sub_ln1171_177 = sub i11 %zext_ln1171_181, i11 %zext_ln1171_186"   --->   Operation 1667 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_177, i32 3, i32 10"   --->   Operation 1668 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/3] (2.45ns)   --->   "%mul_ln1171_103 = mul i14 %zext_ln1171_183, i14 39"   --->   Operation 1669 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln42_136 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_103, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1670 'partselect' 'trunc_ln42_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/3] (2.45ns)   --->   "%mul_ln1171_104 = mul i14 %zext_ln1171_183, i14 16357"   --->   Operation 1671 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_104, i32 3, i32 13"   --->   Operation 1672 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (1.52ns)   --->   "%add_ln1171_11 = add i15 %zext_ln1171_184, i15 %zext_ln1171_188"   --->   Operation 1673 'add' 'add_ln1171_11' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln42_137 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_11, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1674 'partselect' 'trunc_ln42_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (1.52ns)   --->   "%sub_ln1171_122 = sub i15 0, i15 %zext_ln1171_184"   --->   Operation 1675 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1676 [1/1] (1.54ns)   --->   "%sub_ln1171_124 = sub i13 %zext_ln1171_190, i13 %zext_ln717_75"   --->   Operation 1676 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_124, i32 3, i32 12"   --->   Operation 1677 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln1171_192 = zext i8 %p_read_101"   --->   Operation 1678 'zext' 'zext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln1171_193 = zext i8 %p_read_101"   --->   Operation 1679 'zext' 'zext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln717_77 = zext i8 %p_read_101"   --->   Operation 1680 'zext' 'zext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.00ns)   --->   "%shl_ln717_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_101, i3 0"   --->   Operation 1681 'bitconcatenate' 'shl_ln717_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln717_78 = zext i11 %shl_ln717_40"   --->   Operation 1682 'zext' 'zext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (1.48ns)   --->   "%sub_ln717_42 = sub i12 %zext_ln717_78, i12 %zext_ln1171_193"   --->   Operation 1683 'sub' 'sub_ln717_42' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln717_290 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_42, i32 3, i32 11"   --->   Operation 1684 'partselect' 'trunc_ln717_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i9 %trunc_ln717_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1685 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln42_187 = zext i10 %sext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1686 'zext' 'zext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%shl_ln717_41 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_101, i5 0"   --->   Operation 1687 'bitconcatenate' 'shl_ln717_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%shl_ln717_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_101, i1 0"   --->   Operation 1688 'bitconcatenate' 'shl_ln717_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln717_79 = zext i9 %shl_ln717_42"   --->   Operation 1689 'zext' 'zext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln717_80 = zext i9 %shl_ln717_42"   --->   Operation 1690 'zext' 'zext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (1.53ns)   --->   "%sub_ln717_43 = sub i13 %shl_ln717_41, i13 %zext_ln717_79"   --->   Operation 1691 'sub' 'sub_ln717_43' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln42_139 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_43, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1692 'partselect' 'trunc_ln42_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln1171_196 = zext i13 %shl_ln717_41"   --->   Operation 1693 'zext' 'zext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (1.53ns)   --->   "%add_ln1171_12 = add i14 %zext_ln1171_196, i14 %zext_ln1171_194"   --->   Operation 1694 'add' 'add_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln42_140 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_12, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1695 'partselect' 'trunc_ln42_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%shl_ln717_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_101, i2 0"   --->   Operation 1696 'bitconcatenate' 'shl_ln717_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln717_81 = zext i10 %shl_ln717_43"   --->   Operation 1697 'zext' 'zext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln717_82 = zext i10 %shl_ln717_43"   --->   Operation 1698 'zext' 'zext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (1.41ns)   --->   "%sub_ln717_44 = sub i11 %zext_ln717_82, i11 %zext_ln717_77"   --->   Operation 1699 'sub' 'sub_ln717_44' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_44, i32 3, i32 10"   --->   Operation 1700 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i8 %trunc_ln717_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1701 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln42_189 = zext i10 %sext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1702 'zext' 'zext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln1171_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_101, i4 0"   --->   Operation 1703 'bitconcatenate' 'shl_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1171_197 = zext i12 %shl_ln1171_58"   --->   Operation 1704 'zext' 'zext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (1.54ns)   --->   "%sub_ln1171_125 = sub i13 0, i13 %zext_ln1171_197"   --->   Operation 1705 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%trunc_ln717_292 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_125, i32 3, i32 12"   --->   Operation 1706 'partselect' 'trunc_ln717_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/3] (2.45ns)   --->   "%mul_ln1171_105 = mul i14 %zext_ln1171_194, i14 58"   --->   Operation 1707 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln42_141 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_105, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1708 'partselect' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/1] (1.48ns)   --->   "%sub_ln717_45 = sub i12 %zext_ln717_78, i12 %zext_ln717_80"   --->   Operation 1709 'sub' 'sub_ln717_45' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_45, i32 3, i32 11"   --->   Operation 1710 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i9 %trunc_ln717_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1711 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln42_196 = zext i10 %sext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1712 'zext' 'zext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1713 [1/1] (1.41ns)   --->   "%sub_ln1171_126 = sub i11 0, i11 %zext_ln717_82"   --->   Operation 1713 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i11 %sub_ln1171_126"   --->   Operation 1714 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (1.48ns)   --->   "%sub_ln1171_127 = sub i12 %sext_ln1171_37, i12 %zext_ln1171_193"   --->   Operation 1715 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_127, i32 3, i32 11"   --->   Operation 1716 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/3] (2.45ns)   --->   "%mul_ln1171_106 = mul i14 %zext_ln1171_194, i14 16361"   --->   Operation 1717 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_106, i32 3, i32 13"   --->   Operation 1718 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln1171_198 = zext i9 %shl_ln717_42"   --->   Operation 1719 'zext' 'zext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln1171_199 = zext i9 %shl_ln717_42"   --->   Operation 1720 'zext' 'zext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (1.54ns)   --->   "%sub_ln1171_128 = sub i13 %zext_ln717_79, i13 %zext_ln1171_197"   --->   Operation 1721 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_128, i32 3, i32 12"   --->   Operation 1722 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (1.30ns)   --->   "%sub_ln1171_129 = sub i9 0, i9 %zext_ln1171_192"   --->   Operation 1723 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_129, i32 3, i32 8"   --->   Operation 1724 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/3] (2.45ns)   --->   "%mul_ln717_44 = mul i13 %zext_ln1171_195, i13 25"   --->   Operation 1725 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln42_142 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_44, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1726 'partselect' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/3] (2.45ns)   --->   "%mul_ln717_45 = mul i13 %zext_ln1171_195, i13 22"   --->   Operation 1727 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln42_143 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_45, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1728 'partselect' 'trunc_ln42_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (1.36ns)   --->   "%sub_ln1171_130 = sub i10 0, i10 %zext_ln1171_199"   --->   Operation 1729 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_130, i32 3, i32 9"   --->   Operation 1730 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1731 [1/1] (1.53ns)   --->   "%add_ln1171_13 = add i14 %zext_ln1171_196, i14 %zext_ln1171_198"   --->   Operation 1731 'add' 'add_ln1171_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln42_144 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_13, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1732 'partselect' 'trunc_ln42_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (1.54ns)   --->   "%sub_ln717_46 = sub i13 %zext_ln1171_197, i13 %zext_ln717_79"   --->   Operation 1733 'sub' 'sub_ln717_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln42_145 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_46, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1734 'partselect' 'trunc_ln42_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/3] (2.45ns)   --->   "%mul_ln1171_107 = mul i15 %zext_ln1171_191, i15 32716"   --->   Operation 1735 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_107, i32 3, i32 14"   --->   Operation 1736 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1737 [1/1] (1.54ns)   --->   "%add_ln717_31 = add i13 %zext_ln1171_197, i13 %zext_ln717_81"   --->   Operation 1737 'add' 'add_ln717_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln42_146 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_31, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1738 'partselect' 'trunc_ln42_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/3] (2.45ns)   --->   "%mul_ln1171_108 = mul i15 %zext_ln1171_191, i15 32733"   --->   Operation 1739 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_108, i32 3, i32 14"   --->   Operation 1740 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1741 [1/3] (2.45ns)   --->   "%mul_ln1171_109 = mul i14 %zext_ln1171_194, i14 42"   --->   Operation 1741 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln42_148 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_109, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1742 'partselect' 'trunc_ln42_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1743 [1/3] (2.45ns)   --->   "%mul_ln717_46 = mul i13 %zext_ln1171_195, i13 26"   --->   Operation 1743 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln42_149 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_46, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1744 'partselect' 'trunc_ln42_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln717_83 = zext i8 %p_read_100"   --->   Operation 1745 'zext' 'zext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (0.00ns)   --->   "%shl_ln717_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_100, i3 0"   --->   Operation 1746 'bitconcatenate' 'shl_ln717_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln717_84 = zext i11 %shl_ln717_44"   --->   Operation 1747 'zext' 'zext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1748 [1/1] (1.48ns)   --->   "%sub_ln717_47 = sub i12 %zext_ln717_84, i12 %zext_ln717_83"   --->   Operation 1748 'sub' 'sub_ln717_47' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_47, i32 3, i32 11"   --->   Operation 1749 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i9 %trunc_ln717_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1750 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln42_199 = zext i10 %sext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1751 'zext' 'zext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln1171_201 = zext i8 %p_read_99"   --->   Operation 1752 'zext' 'zext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln1171_202 = zext i8 %p_read_99"   --->   Operation 1753 'zext' 'zext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1171_205 = zext i8 %p_read_99"   --->   Operation 1754 'zext' 'zext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (0.00ns)   --->   "%shl_ln717_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_99, i3 0"   --->   Operation 1755 'bitconcatenate' 'shl_ln717_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln717_85 = zext i11 %shl_ln717_45"   --->   Operation 1756 'zext' 'zext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (1.48ns)   --->   "%add_ln717_32 = add i12 %zext_ln717_85, i12 %zext_ln1171_202"   --->   Operation 1757 'add' 'add_ln717_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln42_151 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_32, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1758 'partselect' 'trunc_ln42_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln42_197 = zext i5 %mult_V_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1759 'zext' 'zext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_99, i2 0"   --->   Operation 1760 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln1171_206 = zext i10 %tmp_1"   --->   Operation 1761 'zext' 'zext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1762 [1/1] (1.41ns)   --->   "%sub_ln1171_178 = sub i11 %zext_ln1171_205, i11 %zext_ln1171_206"   --->   Operation 1762 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_178, i32 3, i32 10"   --->   Operation 1763 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1764 [1/1] (0.00ns)   --->   "%shl_ln1171_59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_99, i7 0"   --->   Operation 1764 'bitconcatenate' 'shl_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln1171_207 = zext i15 %shl_ln1171_59"   --->   Operation 1765 'zext' 'zext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1766 [1/1] (1.53ns)   --->   "%sub_ln1171_131 = sub i16 0, i16 %zext_ln1171_207"   --->   Operation 1766 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_803 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_131, i32 3, i32 15"   --->   Operation 1767 'partselect' 'mult_V_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1768 [1/1] (1.48ns)   --->   "%sub_ln1171_132 = sub i12 0, i12 %zext_ln717_85"   --->   Operation 1768 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_132, i32 3, i32 11"   --->   Operation 1769 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/3] (2.45ns)   --->   "%mul_ln1171_111 = mul i14 %zext_ln1171_203, i14 16357"   --->   Operation 1770 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_111, i32 3, i32 13"   --->   Operation 1771 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/3] (2.45ns)   --->   "%mul_ln1171_112 = mul i14 %zext_ln1171_203, i14 16359"   --->   Operation 1772 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_112, i32 3, i32 13"   --->   Operation 1773 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln717_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_99, i5 0"   --->   Operation 1774 'bitconcatenate' 'shl_ln717_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%shl_ln717_47 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_99, i1 0"   --->   Operation 1775 'bitconcatenate' 'shl_ln717_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln717_86 = zext i9 %shl_ln717_47"   --->   Operation 1776 'zext' 'zext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (1.53ns)   --->   "%sub_ln717_48 = sub i13 %shl_ln717_46, i13 %zext_ln717_86"   --->   Operation 1777 'sub' 'sub_ln717_48' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln42_152 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_48, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1778 'partselect' 'trunc_ln42_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1171_210 = zext i10 %tmp_1"   --->   Operation 1779 'zext' 'zext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1780 [1/1] (1.54ns)   --->   "%sub_ln1171_133 = sub i13 %zext_ln1171_210, i13 %zext_ln1171_209"   --->   Operation 1780 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_133, i32 3, i32 12"   --->   Operation 1781 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/3] (2.45ns)   --->   "%mul_ln717_47 = mul i13 %zext_ln1171_20, i13 29"   --->   Operation 1782 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%trunc_ln42_153 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_47, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1783 'partselect' 'trunc_ln42_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (1.41ns)   --->   "%sub_ln717_49 = sub i11 %zext_ln1171_206, i11 %zext_ln1171_205"   --->   Operation 1784 'sub' 'sub_ln717_49' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_49, i32 3, i32 10"   --->   Operation 1785 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i8 %trunc_ln717_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1786 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln42_212 = zext i10 %sext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1787 'zext' 'zext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1788 [1/3] (2.45ns)   --->   "%mul_ln717_48 = mul i13 %zext_ln1171_20, i13 21"   --->   Operation 1788 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln42_154 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_48, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1789 'partselect' 'trunc_ln42_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln42_202 = zext i10 %trunc_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1790 'zext' 'zext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (1.54ns)   --->   "%sub_ln717_50 = sub i13 %zext_ln1171_209, i13 %zext_ln1171_210"   --->   Operation 1791 'sub' 'sub_ln717_50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln42_156 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_50, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1792 'partselect' 'trunc_ln42_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/3] (2.45ns)   --->   "%mul_ln1171_113 = mul i14 %zext_ln1171_203, i14 46"   --->   Operation 1793 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln42_157 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_113, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1794 'partselect' 'trunc_ln42_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1795 [2/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 1795 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln1171_212 = zext i9 %shl_ln717_47"   --->   Operation 1796 'zext' 'zext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (1.36ns)   --->   "%sub_ln1171_135 = sub i10 0, i10 %zext_ln1171_212"   --->   Operation 1797 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_135, i32 3, i32 9"   --->   Operation 1798 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln717_58 = sext i7 %trunc_ln717_310"   --->   Operation 1799 'sext' 'sext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1800 [2/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 1800 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1171_213 = zext i8 %p_read_98"   --->   Operation 1801 'zext' 'zext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln717_87 = zext i8 %p_read_98"   --->   Operation 1802 'zext' 'zext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln42_206 = zext i9 %trunc_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1803 'zext' 'zext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [2/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 1804 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1805 [1/3] (2.45ns)   --->   "%mul_ln717_51 = mul i13 %zext_ln1171_214, i13 22"   --->   Operation 1805 'mul' 'mul_ln717_51' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln42_161 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_51, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1806 'partselect' 'trunc_ln42_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1807 [1/3] (2.45ns)   --->   "%mul_ln1171_116 = mul i14 %zext_ln1171_216, i14 16357"   --->   Operation 1807 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_116, i32 3, i32 13"   --->   Operation 1808 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns)   --->   "%shl_ln1171_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_98, i4 0"   --->   Operation 1809 'bitconcatenate' 'shl_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln1171_217 = zext i12 %shl_ln1171_62"   --->   Operation 1810 'zext' 'zext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.00ns)   --->   "%mult_V_844 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_98, i2 0"   --->   Operation 1811 'bitconcatenate' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln1171_218 = zext i10 %mult_V_844"   --->   Operation 1812 'zext' 'zext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln1171_219 = zext i10 %mult_V_844"   --->   Operation 1813 'zext' 'zext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1814 [1/1] (1.54ns)   --->   "%sub_ln1171_136 = sub i13 %zext_ln1171_219, i13 %zext_ln1171_217"   --->   Operation 1814 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_136, i32 3, i32 12"   --->   Operation 1815 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln42_210 = zext i11 %trunc_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1816 'zext' 'zext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (1.54ns)   --->   "%sub_ln717_51 = sub i13 %zext_ln1171_217, i13 %zext_ln1171_214"   --->   Operation 1817 'sub' 'sub_ln717_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln42_163 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_51, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1818 'partselect' 'trunc_ln42_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (1.41ns)   --->   "%sub_ln717_52 = sub i11 %zext_ln1171_218, i11 %zext_ln717_87"   --->   Operation 1819 'sub' 'sub_ln717_52' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln717_314 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_52, i32 3, i32 10"   --->   Operation 1820 'partselect' 'trunc_ln717_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln42_213 = zext i10 %trunc_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1821 'zext' 'zext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1822 [1/1] (1.30ns)   --->   "%sub_ln1171_137 = sub i9 0, i9 %zext_ln1171_213"   --->   Operation 1822 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1823 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_137, i32 3, i32 8"   --->   Operation 1823 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1824 [2/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 1824 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1825 [1/1] (1.41ns)   --->   "%sub_ln1171_138 = sub i11 0, i11 %zext_ln1171_218"   --->   Operation 1825 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_138, i32 3, i32 10"   --->   Operation 1826 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln717_91 = zext i8 %p_read_97"   --->   Operation 1827 'zext' 'zext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln42_215 = zext i7 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1828 'zext' 'zext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln42_216 = zext i7 %mult_V_864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1829 'zext' 'zext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.00ns)   --->   "%shl_ln1171_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_97, i3 0"   --->   Operation 1830 'bitconcatenate' 'shl_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1171_221 = zext i11 %shl_ln1171_64"   --->   Operation 1831 'zext' 'zext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln1171_222 = zext i11 %shl_ln1171_64"   --->   Operation 1832 'zext' 'zext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1833 [1/1] (0.00ns)   --->   "%shl_ln1171_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_97, i1 0"   --->   Operation 1833 'bitconcatenate' 'shl_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln1171_223 = zext i9 %shl_ln1171_65"   --->   Operation 1834 'zext' 'zext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln1171_224 = zext i9 %shl_ln1171_65"   --->   Operation 1835 'zext' 'zext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln1171_225 = zext i9 %shl_ln1171_65"   --->   Operation 1836 'zext' 'zext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (1.48ns)   --->   "%sub_ln1171_139 = sub i12 %zext_ln1171_225, i12 %zext_ln1171_222"   --->   Operation 1837 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_139, i32 3, i32 11"   --->   Operation 1838 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/3] (2.45ns)   --->   "%mul_ln1171_118 = mul i15 %zext_ln717_90, i15 70"   --->   Operation 1839 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln42_166 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_118, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1840 'partselect' 'trunc_ln42_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/3] (2.45ns)   --->   "%mul_ln1171_119 = mul i15 %zext_ln717_90, i15 32717"   --->   Operation 1841 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_119, i32 3, i32 14"   --->   Operation 1842 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i14 %sub_ln1171_140"   --->   Operation 1843 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (1.52ns)   --->   "%sub_ln1171_141 = sub i15 %sext_ln1171_38, i15 %zext_ln1171_221"   --->   Operation 1844 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_141, i32 3, i32 14"   --->   Operation 1845 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1846 [1/1] (1.48ns)   --->   "%add_ln717_35 = add i12 %zext_ln1171_222, i12 %zext_ln1171_225"   --->   Operation 1846 'add' 'add_ln717_35' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1847 [1/1] (0.00ns)   --->   "%trunc_ln42_167 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717_35, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1847 'partselect' 'trunc_ln42_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln42_219 = zext i9 %trunc_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1848 'zext' 'zext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i13 %sub_ln1171_142"   --->   Operation 1849 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1850 [1/1] (1.53ns)   --->   "%sub_ln1171_143 = sub i14 %sext_ln1171_39, i14 %zext_ln1171_224"   --->   Operation 1850 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_143, i32 3, i32 13"   --->   Operation 1851 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1852 [1/3] (2.45ns)   --->   "%mul_ln1171_120 = mul i15 %zext_ln717_90, i15 32722"   --->   Operation 1852 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln717_322 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_120, i32 3, i32 14"   --->   Operation 1853 'partselect' 'trunc_ln717_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln42_220 = zext i10 %trunc_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1854 'zext' 'zext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_888 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_97, i2 0"   --->   Operation 1855 'bitconcatenate' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln1171_228 = zext i10 %mult_V_888"   --->   Operation 1856 'zext' 'zext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (1.41ns)   --->   "%sub_ln1171_180 = sub i11 %zext_ln717_91, i11 %zext_ln1171_228"   --->   Operation 1857 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_180, i32 3, i32 10"   --->   Operation 1858 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/1] (1.36ns)   --->   "%sub_ln1171_144 = sub i10 0, i10 %zext_ln1171_223"   --->   Operation 1859 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_144, i32 3, i32 9"   --->   Operation 1860 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (1.41ns)   --->   "%sub_ln717_53 = sub i11 %zext_ln1171_228, i11 %zext_ln717_91"   --->   Operation 1861 'sub' 'sub_ln717_53' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_53, i32 3, i32 10"   --->   Operation 1862 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln42_64 = sext i8 %trunc_ln717_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1863 'sext' 'sext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln42_236 = zext i10 %sext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1864 'zext' 'zext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%shl_ln717_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_96, i5 0"   --->   Operation 1865 'bitconcatenate' 'shl_ln717_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln717_92 = zext i9 %shl_ln717_50"   --->   Operation 1866 'zext' 'zext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (1.53ns)   --->   "%sub_ln717_54 = sub i13 %shl_ln717_49, i13 %zext_ln717_92"   --->   Operation 1867 'sub' 'sub_ln717_54' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln42_169 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_54, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1868 'partselect' 'trunc_ln42_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1869 [1/1] (0.00ns)   --->   "%mult_V_898 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_96, i2 0"   --->   Operation 1869 'bitconcatenate' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln717_94 = zext i10 %mult_V_898"   --->   Operation 1870 'zext' 'zext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln1171_233 = zext i9 %shl_ln717_50"   --->   Operation 1871 'zext' 'zext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln1171_234 = zext i9 %shl_ln717_50"   --->   Operation 1872 'zext' 'zext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1873 [1/1] (1.36ns)   --->   "%sub_ln1171_145 = sub i10 0, i10 %zext_ln1171_234"   --->   Operation 1873 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_145, i32 3, i32 9"   --->   Operation 1874 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln717_63 = sext i7 %trunc_ln717_326"   --->   Operation 1875 'sext' 'sext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln42_226 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1876 'zext' 'zext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln42_227 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1877 'zext' 'zext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1878 [2/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 1878 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/3] (2.45ns)   --->   "%mul_ln1171_122 = mul i13 %zext_ln1171_230, i13 8179"   --->   Operation 1879 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_122, i32 3, i32 12"   --->   Operation 1880 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_96, i4 0"   --->   Operation 1881 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln1171_235 = zext i12 %tmp_6"   --->   Operation 1882 'zext' 'zext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1883 [1/1] (1.54ns)   --->   "%sub_ln1171_181 = sub i13 %zext_ln1171_230, i13 %zext_ln1171_235"   --->   Operation 1883 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln717_329 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_181, i32 3, i32 12"   --->   Operation 1884 'partselect' 'trunc_ln717_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln1171_236 = zext i13 %shl_ln717_49"   --->   Operation 1885 'zext' 'zext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1886 [1/1] (1.53ns)   --->   "%add_ln1171_15 = add i14 %zext_ln1171_236, i14 %zext_ln1171_233"   --->   Operation 1886 'add' 'add_ln1171_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln42_170 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171_15, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1887 'partselect' 'trunc_ln42_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1888 [1/1] (1.54ns)   --->   "%add_ln717_36 = add i13 %zext_ln1171_235, i13 %zext_ln717_94"   --->   Operation 1888 'add' 'add_ln717_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln42_171 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_36, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1889 'partselect' 'trunc_ln42_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln42_230 = zext i9 %trunc_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1890 'zext' 'zext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln1171_237 = zext i11 %shl_ln717_51"   --->   Operation 1891 'zext' 'zext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i12 %sub_ln1171_146"   --->   Operation 1892 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1893 [1/1] (1.54ns)   --->   "%sub_ln1171_147 = sub i13 %sext_ln1171_40, i13 %zext_ln717_92"   --->   Operation 1893 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1894 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_147, i32 3, i32 12"   --->   Operation 1894 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/3] (2.45ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_229, i14 50"   --->   Operation 1895 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln42_173 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_123, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1896 'partselect' 'trunc_ln42_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (1.53ns)   --->   "%sub_ln1171_148 = sub i14 %zext_ln1171_237, i14 %zext_ln1171_236"   --->   Operation 1897 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_148, i32 3, i32 13"   --->   Operation 1898 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1899 [1/3] (2.45ns)   --->   "%mul_ln1171_124 = mul i14 %zext_ln1171_229, i14 16358"   --->   Operation 1899 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_124, i32 3, i32 13"   --->   Operation 1900 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1901 [1/3] (2.45ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_229, i14 42"   --->   Operation 1901 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln42_174 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_125, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1902 'partselect' 'trunc_ln42_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1903 [1/1] (1.54ns)   --->   "%sub_ln1171_149 = sub i13 %zext_ln717_92, i13 %zext_ln1171_235"   --->   Operation 1903 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_149, i32 3, i32 12"   --->   Operation 1904 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln717_65 = sext i9 %trunc_ln717_334"   --->   Operation 1905 'sext' 'sext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1906 [1/3] (2.45ns)   --->   "%mul_ln717_54 = mul i13 %zext_ln1171_230, i13 21"   --->   Operation 1906 'mul' 'mul_ln717_54' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln42_175 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_54, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1907 'partselect' 'trunc_ln42_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln1171_239 = zext i8 %p_read_95"   --->   Operation 1908 'zext' 'zext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln1171_242 = zext i8 %p_read_95"   --->   Operation 1909 'zext' 'zext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1910 [1/1] (0.00ns)   --->   "%shl_ln717_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_95, i4 0"   --->   Operation 1910 'bitconcatenate' 'shl_ln717_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln717_96 = zext i12 %shl_ln717_52"   --->   Operation 1911 'zext' 'zext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1912 [1/1] (1.54ns)   --->   "%sub_ln717_55 = sub i13 %zext_ln717_96, i13 %zext_ln1171_238"   --->   Operation 1912 'sub' 'sub_ln717_55' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln42_176 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_55, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1913 'partselect' 'trunc_ln42_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1914 [1/1] (0.00ns)   --->   "%mult_V_932 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_95, i2 0"   --->   Operation 1914 'bitconcatenate' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln717_97 = zext i10 %mult_V_932"   --->   Operation 1915 'zext' 'zext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1916 [1/1] (1.41ns)   --->   "%sub_ln717_56 = sub i11 %zext_ln717_97, i11 %zext_ln1171_239"   --->   Operation 1916 'sub' 'sub_ln717_56' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_56, i32 3, i32 10"   --->   Operation 1917 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln42_237 = zext i9 %trunc_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1918 'zext' 'zext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln1171_243 = zext i10 %mult_V_932"   --->   Operation 1919 'zext' 'zext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1920 [1/1] (1.41ns)   --->   "%sub_ln1171_150 = sub i11 0, i11 %zext_ln717_97"   --->   Operation 1920 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i11 %sub_ln1171_150"   --->   Operation 1921 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1922 [1/1] (1.48ns)   --->   "%sub_ln1171_151 = sub i12 %sext_ln1171_41, i12 %zext_ln1171_242"   --->   Operation 1922 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_151, i32 3, i32 11"   --->   Operation 1923 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [2/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 1924 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1925 [1/3] (2.45ns)   --->   "%mul_ln1171_126 = mul i15 %zext_ln1171_241, i15 32730"   --->   Operation 1925 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_126, i32 3, i32 14"   --->   Operation 1926 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%shl_ln1171_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_95, i6 0"   --->   Operation 1927 'bitconcatenate' 'shl_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln1171_244 = zext i14 %shl_ln1171_68"   --->   Operation 1928 'zext' 'zext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (1.52ns)   --->   "%add_ln1171_16 = add i15 %zext_ln1171_244, i15 %zext_ln1171_243"   --->   Operation 1929 'add' 'add_ln1171_16' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln42_179 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_16, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1930 'partselect' 'trunc_ln42_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/3] (2.45ns)   --->   "%mul_ln1171_127 = mul i16 %r_V_29, i16 65465"   --->   Operation 1931 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_127, i32 3, i32 15"   --->   Operation 1932 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1171_245 = zext i9 %shl_ln717_54"   --->   Operation 1933 'zext' 'zext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1934 [1/1] (1.54ns)   --->   "%sub_ln1171_152 = sub i13 %zext_ln1171_245, i13 %zext_ln717_96"   --->   Operation 1934 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_152, i32 3, i32 12"   --->   Operation 1935 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1936 [1/3] (2.45ns)   --->   "%mul_ln717_56 = mul i13 %zext_ln1171_238, i13 29"   --->   Operation 1936 'mul' 'mul_ln717_56' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln42_180 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_56, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1937 'partselect' 'trunc_ln42_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i12 %sub_ln1171_153"   --->   Operation 1938 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (1.54ns)   --->   "%sub_ln1171_154 = sub i13 %sext_ln1171_42, i13 %zext_ln1171_238"   --->   Operation 1939 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_154, i32 3, i32 12"   --->   Operation 1940 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i14 %sub_ln1171_155"   --->   Operation 1941 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (1.52ns)   --->   "%sub_ln1171_156 = sub i15 %sext_ln1171_43, i15 %zext_ln1171_241"   --->   Operation 1942 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1943 [1/1] (0.00ns)   --->   "%trunc_ln717_340 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_156, i32 3, i32 14"   --->   Operation 1943 'partselect' 'trunc_ln717_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1944 [1/3] (2.45ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_238, i13 8179"   --->   Operation 1944 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_128, i32 3, i32 12"   --->   Operation 1945 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln42_241 = zext i11 %trunc_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1946 'zext' 'zext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1947 [1/3] (2.45ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_29, i16 65462"   --->   Operation 1947 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1948 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_133, i32 3, i32 15"   --->   Operation 1948 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1949 [1/3] (2.45ns)   --->   "%mul_ln1171_134 = mul i15 %zext_ln1171_251, i15 32731"   --->   Operation 1949 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1950 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_134, i32 3, i32 14"   --->   Operation 1950 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/3] (2.45ns)   --->   "%mul_ln1171_135 = mul i14 %zext_ln1171_248, i14 16359"   --->   Operation 1951 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_135, i32 3, i32 13"   --->   Operation 1952 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln42_242 = zext i5 %mult_V_966" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1953 'zext' 'zext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1954 [1/3] (2.45ns)   --->   "%mul_ln717_57 = mul i13 %zext_ln1171_250, i13 19"   --->   Operation 1954 'mul' 'mul_ln717_57' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln42_187 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_57, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1955 'partselect' 'trunc_ln42_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1956 [1/1] (0.00ns)   --->   "%shl_ln1171_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_94, i6 0"   --->   Operation 1956 'bitconcatenate' 'shl_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln1171_254 = zext i14 %shl_ln1171_72"   --->   Operation 1957 'zext' 'zext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1958 [1/1] (1.52ns)   --->   "%sub_ln1171_157 = sub i15 0, i15 %zext_ln1171_254"   --->   Operation 1958 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln42_244 = zext i10 %trunc_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1959 'zext' 'zext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/3] (2.45ns)   --->   "%mul_ln1171_137 = mul i14 %zext_ln1171_248, i14 59"   --->   Operation 1960 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln42_190 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_137, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1961 'partselect' 'trunc_ln42_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1962 [1/3] (2.45ns)   --->   "%mul_ln1171_138 = mul i15 %zext_ln1171_251, i15 75"   --->   Operation 1962 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1963 [1/3] (2.45ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_250, i13 8181"   --->   Operation 1963 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_139, i32 3, i32 12"   --->   Operation 1964 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln42_247 = zext i7 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1965 'zext' 'zext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln42_248 = zext i7 %mult_V_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1966 'zext' 'zext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1967 [1/3] (2.45ns)   --->   "%mul_ln1171_140 = mul i14 %zext_ln1171_248, i14 43"   --->   Operation 1967 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln42_194 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_140, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1968 'partselect' 'trunc_ln42_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1969 [1/3] (2.45ns)   --->   "%mul_ln1171_141 = mul i13 %zext_ln1171_256, i13 8179"   --->   Operation 1969 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_141, i32 3, i32 12"   --->   Operation 1970 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1971 [1/3] (2.45ns)   --->   "%mul_ln717_58 = mul i13 %zext_ln1171_256, i13 23"   --->   Operation 1971 'mul' 'mul_ln717_58' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln42_196 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_58, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1972 'partselect' 'trunc_ln42_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1973 [2/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 1973 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1974 [1/1] (1.36ns)   --->   "%add_ln712_6 = add i10 %sext_ln42_39, i10 %sext_ln717_52"   --->   Operation 1974 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1975 [1/1] (1.41ns)   --->   "%add_ln712_15 = add i11 %zext_ln717_63, i11 %zext_ln42_156"   --->   Operation 1975 'add' 'add_ln712_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1976 [1/1] (1.36ns)   --->   "%add_ln712_16 = add i9 %zext_ln1171_213, i9 288"   --->   Operation 1976 'add' 'add_ln712_16' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1977 [1/1] (1.41ns)   --->   "%add_ln712_26 = add i11 %zext_ln42_174, i11 %zext_ln42_202"   --->   Operation 1977 'add' 'add_ln712_26' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1978 [1/1] (1.30ns)   --->   "%add_ln712_28 = add i9 %zext_ln42_227, i9 %zext_ln1171_58"   --->   Operation 1978 'add' 'add_ln712_28' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln712_7 = zext i9 %add_ln712_28"   --->   Operation 1979 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (1.41ns)   --->   "%add_ln712_29 = add i11 %zext_ln712_7, i11 %zext_ln42_220"   --->   Operation 1980 'add' 'add_ln712_29' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1981 [1/1] (1.48ns)   --->   "%add_ln712_37 = add i11 %trunc_ln42_21, i11 %zext_ln42_61"   --->   Operation 1981 'add' 'add_ln712_37' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1982 [1/1] (1.41ns)   --->   "%add_ln712_45 = add i10 %trunc_ln42_158, i10 %zext_ln42_216"   --->   Operation 1982 'add' 'add_ln712_45' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1983 [1/1] (1.36ns)   --->   "%add_ln712_46 = add i9 %zext_ln1171_81, i9 192"   --->   Operation 1983 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1984 [1/1] (1.41ns)   --->   "%add_ln712_55 = add i10 %zext_ln42_42, i10 %trunc_ln42_40"   --->   Operation 1984 'add' 'add_ln712_55' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (1.41ns)   --->   "%add_ln712_59 = add i11 %zext_ln42_187, i11 %zext_ln42_197"   --->   Operation 1985 'add' 'add_ln712_59' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1986 [1/1] (1.30ns)   --->   "%add_ln712_62 = add i9 %zext_ln42_90, i9 96"   --->   Operation 1986 'add' 'add_ln712_62' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1987 [1/1] (1.41ns)   --->   "%add_ln712_71 = add i10 %zext_ln42_44, i10 %trunc_ln42_42"   --->   Operation 1987 'add' 'add_ln712_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln712_25 = zext i10 %add_ln712_71"   --->   Operation 1988 'zext' 'zext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1989 [1/1] (1.41ns)   --->   "%add_ln712_72 = add i12 %zext_ln712_25, i12 %sext_ln717_63"   --->   Operation 1989 'add' 'add_ln712_72' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1990 [1/1] (1.41ns)   --->   "%add_ln712_75 = add i11 %zext_ln42_97, i11 %zext_ln42_129"   --->   Operation 1990 'add' 'add_ln712_75' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_76 = add i11 %trunc_ln42_109, i11 %zext_ln42_153"   --->   Operation 1991 'add' 'add_ln712_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1992 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_77 = add i11 %add_ln712_76, i11 %zext_ln42_137"   --->   Operation 1992 'add' 'add_ln712_77' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_80 = add i10 %zext_ln42_237, i10 256"   --->   Operation 1993 'add' 'add_ln712_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1994 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_81 = add i10 %add_ln712_80, i10 %zext_ln42_206"   --->   Operation 1994 'add' 'add_ln712_81' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1995 [1/1] (1.41ns)   --->   "%add_ln712_86 = add i11 %sext_ln717_12, i11 %sext_ln717_15"   --->   Operation 1995 'add' 'add_ln712_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1996 [1/1] (1.41ns)   --->   "%add_ln712_93 = add i11 %zext_ln717_45, i11 %zext_ln42_98"   --->   Operation 1996 'add' 'add_ln712_93' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1997 [1/1] (1.41ns)   --->   "%add_ln712_94 = add i11 %zext_ln42_145, i11 %zext_ln42_146"   --->   Operation 1997 'add' 'add_ln712_94' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1998 [1/1] (1.41ns)   --->   "%add_ln712_98 = add i11 %zext_ln717_97, i11 96"   --->   Operation 1998 'add' 'add_ln712_98' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln712_35 = zext i11 %add_ln712_98"   --->   Operation 1999 'zext' 'zext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2000 [1/1] (1.48ns)   --->   "%add_ln712_99 = add i12 %zext_ln712_35, i12 %zext_ln42_189"   --->   Operation 2000 'add' 'add_ln712_99' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2001 [1/1] (1.48ns)   --->   "%add_ln712_104 = add i12 %sext_ln1171_95, i12 %sext_ln1171_121"   --->   Operation 2001 'add' 'add_ln712_104' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2002 [1/1] (1.41ns)   --->   "%add_ln712_118 = add i10 %zext_ln42_54, i10 480"   --->   Operation 2002 'add' 'add_ln712_118' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln712_41 = zext i10 %add_ln712_118"   --->   Operation 2003 'zext' 'zext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2004 [1/1] (1.41ns)   --->   "%add_ln712_119 = add i11 %zext_ln712_41, i11 %zext_ln42_196"   --->   Operation 2004 'add' 'add_ln712_119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2005 [1/1] (1.54ns)   --->   "%add_ln712_155 = add i12 %zext_ln717_3, i12 %trunc_ln42_15"   --->   Operation 2005 'add' 'add_ln712_155' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2006 [1/1] (1.48ns)   --->   "%add_ln712_160 = add i12 %zext_ln42_142, i12 %zext_ln42_150"   --->   Operation 2006 'add' 'add_ln712_160' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2007 [1/1] (1.48ns)   --->   "%add_ln712_164 = add i11 %trunc_ln42_181, i11 1472"   --->   Operation 2007 'add' 'add_ln712_164' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2008 [1/1] (1.48ns)   --->   "%add_ln712_169 = add i12 %sext_ln717_10, i12 %sext_ln1171_88"   --->   Operation 2008 'add' 'add_ln712_169' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2009 [1/1] (1.36ns)   --->   "%add_ln712_177 = add i9 %trunc_ln42_151, i9 %zext_ln42_215"   --->   Operation 2009 'add' 'add_ln712_177' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2010 [1/1] (1.30ns)   --->   "%add_ln712_180 = add i9 %zext_ln42_56, i9 %zext_ln42_126"   --->   Operation 2010 'add' 'add_ln712_180' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln712_68 = zext i9 %add_ln712_180"   --->   Operation 2011 'zext' 'zext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (1.48ns)   --->   "%add_ln712_181 = add i11 %zext_ln712_68, i11 1056"   --->   Operation 2012 'add' 'add_ln712_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2013 [1/1] (1.48ns)   --->   "%add_ln712_200 = add i11 %trunc_ln42_186, i11 544"   --->   Operation 2013 'add' 'add_ln712_200' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2014 [1/1] (1.48ns)   --->   "%add_ln712_217 = add i11 %trunc_ln42_18, i11 %zext_ln717_16"   --->   Operation 2014 'add' 'add_ln712_217' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2015 [1/1] (1.48ns)   --->   "%add_ln712_223 = add i12 %zext_ln42_108, i12 %zext_ln42_117"   --->   Operation 2015 'add' 'add_ln712_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2016 [1/1] (1.48ns)   --->   "%add_ln712_225 = add i11 %zext_ln42_154, i11 %trunc_ln42_118"   --->   Operation 2016 'add' 'add_ln712_225' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2017 [1/1] (0.00ns)   --->   "%or_ln712_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_106"   --->   Operation 2017 'bitconcatenate' 'or_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i9 %or_ln712_2"   --->   Operation 2018 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/1] (1.36ns)   --->   "%add_ln712_243 = add i10 %sext_ln712_69, i10 %zext_ln42_242"   --->   Operation 2019 'add' 'add_ln712_243' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2020 [1/1] (1.36ns)   --->   "%add_ln712_252 = add i9 %zext_ln42_46, i9 %trunc_ln42_44"   --->   Operation 2020 'add' 'add_ln712_252' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2021 [1/1] (1.48ns)   --->   "%add_ln712_282 = add i11 %zext_ln42_230, i11 %trunc_ln42_188"   --->   Operation 2021 'add' 'add_ln712_282' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2022 [1/1] (1.48ns)   --->   "%add_ln712_322 = add i11 %trunc_ln42_121, i11 %zext_ln42_173"   --->   Operation 2022 'add' 'add_ln712_322' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (1.41ns)   --->   "%add_ln712_325 = add i11 %zext_ln42_199, i11 %zext_ln42_219"   --->   Operation 2023 'add' 'add_ln712_325' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (1.41ns)   --->   "%add_ln712_328 = add i11 %zext_ln42_244, i11 64"   --->   Operation 2024 'add' 'add_ln712_328' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2025 [1/1] (1.30ns)   --->   "%add_ln712_345 = add i9 %zext_ln1171_58, i9 %zext_ln1171_201"   --->   Operation 2025 'add' 'add_ln712_345' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/1] (1.48ns)   --->   "%add_ln712_354 = add i12 %zext_ln42_4, i12 %zext_ln42_10"   --->   Operation 2026 'add' 'add_ln712_354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (1.48ns)   --->   "%add_ln712_356 = add i11 %trunc_ln42_59, i11 %zext_ln42_89"   --->   Operation 2027 'add' 'add_ln712_356' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_365 = add i11 %zext_ln42_226, i11 %trunc_ln42_183"   --->   Operation 2028 'add' 'add_ln712_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2029 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_366 = add i11 %add_ln712_365, i11 %zext_ln42_213"   --->   Operation 2029 'add' 'add_ln712_366' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2030 [1/1] (1.30ns)   --->   "%add_ln712_367 = add i9 %zext_ln1171_81, i9 %zext_ln42_90"   --->   Operation 2030 'add' 'add_ln712_367' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_378 = add i9 %trunc_ln42_192, i9 448"   --->   Operation 2031 'add' 'add_ln712_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2032 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln712_379 = add i9 %add_ln712_378, i9 %zext_ln42_227"   --->   Operation 2032 'add' 'add_ln712_379' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2033 [1/1] (1.41ns)   --->   "%add_ln712_388 = add i11 %sext_ln717_34, i11 %sext_ln1171_123"   --->   Operation 2033 'add' 'add_ln712_388' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i11 %add_ln712_388"   --->   Operation 2034 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2035 [1/1] (1.48ns)   --->   "%add_ln712_389 = add i12 %sext_ln712_147, i12 %trunc_ln717_227_cast"   --->   Operation 2035 'add' 'add_ln712_389' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2036 [1/1] (1.48ns)   --->   "%add_ln712_390 = add i12 %sext_ln717_53, i12 %sext_ln717_58"   --->   Operation 2036 'add' 'add_ln712_390' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2037 [1/1] (1.41ns)   --->   "%add_ln712_391 = add i12 %sext_ln717_65, i12 %zext_ln1171_25"   --->   Operation 2037 'add' 'add_ln712_391' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2038 [1/1] (1.48ns)   --->   "%add_ln712_395 = add i11 %zext_ln42_80, i11 %trunc_ln42_69"   --->   Operation 2038 'add' 'add_ln712_395' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2039 [1/1] (1.41ns)   --->   "%add_ln712_397 = add i10 %trunc_ln42_72, i10 %zext_ln42_144"   --->   Operation 2039 'add' 'add_ln712_397' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln712_153 = zext i10 %add_ln712_397"   --->   Operation 2040 'zext' 'zext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2041 [1/1] (1.41ns)   --->   "%add_ln712_398 = add i11 %zext_ln42_149, i11 %zext_ln42_159"   --->   Operation 2041 'add' 'add_ln712_398' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln712_154 = zext i11 %add_ln712_398"   --->   Operation 2042 'zext' 'zext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2043 [1/1] (1.48ns)   --->   "%add_ln712_399 = add i12 %zext_ln712_154, i12 %zext_ln712_153"   --->   Operation 2043 'add' 'add_ln712_399' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2044 [1/1] (1.48ns)   --->   "%add_ln712_403 = add i12 %zext_ln42_236, i12 %zext_ln42_241"   --->   Operation 2044 'add' 'add_ln712_403' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2045 [1/1] (1.36ns)   --->   "%add_ln712_404 = add i9 %zext_ln42_248, i9 320"   --->   Operation 2045 'add' 'add_ln712_404' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2046 [1/1] (1.48ns)   --->   "%add_ln712_426 = add i12 %trunc_ln717_237_cast, i12 %sext_ln1171_110"   --->   Operation 2046 'add' 'add_ln712_426' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (1.41ns)   --->   "%add_ln712_437 = add i11 %zext_ln42_107, i11 %zext_ln42_116"   --->   Operation 2047 'add' 'add_ln712_437' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2048 [1/1] (1.48ns)   --->   "%add_ln712_461 = add i11 %trunc_ln42_59, i11 %zext_ln717_46"   --->   Operation 2048 'add' 'add_ln712_461' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2049 [1/1] (1.41ns)   --->   "%add_ln712_468 = add i10 %zext_ln1171_182, i10 480"   --->   Operation 2049 'add' 'add_ln712_468' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2050 [1/1] (1.36ns)   --->   "%add_ln712_486 = add i10 %zext_ln42_141, i10 %zext_ln1171_170"   --->   Operation 2050 'add' 'add_ln712_486' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i12 %add_ln712_488"   --->   Operation 2051 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2052 [1/1] (1.54ns)   --->   "%add_ln712_489 = add i13 %sext_ln712_148, i13 %zext_ln42_210"   --->   Operation 2052 'add' 'add_ln712_489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2053 [1/1] (1.36ns)   --->   "%add_ln712_493 = add i10 %sext_ln1171_69, i10 %sext_ln717_24"   --->   Operation 2053 'add' 'add_ln712_493' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2054 [1/1] (1.41ns)   --->   "%add_ln712_509 = add i11 %zext_ln42_212, i11 %zext_ln1171_218"   --->   Operation 2054 'add' 'add_ln712_509' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2055 [1/1] (1.36ns)   --->   "%add_ln712_559 = add i10 %sext_ln1171_60, i10 %sext_ln717_14"   --->   Operation 2055 'add' 'add_ln712_559' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2056 [1/1] (1.48ns)   --->   "%add_ln712_576 = add i11 %zext_ln42_181, i11 %trunc_ln42_150"   --->   Operation 2056 'add' 'add_ln712_576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2057 [1/1] (1.48ns)   --->   "%add_ln712_578 = add i11 %trunc_ln42_184, i11 %zext_ln42_247"   --->   Operation 2057 'add' 'add_ln712_578' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.15>
ST_5 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read470"   --->   Operation 2058 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2059 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read470, i2 0"   --->   Operation 2059 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i10 %shl_ln717_1"   --->   Operation 2060 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i10 %shl_ln717_1"   --->   Operation 2061 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2062 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717, i13 %zext_ln717_1"   --->   Operation 2062 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2063 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717, i32 3, i32 12"   --->   Operation 2063 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i13 %shl_ln1"   --->   Operation 2064 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i12 %trunc_ln"   --->   Operation 2065 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2066 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read470, i7 0"   --->   Operation 2066 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i15 %shl_ln1171_1"   --->   Operation 2067 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2068 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 %zext_ln1171_7, i16 %zext_ln1171_9"   --->   Operation 2068 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2069 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_2, i32 3, i32 15"   --->   Operation 2069 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i12 %trunc_ln717_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2070 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2071 [1/1] (1.41ns)   --->   "%sub_ln717 = sub i11 %zext_ln717_2, i11 %zext_ln1171"   --->   Operation 2071 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln717_119 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717, i32 3, i32 10"   --->   Operation 2072 'partselect' 'trunc_ln717_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2073 [1/3] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_0, i16 65445"   --->   Operation 2073 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2074 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_2, i32 3, i32 15"   --->   Operation 2074 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i11 %trunc_ln717_120"   --->   Operation 2075 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i12 %trunc_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2076 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2077 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i11 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2077 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2078 [1/1] (1.41ns)   --->   "%sub_ln1171_162 = sub i11 %zext_ln1171, i11 %zext_ln717_2"   --->   Operation 2078 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln717_121 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_162, i32 3, i32 10"   --->   Operation 2079 'partselect' 'trunc_ln717_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i10 %trunc_ln717_122"   --->   Operation 2080 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2081 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read470, i6 0"   --->   Operation 2081 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i14 %shl_ln1171_4"   --->   Operation 2082 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2083 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read470, i3 0"   --->   Operation 2083 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i11 %shl_ln1171_5"   --->   Operation 2084 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2085 [1/1] (1.52ns)   --->   "%sub_ln1171_5 = sub i15 %zext_ln1171_13, i15 %zext_ln1171_14"   --->   Operation 2085 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2086 [1/1] (0.00ns)   --->   "%trunc_ln717_123 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_5, i32 3, i32 14"   --->   Operation 2086 'partselect' 'trunc_ln717_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2087 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 0, i16 %zext_ln1171_9"   --->   Operation 2087 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2088 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_6, i32 3, i32 15"   --->   Operation 2088 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2089 [1/1] (1.52ns)   --->   "%add_ln1171_1 = add i15 %zext_ln1171_13, i15 %zext_ln1171_14"   --->   Operation 2089 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2090 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_1, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2090 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i10 %trunc_ln717_124"   --->   Operation 2091 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i8 %p_read_122"   --->   Operation 2092 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2093 [1/3] (2.45ns)   --->   "%mul_ln717_1 = mul i12 %zext_ln1171_18, i12 13"   --->   Operation 2093 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2094 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_1, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2094 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i5 %mult_V_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2095 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2096 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_122, i2 0"   --->   Operation 2096 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln717_5 = zext i10 %shl_ln717_3"   --->   Operation 2097 'zext' 'zext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2098 [1/1] (1.54ns)   --->   "%sub_ln717_1 = sub i13 %zext_ln717_4, i13 %zext_ln717_5"   --->   Operation 2098 'sub' 'sub_ln717_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_1, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2099 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i11 %trunc_ln717_125"   --->   Operation 2100 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln717_6 = zext i10 %mult_V_40"   --->   Operation 2101 'zext' 'zext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i6 %mult_V_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2102 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i10 %trunc_ln717_127"   --->   Operation 2103 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2104 [1/1] (0.00ns)   --->   "%zext_ln1171_22 = zext i10 %shl_ln717_3"   --->   Operation 2104 'zext' 'zext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2105 [1/1] (1.41ns)   --->   "%sub_ln1171_10 = sub i11 0, i11 %zext_ln1171_22"   --->   Operation 2105 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln717_128 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_10, i32 3, i32 10"   --->   Operation 2106 'partselect' 'trunc_ln717_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i15 %sub_ln1171_11"   --->   Operation 2107 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2108 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_122, i3 0"   --->   Operation 2108 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln1171_24 = zext i11 %shl_ln1171_s"   --->   Operation 2109 'zext' 'zext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2110 [1/1] (1.53ns)   --->   "%sub_ln1171_12 = sub i16 %sext_ln1171_8, i16 %zext_ln1171_24"   --->   Operation 2110 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2111 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_12, i32 3, i32 15"   --->   Operation 2111 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln717_7 = zext i11 %shl_ln1171_s"   --->   Operation 2112 'zext' 'zext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2113 [1/1] (1.48ns)   --->   "%sub_ln717_3 = sub i12 %zext_ln717_7, i12 %zext_ln1171_18"   --->   Operation 2113 'sub' 'sub_ln717_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln717_129 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_3, i32 3, i32 11"   --->   Operation 2114 'partselect' 'trunc_ln717_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2115 [1/1] (1.41ns)   --->   "%sub_ln1171_163 = sub i11 %zext_ln1171_15, i11 %zext_ln1171_22"   --->   Operation 2115 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln717_130 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_163, i32 3, i32 10"   --->   Operation 2116 'partselect' 'trunc_ln717_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i11 %trunc_ln717_131"   --->   Operation 2117 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i9 %trunc_ln717_132"   --->   Operation 2118 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i10 %trunc_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2119 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i12 %sub_ln1171_13"   --->   Operation 2120 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2121 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_9, i13 %zext_ln1171_27"   --->   Operation 2121 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln717_133 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_14, i32 3, i32 12"   --->   Operation 2122 'partselect' 'trunc_ln717_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i9 %mult_V_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2123 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_121, i2 0"   --->   Operation 2124 'bitconcatenate' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i10 %mult_V_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2125 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i11 %trunc_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2126 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i11 %trunc_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2127 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i10 %trunc_ln717_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2128 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i12 %trunc_ln717_135"   --->   Operation 2129 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i9 %trunc_ln717_136"   --->   Operation 2130 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i10 %trunc_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2131 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i11 %trunc_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2132 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i11 %trunc_ln717_137"   --->   Operation 2133 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i9 %trunc_ln717_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2134 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i10 %sext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2135 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i10 %mult_V_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2136 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2137 [1/3] (2.45ns)   --->   "%mul_ln717_6 = mul i12 %zext_ln1171_33, i12 13"   --->   Operation 2137 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_6, i32 3, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2138 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i11 %mult_V_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2139 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i13 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2140 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i9 %trunc_ln717_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2141 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i10 %sext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2142 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i10 %trunc_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2143 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2144 [1/3] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_3, i16 65461"   --->   Operation 2144 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2145 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_15, i32 3, i32 15"   --->   Operation 2145 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i6 %trunc_ln717_141"   --->   Operation 2146 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln42_29 = zext i11 %trunc_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2147 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2148 [1/3] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_3, i16 65460"   --->   Operation 2148 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2149 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_17, i32 3, i32 15"   --->   Operation 2149 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln42_35 = zext i11 %mult_V_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2150 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln42_30 = zext i7 %mult_V_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2151 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i10 %trunc_ln717_142"   --->   Operation 2152 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i12 %trunc_ln717_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2153 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i11 %trunc_ln717_144"   --->   Operation 2154 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i12 %trunc_ln717_145"   --->   Operation 2155 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln42_31 = zext i10 %trunc_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2156 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln1171_47 = zext i8 %p_read_119"   --->   Operation 2157 'zext' 'zext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2158 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_119, i2 0"   --->   Operation 2158 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln717_12 = zext i10 %shl_ln717_s"   --->   Operation 2159 'zext' 'zext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2160 [1/1] (1.41ns)   --->   "%add_ln717_3 = add i11 %zext_ln717_12, i11 %zext_ln1171_47"   --->   Operation 2160 'add' 'add_ln717_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2161 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_3, i32 3, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2161 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln42_32 = zext i8 %trunc_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2162 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i11 %trunc_ln717_146"   --->   Operation 2163 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i10 %trunc_ln717_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2164 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i10 %trunc_ln717_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2165 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i11 %trunc_ln717_149"   --->   Operation 2166 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2167 [1/3] (2.45ns)   --->   "%mul_ln1171_23 = mul i14 %zext_ln1171_49, i14 42"   --->   Operation 2167 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_23, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2168 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln42_34 = zext i11 %trunc_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2169 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i11 %trunc_ln717_150"   --->   Operation 2170 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i9 %trunc_ln717_151"   --->   Operation 2171 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2172 [1/1] (1.41ns)   --->   "%sub_ln717_7 = sub i11 %zext_ln717_12, i11 %zext_ln1171_47"   --->   Operation 2172 'sub' 'sub_ln717_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2173 [1/1] (0.00ns)   --->   "%trunc_ln717_152 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln717_7, i32 3, i32 10"   --->   Operation 2173 'partselect' 'trunc_ln717_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln42_36 = zext i7 %mult_V_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2174 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i10 %trunc_ln717_153"   --->   Operation 2175 'sext' 'sext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln717_14 = zext i9 %mult_V_154"   --->   Operation 2176 'zext' 'zext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i11 %trunc_ln717_154"   --->   Operation 2177 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i9 %trunc_ln717_155"   --->   Operation 2178 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i11 %trunc_ln717_156"   --->   Operation 2179 'sext' 'sext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln42_37 = zext i10 %trunc_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2180 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i11 %trunc_ln717_158"   --->   Operation 2181 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln42_38 = zext i10 %trunc_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2182 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2183 [1/1] (0.00ns)   --->   "%zext_ln42_39 = zext i11 %trunc_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2183 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln42_40 = zext i10 %trunc_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2184 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln42_41 = zext i10 %trunc_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2185 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i12 %trunc_ln717_159"   --->   Operation 2186 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i11 %trunc_ln717_160"   --->   Operation 2187 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln717_161_cast = sext i11 %trunc_ln717_161"   --->   Operation 2188 'sext' 'trunc_ln717_161_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2189 [1/1] (0.00ns)   --->   "%r_V_7 = zext i8 %p_read_116"   --->   Operation 2189 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln1171_68 = zext i8 %p_read_116"   --->   Operation 2190 'zext' 'zext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i9 %trunc_ln717_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2191 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln42_50 = zext i10 %sext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2192 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln42_45 = zext i10 %mult_V_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2193 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2194 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_116, i7 0"   --->   Operation 2194 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln1171_72 = zext i15 %shl_ln1171_20"   --->   Operation 2195 'zext' 'zext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2196 [1/1] (1.53ns)   --->   "%sub_ln1171_34 = sub i16 %zext_ln1171_72, i16 %r_V_7"   --->   Operation 2196 'sub' 'sub_ln1171_34' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_34, i32 3, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2197 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2198 [1/1] (1.30ns)   --->   "%sub_ln1171_35 = sub i9 0, i9 %zext_ln1171_68"   --->   Operation 2198 'sub' 'sub_ln1171_35' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_35, i32 3, i32 8"   --->   Operation 2199 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i6 %trunc_ln717_164"   --->   Operation 2200 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i10 %trunc_ln717_165"   --->   Operation 2201 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln42_48 = zext i11 %trunc_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2202 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln42_49 = zext i11 %trunc_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2203 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2204 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_116, i6 0"   --->   Operation 2204 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln1171_73 = zext i14 %shl_ln1171_21"   --->   Operation 2205 'zext' 'zext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i11 %shl_ln717_8"   --->   Operation 2206 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2207 [1/1] (1.52ns)   --->   "%sub_ln1171_36 = sub i15 %zext_ln1171_73, i15 %zext_ln1171_74"   --->   Operation 2207 'sub' 'sub_ln1171_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln717_166 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_36, i32 3, i32 14"   --->   Operation 2208 'partselect' 'trunc_ln717_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2209 [1/3] (2.45ns)   --->   "%mul_ln1171_36 = mul i14 %zext_ln1171_70, i14 46"   --->   Operation 2209 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_36, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2210 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln42_51 = zext i11 %trunc_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2211 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i12 %trunc_ln717_167"   --->   Operation 2212 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln717_11 = sext i12 %trunc_ln717_168"   --->   Operation 2213 'sext' 'sext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2214 [1/3] (2.45ns)   --->   "%mul_ln1171_40 = mul i14 %zext_ln1171_70, i14 16362"   --->   Operation 2214 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2215 [1/1] (0.00ns)   --->   "%trunc_ln717_169 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_40, i32 3, i32 13"   --->   Operation 2215 'partselect' 'trunc_ln717_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2216 [1/1] (0.00ns)   --->   "%zext_ln42_52 = zext i11 %trunc_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2216 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i10 %trunc_ln717_170"   --->   Operation 2217 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2218 [1/3] (2.45ns)   --->   "%mul_ln1171_42 = mul i14 %zext_ln1171_70, i14 42"   --->   Operation 2218 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2219 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_42, i32 3, i32 13"   --->   Operation 2219 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln42_53 = zext i10 %trunc_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2220 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln42_60 = zext i10 %trunc_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2221 'zext' 'zext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln42_62 = zext i9 %trunc_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2222 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln42_63 = zext i11 %mult_V_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2223 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2224 [1/1] (0.00ns)   --->   "%zext_ln42_64 = zext i11 %trunc_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2224 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln42_65 = zext i10 %trunc_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2225 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln717_13 = sext i6 %trunc_ln717_172"   --->   Operation 2226 'sext' 'sext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln42_66 = zext i9 %trunc_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2227 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i8 %trunc_ln717_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2228 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln42_75 = zext i10 %sext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2229 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i11 %trunc_ln717_175"   --->   Operation 2230 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i10 %trunc_ln717_176"   --->   Operation 2231 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i8 %trunc_ln717_177"   --->   Operation 2232 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln42_68 = zext i10 %trunc_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2233 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln42_69 = zext i10 %trunc_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2234 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln42_70 = zext i10 %trunc_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2235 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln42_71 = zext i10 %trunc_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2236 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i6 %trunc_ln717_179"   --->   Operation 2237 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i6 %trunc_ln717_179"   --->   Operation 2238 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln42_73 = zext i5 %mult_V_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2239 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln42_74 = zext i9 %trunc_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2240 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i11 %trunc_ln717_181"   --->   Operation 2241 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i11 %trunc_ln717_182"   --->   Operation 2242 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln717_17 = sext i10 %trunc_ln717_183"   --->   Operation 2243 'sext' 'sext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln717_18 = sext i11 %trunc_ln717_184"   --->   Operation 2244 'sext' 'sext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i8 %trunc_ln717_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2245 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln42_83 = zext i10 %sext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2246 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln42_76 = zext i7 %mult_V_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2247 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2248 [1/3] (2.45ns)   --->   "%mul_ln717_19 = mul i12 %zext_ln1171_78, i12 13"   --->   Operation 2248 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_312 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_19, i32 3, i32 11"   --->   Operation 2249 'partselect' 'mult_V_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln42_77 = zext i10 %trunc_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2250 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i11 %trunc_ln717_186"   --->   Operation 2251 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i10 %trunc_ln717_187"   --->   Operation 2252 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i12 %trunc_ln717_188"   --->   Operation 2253 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i10 %trunc_ln717_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2254 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i10 %trunc_ln717_189"   --->   Operation 2255 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln717_19 = sext i11 %trunc_ln717_190"   --->   Operation 2256 'sext' 'sext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i11 %trunc_ln717_191"   --->   Operation 2257 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln42_78 = zext i10 %trunc_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2258 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2259 [1/1] (0.00ns)   --->   "%zext_ln42_79 = zext i5 %mult_V_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2259 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln42_81 = zext i8 %mult_V_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2260 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln717_20 = sext i12 %trunc_ln717_192"   --->   Operation 2261 'sext' 'sext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln717_21 = sext i9 %trunc_ln717_193"   --->   Operation 2262 'sext' 'sext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln42_82 = zext i10 %trunc_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2263 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i9 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2264 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln42_87 = zext i10 %sext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2265 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i6 %trunc_ln717_195"   --->   Operation 2266 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i11 %trunc_ln717_196"   --->   Operation 2267 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln42_84 = zext i10 %trunc_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2268 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i14 %sub_ln1171_54"   --->   Operation 2269 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln1171_101 = zext i9 %shl_ln1171_28"   --->   Operation 2270 'zext' 'zext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2271 [1/1] (1.52ns)   --->   "%sub_ln1171_55 = sub i15 %sext_ln1171_18, i15 %zext_ln1171_101"   --->   Operation 2271 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_55, i32 3, i32 14"   --->   Operation 2272 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i12 %trunc_ln717_198"   --->   Operation 2273 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i11 %trunc_ln717_199"   --->   Operation 2274 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln42_86 = zext i10 %trunc_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2275 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i11 %trunc_ln717_200"   --->   Operation 2276 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i11 %trunc_ln717_201"   --->   Operation 2277 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln717_23 = sext i10 %trunc_ln717_202"   --->   Operation 2278 'sext' 'sext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i8 %trunc_ln717_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2279 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln42_121 = zext i10 %sext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2280 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln42_88 = zext i10 %trunc_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2281 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i11 %trunc_ln717_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2282 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln42_94 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2283 'zext' 'zext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln42_95 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2284 'zext' 'zext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln42_96 = zext i7 %mult_V_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2285 'zext' 'zext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i9 %mult_V_421"   --->   Operation 2286 'sext' 'sext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln717_49 = zext i10 %sext_ln717_25"   --->   Operation 2287 'zext' 'zext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln42_101 = zext i5 %mult_V_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2288 'zext' 'zext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i9 %trunc_ln717_207"   --->   Operation 2289 'sext' 'sext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2290 [1/1] (0.00ns)   --->   "%zext_ln42_102 = zext i6 %mult_V_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2290 'zext' 'zext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln42_103 = zext i6 %mult_V_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2291 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln42_104 = zext i10 %trunc_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2292 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln42_105 = zext i9 %trunc_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2293 'zext' 'zext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i11 %trunc_ln717_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2294 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln42_106 = zext i9 %mult_V_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2295 'zext' 'zext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i10 %trunc_ln717_210"   --->   Operation 2296 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i10 %trunc_ln717_211"   --->   Operation 2297 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i6 %trunc_ln717_212"   --->   Operation 2298 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i9 %trunc_ln717_213"   --->   Operation 2299 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i11 %trunc_ln717_214"   --->   Operation 2300 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i10 %trunc_ln717_216"   --->   Operation 2301 'sext' 'sext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln42_109 = zext i10 %trunc_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2302 'zext' 'zext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln42_110 = zext i11 %trunc_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2303 'zext' 'zext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln42_111 = zext i11 %trunc_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2304 'zext' 'zext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i10 %trunc_ln717_217"   --->   Operation 2305 'sext' 'sext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln42_112 = zext i10 %trunc_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2306 'zext' 'zext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln42_113 = zext i11 %trunc_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2307 'zext' 'zext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i10 %trunc_ln717_218"   --->   Operation 2308 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i12 %trunc_ln717_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2309 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i8 %trunc_ln717_220"   --->   Operation 2310 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln42_114 = zext i7 %mult_V_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2311 'zext' 'zext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i11 %trunc_ln717_222"   --->   Operation 2312 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln42_115 = zext i11 %trunc_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2313 'zext' 'zext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i10 %trunc_ln717_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2314 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i10 %trunc_ln717_223"   --->   Operation 2315 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i9 %trunc_ln717_224"   --->   Operation 2316 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln42_119 = zext i10 %trunc_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2317 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln42_120 = zext i10 %trunc_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2318 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i8 %trunc_ln717_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2319 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln42_138 = zext i10 %sext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2320 'zext' 'zext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln42_122 = zext i11 %trunc_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2321 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i13 %mult_V_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2322 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i11 %trunc_ln717_226"   --->   Operation 2323 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i14 %sub_ln1171_78"   --->   Operation 2324 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln1171_131 = zext i9 %shl_ln1171_39"   --->   Operation 2325 'zext' 'zext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2326 [1/1] (0.00ns)   --->   "%zext_ln1171_132 = zext i9 %shl_ln1171_39"   --->   Operation 2326 'zext' 'zext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2327 [1/1] (1.52ns)   --->   "%sub_ln1171_79 = sub i15 %sext_ln1171_24, i15 %zext_ln1171_132"   --->   Operation 2327 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_79, i32 3, i32 14"   --->   Operation 2328 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln42_128 = zext i9 %trunc_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2329 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln42_130 = zext i10 %trunc_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2330 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i8 %trunc_ln717_229"   --->   Operation 2331 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln717_31 = sext i11 %trunc_ln717_230"   --->   Operation 2332 'sext' 'sext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln42_131 = zext i7 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2333 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln42_132 = zext i6 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2334 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln42_133 = zext i10 %trunc_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2335 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i11 %trunc_ln717_231"   --->   Operation 2336 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2337 [1/1] (1.36ns)   --->   "%sub_ln1171_83 = sub i10 0, i10 %zext_ln1171_131"   --->   Operation 2337 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2338 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_83, i32 3, i32 9"   --->   Operation 2338 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i7 %trunc_ln717_232"   --->   Operation 2339 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i6 %trunc_ln717_233"   --->   Operation 2340 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i13 %mult_V_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2341 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln717_32 = sext i12 %trunc_ln717_234"   --->   Operation 2342 'sext' 'sext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln42_134 = zext i10 %trunc_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2343 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln717_33 = sext i9 %trunc_ln717_235"   --->   Operation 2344 'sext' 'sext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln717_59 = zext i9 %mult_V_539"   --->   Operation 2345 'zext' 'zext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln42_135 = zext i10 %trunc_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2346 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln42_136 = zext i11 %trunc_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2347 'zext' 'zext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2348 [1/1] (0.00ns)   --->   "%mult_V_551_0 = zext i8 %p_read_107"   --->   Operation 2348 'zext' 'mult_V_551_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln1171_136 = zext i8 %p_read_107"   --->   Operation 2349 'zext' 'zext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i6 %trunc_ln717_238"   --->   Operation 2350 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln717_35 = sext i11 %trunc_ln717_239"   --->   Operation 2351 'sext' 'sext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i11 %trunc_ln717_241"   --->   Operation 2352 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln42_139 = zext i11 %trunc_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2353 'zext' 'zext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln1171_41 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_107, i7 0"   --->   Operation 2354 'bitconcatenate' 'shl_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln1171_142 = zext i15 %shl_ln1171_41"   --->   Operation 2355 'zext' 'zext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2356 [1/1] (1.53ns)   --->   "%sub_ln1171_89 = sub i16 %zext_ln1171_142, i16 %mult_V_551_0"   --->   Operation 2356 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2357 [1/1] (0.00ns)   --->   "%trunc_ln42_105 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_89, i32 3, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2357 'partselect' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i10 %trunc_ln717_242"   --->   Operation 2358 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln717_36 = sext i12 %trunc_ln717_243"   --->   Operation 2359 'sext' 'sext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln717_37 = sext i12 %trunc_ln717_244"   --->   Operation 2360 'sext' 'sext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2361 [1/1] (0.00ns)   --->   "%zext_ln717_64 = zext i9 %mult_V_563"   --->   Operation 2361 'zext' 'zext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i12 %trunc_ln717_245"   --->   Operation 2362 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln717_38 = sext i9 %trunc_ln717_246"   --->   Operation 2363 'sext' 'sext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln717_39 = sext i11 %trunc_ln717_247"   --->   Operation 2364 'sext' 'sext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln42_143 = zext i10 %trunc_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2365 'zext' 'zext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i9 %trunc_ln717_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2366 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln42_157 = zext i10 %sext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2367 'zext' 'zext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i12 %trunc_ln717_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2368 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln42_147 = zext i10 %trunc_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2369 'zext' 'zext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i11 %trunc_ln717_251"   --->   Operation 2370 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i12 %trunc_ln717_252"   --->   Operation 2371 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i9 %trunc_ln717_255"   --->   Operation 2372 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln42_151 = zext i10 %trunc_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2373 'zext' 'zext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2374 [1/1] (0.00ns)   --->   "%sext_ln717_41 = sext i10 %trunc_ln717_256"   --->   Operation 2374 'sext' 'sext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln42_152 = zext i6 %mult_V_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2375 'zext' 'zext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2376 [1/1] (0.00ns)   --->   "%trunc_ln717_257_cast = sext i10 %trunc_ln717_257"   --->   Operation 2376 'sext' 'trunc_ln717_257_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln1171_159 = zext i8 %p_read_105"   --->   Operation 2377 'zext' 'zext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i11 %trunc_ln717_258"   --->   Operation 2378 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln717_43 = sext i11 %trunc_ln717_259"   --->   Operation 2379 'sext' 'sext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_616 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_105, i1 0"   --->   Operation 2380 'bitconcatenate' 'mult_V_616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln42_155 = zext i9 %mult_V_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2381 'zext' 'zext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i8 %trunc_ln717_260"   --->   Operation 2382 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i11 %trunc_ln717_261"   --->   Operation 2383 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln717_44 = sext i6 %trunc_ln717_262"   --->   Operation 2384 'sext' 'sext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln717_45 = sext i6 %trunc_ln717_262"   --->   Operation 2385 'sext' 'sext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln717_46 = sext i6 %trunc_ln717_262"   --->   Operation 2386 'sext' 'sext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i8 %trunc_ln717_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2387 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln42_165 = zext i10 %sext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2388 'zext' 'zext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2389 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i13 %mult_V_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2389 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln717_47 = sext i8 %trunc_ln717_264"   --->   Operation 2390 'sext' 'sext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln42_158 = zext i10 %trunc_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2391 'zext' 'zext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i12 %trunc_ln717_265"   --->   Operation 2392 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i7 %trunc_ln717_266"   --->   Operation 2393 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i12 %trunc_ln717_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2394 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i12 %trunc_ln717_268"   --->   Operation 2395 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2396 [1/3] (2.45ns)   --->   "%mul_ln1171_87 = mul i14 %zext_ln1171_166, i14 16362"   --->   Operation 2396 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_87, i32 3, i32 13"   --->   Operation 2397 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i11 %trunc_ln717_270"   --->   Operation 2398 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln717_48 = sext i11 %trunc_ln717_272"   --->   Operation 2399 'sext' 'sext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln42_160 = zext i7 %mult_V_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2400 'zext' 'zext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln42_161 = zext i10 %trunc_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2401 'zext' 'zext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2402 [1/3] (2.45ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_166, i14 49"   --->   Operation 2402 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln42_120 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_90, i32 3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2403 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln42_163 = zext i5 %mult_V_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2404 'zext' 'zext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln42_164 = zext i11 %trunc_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2405 'zext' 'zext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln717_49 = sext i8 %trunc_ln717_273"   --->   Operation 2406 'sext' 'sext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln717_50 = sext i12 %trunc_ln717_275"   --->   Operation 2407 'sext' 'sext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln42_166 = zext i10 %trunc_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2408 'zext' 'zext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i11 %trunc_ln717_276"   --->   Operation 2409 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln42_167 = zext i11 %trunc_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2410 'zext' 'zext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln42_168 = zext i10 %trunc_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2411 'zext' 'zext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln42_169 = zext i10 %mult_V_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2412 'zext' 'zext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln717_51 = sext i11 %trunc_ln717_278"   --->   Operation 2413 'sext' 'sext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln42_170 = zext i10 %trunc_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2414 'zext' 'zext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln42_171 = zext i10 %trunc_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2415 'zext' 'zext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln42_172 = zext i10 %trunc_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2416 'zext' 'zext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i10 %trunc_ln717_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2417 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i9 %trunc_ln717_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2418 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln42_180 = zext i10 %sext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2419 'zext' 'zext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2420 [1/1] (0.00ns)   --->   "%zext_ln42_175 = zext i9 %trunc_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2420 'zext' 'zext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln42_176 = zext i11 %trunc_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2421 'zext' 'zext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln42_177 = zext i10 %trunc_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2422 'zext' 'zext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln42_178 = zext i10 %trunc_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2423 'zext' 'zext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln42_179 = zext i11 %trunc_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2424 'zext' 'zext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln1171_185 = zext i10 %shl_ln1171_55"   --->   Operation 2425 'zext' 'zext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i12 %trunc_ln717_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2426 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln42_184 = zext i13 %sext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2427 'zext' 'zext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln717_54 = sext i8 %trunc_ln717_284"   --->   Operation 2428 'sext' 'sext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln42_182 = zext i10 %trunc_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2429 'zext' 'zext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i10 %trunc_ln717_285"   --->   Operation 2430 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i13 %mult_V_717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2431 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i8 %trunc_ln717_286"   --->   Operation 2432 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln42_183 = zext i11 %trunc_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2433 'zext' 'zext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i9 %trunc_ln717_287"   --->   Operation 2434 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i11 %trunc_ln717_288"   --->   Operation 2435 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i15 %sub_ln1171_122"   --->   Operation 2436 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2437 [1/1] (1.53ns)   --->   "%sub_ln1171_123 = sub i16 %sext_ln1171_36, i16 %zext_ln1171_185"   --->   Operation 2437 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2438 [1/1] (0.00ns)   --->   "%mult_V_731 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_123, i32 3, i32 15"   --->   Operation 2438 'partselect' 'mult_V_731' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i10 %trunc_ln717_289"   --->   Operation 2439 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln42_185 = zext i10 %trunc_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2440 'zext' 'zext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln42_186 = zext i11 %trunc_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2441 'zext' 'zext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i10 %trunc_ln717_292"   --->   Operation 2442 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln42_188 = zext i11 %trunc_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2443 'zext' 'zext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i9 %trunc_ln717_294"   --->   Operation 2444 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i9 %trunc_ln717_294"   --->   Operation 2445 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i11 %trunc_ln717_295"   --->   Operation 2446 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i10 %trunc_ln717_296"   --->   Operation 2447 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln42_190 = zext i10 %trunc_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2448 'zext' 'zext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln42_191 = zext i10 %trunc_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2449 'zext' 'zext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i7 %trunc_ln717_298"   --->   Operation 2450 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln42_192 = zext i10 %trunc_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2451 'zext' 'zext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln717_56 = sext i12 %trunc_ln717_299"   --->   Operation 2452 'sext' 'sext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln42_193 = zext i10 %trunc_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2453 'zext' 'zext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i12 %trunc_ln717_300"   --->   Operation 2454 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln42_195 = zext i10 %trunc_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2455 'zext' 'zext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i8 %trunc_ln717_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2456 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i8 %trunc_ln717_302"   --->   Operation 2457 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i13 %mult_V_803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2458 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i9 %trunc_ln717_303"   --->   Operation 2459 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i11 %trunc_ln717_304"   --->   Operation 2460 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln717_57 = sext i11 %trunc_ln717_305"   --->   Operation 2461 'sext' 'sext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln42_198 = zext i10 %trunc_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2462 'zext' 'zext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i10 %trunc_ln717_306"   --->   Operation 2463 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i12 %trunc_ln717_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2464 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln42_201 = zext i13 %sext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2465 'zext' 'zext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln42_200 = zext i10 %trunc_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2466 'zext' 'zext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln42_203 = zext i10 %trunc_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2467 'zext' 'zext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln42_204 = zext i11 %trunc_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2468 'zext' 'zext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2469 [1/3] (2.45ns)   --->   "%mul_ln1171_114 = mul i15 %zext_ln1171_204, i15 32723"   --->   Operation 2469 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2470 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_114, i32 3, i32 14"   --->   Operation 2470 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2471 [1/3] (2.45ns)   --->   "%mul_ln1171_115 = mul i16 %mult_V_819_0, i16 65448"   --->   Operation 2471 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2472 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_115, i32 3, i32 15"   --->   Operation 2472 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln42_205 = zext i7 %mult_V_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2473 'zext' 'zext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2474 [1/3] (2.45ns)   --->   "%mul_ln717_50 = mul i13 %zext_ln1171_214, i13 19"   --->   Operation 2474 'mul' 'mul_ln717_50' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2475 [1/1] (0.00ns)   --->   "%trunc_ln42_160 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_50, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2475 'partselect' 'trunc_ln42_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln42_208 = zext i10 %trunc_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2476 'zext' 'zext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i11 %trunc_ln717_311"   --->   Operation 2477 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln42_209 = zext i10 %mult_V_844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2478 'zext' 'zext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i9 %trunc_ln717_313"   --->   Operation 2479 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln42_211 = zext i10 %trunc_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2480 'zext' 'zext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i8 %trunc_ln717_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2481 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln42_222 = zext i10 %sext_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2482 'zext' 'zext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2483 [1/3] (2.45ns)   --->   "%mul_ln1171_117 = mul i13 %zext_ln1171_214, i13 8181"   --->   Operation 2483 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_117, i32 3, i32 12"   --->   Operation 2484 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln717_59 = sext i8 %trunc_ln717_317"   --->   Operation 2485 'sext' 'sext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2486 [1/1] (0.00ns)   --->   "%zext_ln42_217 = zext i5 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2486 'zext' 'zext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln42_218 = zext i5 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2487 'zext' 'zext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i9 %trunc_ln717_318"   --->   Operation 2488 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i12 %trunc_ln717_319"   --->   Operation 2489 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln717_60 = sext i12 %trunc_ln717_320"   --->   Operation 2490 'sext' 'sext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i11 %trunc_ln717_321"   --->   Operation 2491 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln717_61 = sext i12 %trunc_ln717_322"   --->   Operation 2492 'sext' 'sext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln42_63 = sext i8 %trunc_ln717_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2493 'sext' 'sext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln42_221 = zext i10 %mult_V_888" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2494 'zext' 'zext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln717_62 = sext i7 %trunc_ln717_324"   --->   Operation 2495 'sext' 'sext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln1171_232 = zext i8 %p_read_96"   --->   Operation 2496 'zext' 'zext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2497 [1/1] (0.00ns)   --->   "%zext_ln42_223 = zext i10 %trunc_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2497 'zext' 'zext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln42_224 = zext i10 %mult_V_898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2498 'zext' 'zext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln42_225 = zext i5 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2499 'zext' 'zext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2500 [1/3] (2.45ns)   --->   "%mul_ln1171_121 = mul i15 %zext_ln1171_231, i15 32731"   --->   Operation 2500 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_121, i32 3, i32 14"   --->   Operation 2501 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i10 %trunc_ln717_328"   --->   Operation 2502 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i10 %trunc_ln717_329"   --->   Operation 2503 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln42_228 = zext i11 %trunc_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2504 'zext' 'zext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln42_229 = zext i10 %trunc_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2505 'zext' 'zext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i10 %trunc_ln717_330"   --->   Operation 2506 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln42_231 = zext i11 %trunc_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2507 'zext' 'zext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i11 %trunc_ln717_331"   --->   Operation 2508 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln42_65 = sext i11 %trunc_ln717_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2509 'sext' 'sext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln42_232 = zext i11 %trunc_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2510 'zext' 'zext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln42_233 = zext i10 %trunc_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2511 'zext' 'zext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln42_234 = zext i10 %trunc_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2512 'zext' 'zext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln42_235 = zext i10 %trunc_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2513 'zext' 'zext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln42_66 = sext i8 %trunc_ln717_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2514 'sext' 'sext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln42_252 = zext i10 %sext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2515 'zext' 'zext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln717_66 = sext i9 %trunc_ln717_336"   --->   Operation 2516 'sext' 'sext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2517 [1/3] (2.45ns)   --->   "%mul_ln717_55 = mul i13 %zext_ln1171_238, i13 22"   --->   Operation 2517 'mul' 'mul_ln717_55' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2518 [1/1] (0.00ns)   --->   "%trunc_ln42_178 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_55, i32 3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2518 'partselect' 'trunc_ln42_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i12 %trunc_ln717_337"   --->   Operation 2519 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln717_67 = sext i10 %trunc_ln717_338"   --->   Operation 2520 'sext' 'sext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln42_239 = zext i10 %trunc_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2521 'zext' 'zext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i10 %trunc_ln717_339"   --->   Operation 2522 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i10 %trunc_ln717_339"   --->   Operation 2523 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i10 %trunc_ln717_341"   --->   Operation 2524 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2525 [1/1] (0.00ns)   --->   "%zext_ln42_240 = zext i11 %trunc_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2525 'zext' 'zext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln42_68 = sext i13 %mult_V_959" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2526 'sext' 'sext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2527 [1/1] (0.00ns)   --->   "%r_V_30 = zext i8 %p_read_94"   --->   Operation 2527 'zext' 'r_V_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2528 [1/1] (0.00ns)   --->   "%zext_ln1171_249 = zext i8 %p_read_94"   --->   Operation 2528 'zext' 'zext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i12 %trunc_ln717_342"   --->   Operation 2529 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln717_68 = sext i11 %trunc_ln717_343"   --->   Operation 2530 'sext' 'sext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln42_243 = zext i10 %trunc_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2531 'zext' 'zext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i15 %sub_ln1171_157"   --->   Operation 2532 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2533 [1/1] (1.53ns)   --->   "%sub_ln1171_158 = sub i16 %sext_ln1171_44, i16 %r_V_30"   --->   Operation 2533 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2534 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_158, i32 3, i32 15"   --->   Operation 2534 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2535 [1/1] (1.30ns)   --->   "%sub_ln1171_159 = sub i9 0, i9 %zext_ln1171_249"   --->   Operation 2535 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_159, i32 3, i32 8"   --->   Operation 2536 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln42_245 = zext i11 %trunc_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2537 'zext' 'zext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%trunc_ln42_191 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_138, i32 3, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2538 'partselect' 'trunc_ln42_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%zext_ln42_246 = zext i12 %trunc_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2539 'zext' 'zext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i11 %trunc_ln717_345"   --->   Operation 2540 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln717_70 = sext i10 %trunc_ln717_346"   --->   Operation 2541 'sext' 'sext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln42_249 = zext i11 %trunc_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2542 'zext' 'zext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2543 [1/1] (0.00ns)   --->   "%zext_ln42_250 = zext i10 %trunc_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2543 'zext' 'zext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_1013 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_93, i1 0"   --->   Operation 2544 'bitconcatenate' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln1171_257 = zext i9 %mult_V_1013"   --->   Operation 2545 'zext' 'zext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2546 [1/1] (1.36ns)   --->   "%sub_ln1171_161 = sub i10 0, i10 %zext_ln1171_257"   --->   Operation 2546 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_161, i32 3, i32 9"   --->   Operation 2547 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i7 %trunc_ln717_347"   --->   Operation 2548 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln42_70 = sext i10 %trunc_ln717_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2549 'sext' 'sext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln42_251 = zext i10 %trunc_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2550 'zext' 'zext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2551 [1/3] (2.45ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln1171_255, i14 16363"   --->   Operation 2551 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_142, i32 3, i32 13"   --->   Operation 2552 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2553 [1/1] (1.41ns)   --->   "%add_ln712 = add i11 %sext_ln717_13, i11 %sext_ln717_23"   --->   Operation 2553 'add' 'add_ln712' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2554 [1/1] (1.48ns)   --->   "%add_ln712_4 = add i12 %sext_ln717_28, i12 %sext_ln1171_103"   --->   Operation 2554 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2555 [1/1] (1.48ns)   --->   "%add_ln712_7 = add i13 %sext_ln1171_149, i13 %zext_ln42_3"   --->   Operation 2555 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2556 [1/1] (1.48ns)   --->   "%add_ln712_11 = add i12 %zext_ln42_17, i12 %zext_ln42_29"   --->   Operation 2556 'add' 'add_ln712_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2557 [1/1] (1.41ns)   --->   "%add_ln712_12 = add i10 %trunc_ln42_54, i10 %zext_ln42_79"   --->   Operation 2557 'add' 'add_ln712_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i11 %add_ln712_15"   --->   Operation 2558 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i9 %add_ln712_16"   --->   Operation 2559 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_17 = add i15 %sext_ln712_4, i15 %zext_ln42_201"   --->   Operation 2560 'add' 'add_ln712_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2561 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_18 = add i15 %add_ln712_17, i15 %zext_ln712_4"   --->   Operation 2561 'add' 'add_ln712_18' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2562 [1/1] (1.54ns)   --->   "%add_ln712_21 = add i13 %sext_ln1171_53, i13 %sext_ln717_11"   --->   Operation 2562 'add' 'add_ln712_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2563 [1/1] (1.41ns)   --->   "%add_ln712_23 = add i10 %zext_ln42_36, i10 %trunc_ln42_62"   --->   Operation 2563 'add' 'add_ln712_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln712_5 = zext i10 %add_ln712_23"   --->   Operation 2564 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2565 [1/1] (1.41ns)   --->   "%add_ln712_24 = add i12 %zext_ln712_5, i12 %sext_ln717_38"   --->   Operation 2565 'add' 'add_ln712_24' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln712_6 = zext i11 %add_ln712_26"   --->   Operation 2566 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_27 = add i12 %zext_ln712_6, i12 %zext_ln42_122"   --->   Operation 2567 'add' 'add_ln712_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2568 [1/1] (0.00ns)   --->   "%zext_ln712_8 = zext i11 %add_ln712_29"   --->   Operation 2568 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2569 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_30 = add i12 %zext_ln712_8, i12 %add_ln712_27"   --->   Operation 2569 'add' 'add_ln712_30' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2570 [1/1] (1.54ns)   --->   "%add_ln712_32 = add i13 %sext_ln42_29, i13 %sext_ln717_36"   --->   Operation 2570 'add' 'add_ln712_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_33 = add i13 %sext_ln1171_128, i13 %sext_ln1171_135"   --->   Operation 2571 'add' 'add_ln712_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2572 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_34 = add i13 %add_ln712_33, i13 %sext_ln717_41"   --->   Operation 2572 'add' 'add_ln712_34' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln712_10 = zext i11 %add_ln712_37"   --->   Operation 2573 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2574 [1/1] (1.48ns)   --->   "%add_ln712_38 = add i12 %zext_ln712_10, i12 %zext_ln42_21"   --->   Operation 2574 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2575 [1/1] (1.48ns)   --->   "%add_ln712_41 = add i12 %zext_ln42_87, i12 %zext_ln42_115"   --->   Operation 2575 'add' 'add_ln712_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_42 = add i12 %zext_ln42_135, i12 %zext_ln42_167"   --->   Operation 2576 'add' 'add_ln712_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2577 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_43 = add i12 %add_ln712_42, i12 %zext_ln42_138"   --->   Operation 2577 'add' 'add_ln712_43' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln712_14 = zext i10 %add_ln712_45"   --->   Operation 2578 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln712_15 = zext i9 %add_ln712_46"   --->   Operation 2579 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_47 = add i11 %zext_ln712_15, i11 %zext_ln42_233"   --->   Operation 2580 'add' 'add_ln712_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2581 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_48 = add i11 %add_ln712_47, i11 %zext_ln712_14"   --->   Operation 2581 'add' 'add_ln712_48' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_54 = add i12 %zext_ln42_8, i12 %trunc_ln42_12"   --->   Operation 2582 'add' 'add_ln712_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2583 [1/1] (0.00ns)   --->   "%zext_ln712_18 = zext i10 %add_ln712_55"   --->   Operation 2583 'zext' 'zext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2584 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_56 = add i12 %zext_ln712_18, i12 %add_ln712_54"   --->   Operation 2584 'add' 'add_ln712_56' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_58 = add i12 %zext_ln42_71, i12 %zext_ln42_176"   --->   Operation 2585 'add' 'add_ln712_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln712_20 = zext i11 %add_ln712_59"   --->   Operation 2586 'zext' 'zext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2587 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_60 = add i12 %zext_ln712_20, i12 %add_ln712_58"   --->   Operation 2587 'add' 'add_ln712_60' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_61 = add i11 %zext_ln42_218, i11 %zext_ln42_252"   --->   Operation 2588 'add' 'add_ln712_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln712_22 = zext i9 %add_ln712_62"   --->   Operation 2589 'zext' 'zext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2590 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_63 = add i11 %zext_ln712_22, i11 %add_ln712_61"   --->   Operation 2590 'add' 'add_ln712_63' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2591 [1/1] (1.41ns)   --->   "%add_ln712_67 = add i11 %sext_ln1171_80, i11 %sext_ln1171_92"   --->   Operation 2591 'add' 'add_ln712_67' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i11 %add_ln712_67"   --->   Operation 2592 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2593 [1/1] (1.48ns)   --->   "%add_ln712_68 = add i12 %sext_ln712_21, i12 %sext_ln42_19"   --->   Operation 2593 'add' 'add_ln712_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_70 = add i14 %sext_ln42_42, i14 %sext_ln42_55"   --->   Operation 2594 'add' 'add_ln712_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i12 %add_ln712_72"   --->   Operation 2595 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2596 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_73 = add i14 %sext_ln712_24, i14 %add_ln712_70"   --->   Operation 2596 'add' 'add_ln712_73' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln712_26 = zext i11 %add_ln712_75"   --->   Operation 2597 'zext' 'zext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln712_27 = zext i11 %add_ln712_77"   --->   Operation 2598 'zext' 'zext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2599 [1/1] (1.48ns)   --->   "%add_ln712_78 = add i12 %zext_ln712_27, i12 %zext_ln712_26"   --->   Operation 2599 'add' 'add_ln712_78' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_79 = add i12 %zext_ln42_179, i12 %zext_ln42_186"   --->   Operation 2600 'add' 'add_ln712_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln712_29 = zext i10 %add_ln712_81"   --->   Operation 2601 'zext' 'zext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2602 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_82 = add i12 %zext_ln712_29, i12 %add_ln712_79"   --->   Operation 2602 'add' 'add_ln712_82' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_85 = add i14 %sext_ln42_1, i14 %sext_ln42_14"   --->   Operation 2603 'add' 'add_ln712_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i11 %add_ln712_86"   --->   Operation 2604 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2605 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_87 = add i14 %sext_ln712_27, i14 %add_ln712_85"   --->   Operation 2605 'add' 'add_ln712_87' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2606 [1/1] (1.48ns)   --->   "%add_ln712_88 = add i12 %sext_ln717_19, i12 %sext_ln1171_93"   --->   Operation 2606 'add' 'add_ln712_88' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_89 = add i14 %sext_ln42_55, i14 %zext_ln42_45"   --->   Operation 2607 'add' 'add_ln712_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2608 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_90 = add i14 %add_ln712_89, i14 %sext_ln1171_118"   --->   Operation 2608 'add' 'add_ln712_90' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln712_32 = zext i11 %add_ln712_93"   --->   Operation 2609 'zext' 'zext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln712_33 = zext i11 %add_ln712_94"   --->   Operation 2610 'zext' 'zext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_95 = add i12 %zext_ln712_33, i12 %zext_ln42_130"   --->   Operation 2611 'add' 'add_ln712_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2612 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_96 = add i12 %add_ln712_95, i12 %zext_ln712_32"   --->   Operation 2612 'add' 'add_ln712_96' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2613 [1/1] (1.53ns)   --->   "%add_ln712_97 = add i14 %zext_ln42_169, i14 %zext_ln42_184"   --->   Operation 2613 'add' 'add_ln712_97' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2614 [1/1] (1.48ns)   --->   "%add_ln712_103 = add i12 %sext_ln42_20, i12 %sext_ln717_9"   --->   Operation 2614 'add' 'add_ln712_103' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i12 %add_ln712_104"   --->   Operation 2615 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2616 [1/1] (1.54ns)   --->   "%add_ln712_105 = add i13 %sext_ln712_33, i13 %sext_ln1171_81"   --->   Operation 2616 'add' 'add_ln712_105' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2617 [1/1] (1.48ns)   --->   "%add_ln712_107 = add i12 %sext_ln1171_138, i12 %sext_ln1171_143"   --->   Operation 2617 'add' 'add_ln712_107' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_108 = add i13 %sext_ln1171_151, i13 %zext_ln717_6"   --->   Operation 2618 'add' 'add_ln712_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2619 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_109 = add i13 %add_ln712_108, i13 %sext_ln1171_148"   --->   Operation 2619 'add' 'add_ln712_109' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_113 = add i11 %trunc_ln42_74, i11 %zext_ln42_132"   --->   Operation 2620 'add' 'add_ln712_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2621 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_114 = add i11 %add_ln712_113, i11 %zext_ln42_74"   --->   Operation 2621 'add' 'add_ln712_114' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2622 [1/1] (1.48ns)   --->   "%add_ln712_116 = add i11 %zext_ln42_155, i11 %trunc_ln42_135"   --->   Operation 2622 'add' 'add_ln712_116' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2623 [1/1] (1.48ns)   --->   "%add_ln712_123 = add i12 %sext_ln1171_46, i12 %sext_ln1171_65"   --->   Operation 2623 'add' 'add_ln712_123' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2624 [1/1] (1.48ns)   --->   "%add_ln712_124 = add i12 %sext_ln1171_76, i12 %sext_ln717_26"   --->   Operation 2624 'add' 'add_ln712_124' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2625 [1/1] (1.48ns)   --->   "%add_ln712_126 = add i12 %sext_ln1171_111, i12 %sext_ln1171_115"   --->   Operation 2625 'add' 'add_ln712_126' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2626 [1/1] (1.41ns)   --->   "%add_ln712_131 = add i11 %zext_ln42_86, i11 %zext_ln42_109"   --->   Operation 2626 'add' 'add_ln712_131' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2627 [1/1] (1.48ns)   --->   "%add_ln712_133 = add i11 %trunc_ln42_98, i11 %zext_ln42_160"   --->   Operation 2627 'add' 'add_ln712_133' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_134 = add i11 %zext_ln42_229, i11 704"   --->   Operation 2628 'add' 'add_ln712_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2629 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_135 = add i11 %add_ln712_134, i11 %zext_ln42_171"   --->   Operation 2629 'add' 'add_ln712_135' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_139 = add i11 %trunc_ln42_55, i11 %zext_ln42_80"   --->   Operation 2630 'add' 'add_ln712_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2631 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_140 = add i11 %add_ln712_139, i11 %zext_ln42_66"   --->   Operation 2631 'add' 'add_ln712_140' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2632 [1/1] (1.41ns)   --->   "%add_ln712_141 = add i11 %zext_ln42_96, i11 %zext_ln42_165"   --->   Operation 2632 'add' 'add_ln712_141' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln712_50 = zext i11 %add_ln712_141"   --->   Operation 2633 'zext' 'zext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2634 [1/1] (1.48ns)   --->   "%add_ln712_142 = add i12 %zext_ln712_50, i12 %zext_ln42_121"   --->   Operation 2634 'add' 'add_ln712_142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_144 = add i12 %zext_ln42_183, i12 %zext_ln42_200"   --->   Operation 2635 'add' 'add_ln712_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2636 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_145 = add i12 %add_ln712_144, i12 %zext_ln42_163"   --->   Operation 2636 'add' 'add_ln712_145' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_146 = add i12 %zext_ln42_239, i12 1152"   --->   Operation 2637 'add' 'add_ln712_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2638 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_147 = add i12 %add_ln712_146, i12 %zext_ln42_211"   --->   Operation 2638 'add' 'add_ln712_147' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2639 [1/1] (1.54ns)   --->   "%add_ln712_150 = add i13 %sext_ln1171_51, i13 %sext_ln1171_62"   --->   Operation 2639 'add' 'add_ln712_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_151 = add i14 %sext_ln42_31, i14 %sext_ln42_34"   --->   Operation 2640 'add' 'add_ln712_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2641 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_152 = add i14 %add_ln712_151, i14 %sext_ln1171_70"   --->   Operation 2641 'add' 'add_ln712_152' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2642 [1/1] (1.53ns)   --->   "%add_ln712_154 = add i14 %sext_ln42_35, i14 %sext_ln42_63"   --->   Operation 2642 'add' 'add_ln712_154' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln712_57 = zext i12 %add_ln712_155"   --->   Operation 2643 'zext' 'zext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2644 [1/1] (1.54ns)   --->   "%add_ln712_156 = add i14 %zext_ln712_57, i14 %sext_ln42_65"   --->   Operation 2644 'add' 'add_ln712_156' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln712_58 = zext i8 %add_ln712_159"   --->   Operation 2645 'zext' 'zext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_161 = add i12 %add_ln712_160, i12 %zext_ln42_95"   --->   Operation 2646 'add' 'add_ln712_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2647 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_162 = add i12 %add_ln712_161, i12 %zext_ln712_58"   --->   Operation 2647 'add' 'add_ln712_162' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2648 [1/1] (1.54ns)   --->   "%add_ln712_163 = add i12 %trunc_ln42_137, i12 %zext_ln42_203"   --->   Operation 2648 'add' 'add_ln712_163' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i11 %add_ln712_164"   --->   Operation 2649 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2650 [1/1] (1.48ns)   --->   "%add_ln712_165 = add i12 %sext_ln712_46, i12 %zext_ln42_222"   --->   Operation 2650 'add' 'add_ln712_165' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i12 %add_ln712_169"   --->   Operation 2651 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_170 = add i13 %sext_ln1171_106, i13 %sext_ln1171_156"   --->   Operation 2652 'add' 'add_ln712_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2653 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_171 = add i13 %add_ln712_170, i13 %sext_ln712_57"   --->   Operation 2653 'add' 'add_ln712_171' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2654 [1/1] (1.41ns)   --->   "%add_ln712_173 = add i10 %zext_ln42_32, i10 %trunc_ln42_22"   --->   Operation 2654 'add' 'add_ln712_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2655 [1/1] (1.41ns)   --->   "%add_ln712_176 = add i11 %zext_ln42_70, i11 %zext_ln42_84"   --->   Operation 2655 'add' 'add_ln712_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln712_64 = zext i11 %add_ln712_176"   --->   Operation 2656 'zext' 'zext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln712_65 = zext i9 %add_ln712_177"   --->   Operation 2657 'zext' 'zext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2658 [1/1] (1.48ns)   --->   "%add_ln712_178 = add i12 %zext_ln712_65, i12 %zext_ln712_64"   --->   Operation 2658 'add' 'add_ln712_178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2659 [1/1] (1.41ns)   --->   "%add_ln712_179 = add i11 %zext_ln42_223, i11 %zext_ln42_235"   --->   Operation 2659 'add' 'add_ln712_179' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln712_67 = zext i11 %add_ln712_179"   --->   Operation 2660 'zext' 'zext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln712_69 = zext i11 %add_ln712_181"   --->   Operation 2661 'zext' 'zext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2662 [1/1] (1.48ns)   --->   "%add_ln712_182 = add i12 %zext_ln712_69, i12 %zext_ln712_67"   --->   Operation 2662 'add' 'add_ln712_182' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2663 [1/1] (1.54ns)   --->   "%add_ln712_185 = add i13 %sext_ln1171_45, i13 %sext_ln717_3"   --->   Operation 2663 'add' 'add_ln712_185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_186 = add i13 %sext_ln1171_74, i13 %sext_ln1171_79"   --->   Operation 2664 'add' 'add_ln712_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2665 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_187 = add i13 %add_ln712_186, i13 %sext_ln1171_55"   --->   Operation 2665 'add' 'add_ln712_187' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2666 [1/1] (1.48ns)   --->   "%add_ln712_189 = add i12 %sext_ln1171_91, i12 %sext_ln717_35"   --->   Operation 2666 'add' 'add_ln712_189' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2667 [1/1] (1.30ns)   --->   "%add_ln712_190 = add i9 %sext_ln1171_117, i9 %sext_ln1171_136"   --->   Operation 2667 'add' 'add_ln712_190' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i9 %add_ln712_190"   --->   Operation 2668 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2669 [1/1] (1.48ns)   --->   "%add_ln712_191 = add i12 %sext_ln712_68, i12 %sext_ln717_42"   --->   Operation 2669 'add' 'add_ln712_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2670 [1/1] (1.41ns)   --->   "%add_ln712_195 = add i10 %trunc_ln42_41, i10 %zext_ln42_94"   --->   Operation 2670 'add' 'add_ln712_195' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln712_72 = zext i10 %add_ln712_195"   --->   Operation 2671 'zext' 'zext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2672 [1/1] (1.41ns)   --->   "%add_ln712_196 = add i11 %zext_ln712_72, i11 %zext_ln42_50"   --->   Operation 2672 'add' 'add_ln712_196' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_198 = add i11 %zext_ln42_178, i11 %zext_ln42_185"   --->   Operation 2673 'add' 'add_ln712_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2674 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_199 = add i11 %add_ln712_198, i11 %zext_ln42_128"   --->   Operation 2674 'add' 'add_ln712_199' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln712_76 = zext i11 %add_ln712_200"   --->   Operation 2675 'zext' 'zext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2676 [1/1] (1.48ns)   --->   "%add_ln712_201 = add i12 %zext_ln712_76, i12 %zext_ln42_224"   --->   Operation 2676 'add' 'add_ln712_201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_205 = add i13 %sext_ln1171_84, i13 %sext_ln1171_102"   --->   Operation 2677 'add' 'add_ln712_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2678 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_206 = add i13 %add_ln712_205, i13 %sext_ln717_2"   --->   Operation 2678 'add' 'add_ln712_206' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_207 = add i13 %sext_ln42_38, i13 %sext_ln717_51"   --->   Operation 2679 'add' 'add_ln712_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2680 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_208 = add i13 %add_ln712_207, i13 %sext_ln1171_107"   --->   Operation 2680 'add' 'add_ln712_208' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_210 = add i11 %sext_ln1171_129, i11 %sext_ln1171_137"   --->   Operation 2681 'add' 'add_ln712_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2682 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_211 = add i11 %add_ln712_210, i11 %sext_ln717_54"   --->   Operation 2682 'add' 'add_ln712_211' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2683 [1/1] (1.48ns)   --->   "%add_ln712_212 = add i12 %sext_ln717_66, i12 %sext_ln717_68"   --->   Operation 2683 'add' 'add_ln712_212' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2684 [1/1] (1.54ns)   --->   "%add_ln712_213 = add i12 %trunc_ln7, i12 %zext_ln42_14"   --->   Operation 2684 'add' 'add_ln712_213' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln712_81 = zext i11 %add_ln712_217"   --->   Operation 2685 'zext' 'zext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2686 [1/1] (1.48ns)   --->   "%add_ln712_218 = add i12 %zext_ln712_81, i12 %zext_ln42_26"   --->   Operation 2686 'add' 'add_ln712_218' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2687 [1/1] (1.41ns)   --->   "%add_ln712_219 = add i11 %zext_ln42_50, i11 %zext_ln42_60"   --->   Operation 2687 'add' 'add_ln712_219' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln712_83 = zext i11 %add_ln712_219"   --->   Operation 2688 'zext' 'zext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln712_84 = zext i9 %add_ln712_220"   --->   Operation 2689 'zext' 'zext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2690 [1/1] (1.48ns)   --->   "%add_ln712_221 = add i12 %zext_ln712_84, i12 %zext_ln712_83"   --->   Operation 2690 'add' 'add_ln712_221' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2691 [1/1] (0.00ns)   --->   "%zext_ln712_87 = zext i12 %add_ln712_223"   --->   Operation 2691 'zext' 'zext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2692 [1/1] (1.54ns)   --->   "%add_ln712_224 = add i13 %zext_ln712_87, i13 %zext_ln717_49"   --->   Operation 2692 'add' 'add_ln712_224' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln712_89 = zext i11 %add_ln712_225"   --->   Operation 2693 'zext' 'zext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2694 [1/1] (0.00ns)   --->   "%or_ln712_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %mult_V_901"   --->   Operation 2694 'bitconcatenate' 'or_ln712_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i8 %or_ln712_1"   --->   Operation 2695 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2696 [1/1] (1.48ns)   --->   "%add_ln712_226 = add i13 %sext_ln712_62, i13 %zext_ln712_89"   --->   Operation 2696 'add' 'add_ln712_226' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2697 [1/1] (1.48ns)   --->   "%add_ln712_230 = add i12 %sext_ln1171_61, i12 %sext_ln1171_85"   --->   Operation 2697 'add' 'add_ln712_230' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2698 [1/1] (1.48ns)   --->   "%add_ln712_231 = add i12 %sext_ln1171_99, i12 %sext_ln717_31"   --->   Operation 2698 'add' 'add_ln712_231' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2699 [1/1] (1.48ns)   --->   "%add_ln712_234 = add i11 %zext_ln42_27, i11 %trunc_ln42_31"   --->   Operation 2699 'add' 'add_ln712_234' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2700 [1/1] (1.36ns)   --->   "%add_ln712_238 = add i9 %zext_ln42_73, i9 %trunc_ln42_58"   --->   Operation 2700 'add' 'add_ln712_238' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2701 [1/1] (1.48ns)   --->   "%add_ln712_239 = add i12 %zext_ln42_139, i12 %zext_ln42_177"   --->   Operation 2701 'add' 'add_ln712_239' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_248 = add i12 %sext_ln1171_94, i12 %sext_ln1171_100"   --->   Operation 2702 'add' 'add_ln712_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2703 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_249 = add i12 %add_ln712_248, i12 %sext_ln42_26"   --->   Operation 2703 'add' 'add_ln712_249' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2704 [1/1] (1.48ns)   --->   "%add_ln712_251 = add i12 %sext_ln717_43, i12 %sext_ln1171_120"   --->   Operation 2704 'add' 'add_ln712_251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln712_95 = zext i9 %add_ln712_252"   --->   Operation 2705 'zext' 'zext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2706 [1/1] (1.41ns)   --->   "%add_ln712_253 = add i11 %zext_ln712_95, i11 %sext_ln1171_147"   --->   Operation 2706 'add' 'add_ln712_253' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_257 = add i11 %zext_ln42_147, i11 %zext_ln42_170"   --->   Operation 2707 'add' 'add_ln712_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2708 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_258 = add i11 %add_ln712_257, i11 %zext_ln42_131"   --->   Operation 2708 'add' 'add_ln712_258' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_260 = add i12 %zext_ln42_188, i12 %zext_ln42_208"   --->   Operation 2709 'add' 'add_ln712_260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2710 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_261 = add i12 %add_ln712_260, i12 %zext_ln42_182"   --->   Operation 2710 'add' 'add_ln712_261' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2711 [1/1] (1.41ns)   --->   "%add_ln712_262 = add i10 %zext_ln1171_136, i10 608"   --->   Operation 2711 'add' 'add_ln712_262' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln712_99 = zext i10 %add_ln712_262"   --->   Operation 2712 'zext' 'zext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2713 [1/1] (1.41ns)   --->   "%add_ln712_263 = add i11 %zext_ln712_99, i11 %zext_ln42_243"   --->   Operation 2713 'add' 'add_ln712_263' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2714 [1/1] (1.48ns)   --->   "%add_ln712_267 = add i12 %sext_ln717_17, i12 %sext_ln1171_86"   --->   Operation 2714 'add' 'add_ln712_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_268 = add i13 %sext_ln1171_106, i13 %sext_ln1171_112"   --->   Operation 2715 'add' 'add_ln712_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2716 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_269 = add i13 %add_ln712_268, i13 %sext_ln42_32"   --->   Operation 2716 'add' 'add_ln712_269' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2717 [1/1] (1.41ns)   --->   "%add_ln712_271 = add i11 %sext_ln717_46, i11 %sext_ln1171_124"   --->   Operation 2717 'add' 'add_ln712_271' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_272 = add i13 %sext_ln1171_144, i13 %sext_ln717_67"   --->   Operation 2718 'add' 'add_ln712_272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2719 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_273 = add i13 %add_ln712_272, i13 %sext_ln1171_132"   --->   Operation 2719 'add' 'add_ln712_273' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2720 [1/1] (1.48ns)   --->   "%add_ln712_277 = add i12 %zext_ln42_48, i12 %zext_ln42_64"   --->   Operation 2720 'add' 'add_ln712_277' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2721 [1/1] (1.41ns)   --->   "%add_ln712_280 = add i11 %zext_ln42_161, i11 %zext_ln42_172"   --->   Operation 2721 'add' 'add_ln712_280' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln712_105 = zext i11 %add_ln712_280"   --->   Operation 2722 'zext' 'zext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2723 [1/1] (1.48ns)   --->   "%add_ln712_281 = add i12 %zext_ln712_105, i12 %zext_ln42_110"   --->   Operation 2723 'add' 'add_ln712_281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2724 [1/1] (0.00ns)   --->   "%zext_ln712_107 = zext i11 %add_ln712_282"   --->   Operation 2724 'zext' 'zext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2725 [1/1] (1.48ns)   --->   "%add_ln712_283 = add i12 %zext_ln712_107, i12 %zext_ln42_209"   --->   Operation 2725 'add' 'add_ln712_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2726 [1/1] (1.54ns)   --->   "%add_ln712_287 = add i13 %sext_ln1171_87, i13 %sext_ln717_36"   --->   Operation 2726 'add' 'add_ln712_287' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2727 [1/1] (1.53ns)   --->   "%add_ln712_288 = add i14 %sext_ln42_44, i14 %sext_ln42_48"   --->   Operation 2727 'add' 'add_ln712_288' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2728 [1/1] (1.36ns)   --->   "%add_ln712_291 = add i10 %sext_ln1171_131, i10 %sext_ln1171_142"   --->   Operation 2728 'add' 'add_ln712_291' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2729 [1/1] (1.54ns)   --->   "%add_ln712_292 = add i13 %zext_ln42_2, i13 %zext_ln42_15"   --->   Operation 2729 'add' 'add_ln712_292' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2730 [1/1] (1.48ns)   --->   "%add_ln712_296 = add i12 %zext_ln42_34, i12 %zext_ln42_63"   --->   Operation 2730 'add' 'add_ln712_296' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2731 [1/1] (1.54ns)   --->   "%add_ln712_297 = add i12 %zext_ln42_78, i12 %trunc_ln42_81"   --->   Operation 2731 'add' 'add_ln712_297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2732 [1/1] (1.30ns)   --->   "%add_ln712_301 = add i9 %zext_ln1171_232, i9 64"   --->   Operation 2732 'add' 'add_ln712_301' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln712_114 = zext i9 %add_ln712_301"   --->   Operation 2733 'zext' 'zext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2734 [1/1] (1.41ns)   --->   "%add_ln712_302 = add i11 %zext_ln712_114, i11 %zext_ln42_198"   --->   Operation 2734 'add' 'add_ln712_302' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2735 [1/1] (1.48ns)   --->   "%add_ln712_308 = add i12 %sext_ln1171_57, i12 %sext_ln1171_64"   --->   Operation 2735 'add' 'add_ln712_308' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2736 [1/1] (1.48ns)   --->   "%add_ln712_309 = add i12 %sext_ln717_18, i12 %sext_ln1171_104"   --->   Operation 2736 'add' 'add_ln712_309' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_312 = add i14 %sext_ln42_41, i14 %sext_ln42_54"   --->   Operation 2737 'add' 'add_ln712_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2738 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_313 = add i14 %add_ln712_312, i14 %sext_ln717_37"   --->   Operation 2738 'add' 'add_ln712_313' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2739 [1/1] (1.48ns)   --->   "%add_ln712_314 = add i12 %zext_ln42_18, i12 %zext_ln42_37"   --->   Operation 2739 'add' 'add_ln712_314' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2740 [1/1] (1.48ns)   --->   "%add_ln712_315 = add i12 %zext_ln42_39, i12 %zext_ln42_75"   --->   Operation 2740 'add' 'add_ln712_315' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2741 [1/1] (1.41ns)   --->   "%add_ln712_319 = add i11 %zext_ln42_88, i11 %zext_ln42_112"   --->   Operation 2741 'add' 'add_ln712_319' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln712_121 = zext i11 %add_ln712_319"   --->   Operation 2742 'zext' 'zext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2743 [1/1] (1.48ns)   --->   "%add_ln712_320 = add i12 %zext_ln712_121, i12 %zext_ln42_81"   --->   Operation 2743 'add' 'add_ln712_320' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2744 [1/1] (1.41ns)   --->   "%add_ln712_321 = add i11 %zext_ln42_120, i11 %zext_ln42_149"   --->   Operation 2744 'add' 'add_ln712_321' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln712_123 = zext i11 %add_ln712_321"   --->   Operation 2745 'zext' 'zext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2746 [1/1] (0.00ns)   --->   "%zext_ln712_124 = zext i11 %add_ln712_322"   --->   Operation 2746 'zext' 'zext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2747 [1/1] (1.48ns)   --->   "%add_ln712_323 = add i12 %zext_ln712_124, i12 %zext_ln712_123"   --->   Operation 2747 'add' 'add_ln712_323' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln712_127 = zext i11 %add_ln712_325"   --->   Operation 2748 'zext' 'zext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2749 [1/1] (1.48ns)   --->   "%add_ln712_326 = add i12 %zext_ln712_127, i12 %zext_ln42_190"   --->   Operation 2749 'add' 'add_ln712_326' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_327 = add i12 %zext_ln42_231, i12 %zext_ln42_234"   --->   Operation 2750 'add' 'add_ln712_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln712_129 = zext i11 %add_ln712_328"   --->   Operation 2751 'zext' 'zext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2752 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_329 = add i12 %zext_ln712_129, i12 %add_ln712_327"   --->   Operation 2752 'add' 'add_ln712_329' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2753 [1/1] (1.41ns)   --->   "%add_ln712_333 = add i11 %sext_ln717_1, i11 %sext_ln42_11"   --->   Operation 2753 'add' 'add_ln712_333' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i11 %add_ln712_333"   --->   Operation 2754 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2755 [1/1] (1.36ns)   --->   "%add_ln712_334 = add i10 %sext_ln717_7, i10 %sext_ln1171_73"   --->   Operation 2755 'add' 'add_ln712_334' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i10 %add_ln712_334"   --->   Operation 2756 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2757 [1/1] (1.48ns)   --->   "%add_ln712_335 = add i12 %sext_ln712_121, i12 %sext_ln712_120"   --->   Operation 2757 'add' 'add_ln712_335' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2758 [1/1] (1.54ns)   --->   "%add_ln712_336 = add i13 %sext_ln717_20, i13 %sext_ln717_47"   --->   Operation 2758 'add' 'add_ln712_336' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_337 = add i13 %sext_ln1171_153, i13 %zext_ln42_24"   --->   Operation 2759 'add' 'add_ln712_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2760 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_338 = add i13 %add_ln712_337, i13 %sext_ln1171_145"   --->   Operation 2760 'add' 'add_ln712_338' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2761 [1/1] (1.36ns)   --->   "%add_ln712_342 = add i9 %zext_ln42_103, i9 %mult_V_563"   --->   Operation 2761 'add' 'add_ln712_342' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2762 [1/1] (1.48ns)   --->   "%add_ln712_344 = add i12 %zext_ln42_191, i12 %zext_ln42_245"   --->   Operation 2762 'add' 'add_ln712_344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2763 [1/1] (1.54ns)   --->   "%add_ln712_350 = add i13 %sext_ln42_18, i13 %sext_ln717_8"   --->   Operation 2763 'add' 'add_ln712_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_351 = add i13 %sext_ln717_56, i13 %sext_ln717_62"   --->   Operation 2764 'add' 'add_ln712_351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2765 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_352 = add i13 %add_ln712_351, i13 %sext_ln1171_72"   --->   Operation 2765 'add' 'add_ln712_352' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln712_137 = zext i12 %add_ln712_354"   --->   Operation 2766 'zext' 'zext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2767 [1/1] (1.54ns)   --->   "%add_ln712_355 = add i13 %zext_ln712_137, i13 %sext_ln717_70"   --->   Operation 2767 'add' 'add_ln712_355' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln712_138 = zext i11 %add_ln712_356"   --->   Operation 2768 'zext' 'zext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2769 [1/1] (1.48ns)   --->   "%add_ln712_357 = add i12 %zext_ln712_138, i12 %zext_ln42_19"   --->   Operation 2769 'add' 'add_ln712_357' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2770 [1/1] (1.41ns)   --->   "%add_ln712_360 = add i11 %zext_ln42_134, i11 %zext_ln42_143"   --->   Operation 2770 'add' 'add_ln712_360' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln712_140 = zext i11 %add_ln712_360"   --->   Operation 2771 'zext' 'zext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2772 [1/1] (1.48ns)   --->   "%add_ln712_361 = add i12 %zext_ln712_140, i12 %zext_ln42_119"   --->   Operation 2772 'add' 'add_ln712_361' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_362 = add i11 %zext_ln42_158, i11 %zext_ln42_166"   --->   Operation 2773 'add' 'add_ln712_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2774 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_363 = add i11 %add_ln712_362, i11 %zext_ln42_146"   --->   Operation 2774 'add' 'add_ln712_363' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2775 [1/1] (0.00ns)   --->   "%zext_ln712_143 = zext i11 %add_ln712_366"   --->   Operation 2775 'zext' 'zext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln712_144 = zext i9 %add_ln712_367"   --->   Operation 2776 'zext' 'zext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2777 [1/1] (1.36ns)   --->   "%add_ln712_368 = add i10 %zext_ln712_144, i10 128"   --->   Operation 2777 'add' 'add_ln712_368' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln712_145 = zext i10 %add_ln712_368"   --->   Operation 2778 'zext' 'zext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2779 [1/1] (1.48ns)   --->   "%add_ln712_369 = add i12 %zext_ln712_145, i12 %zext_ln712_143"   --->   Operation 2779 'add' 'add_ln712_369' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2780 [1/1] (1.41ns)   --->   "%add_ln712_373 = add i10 %trunc_ln42_38, i10 %zext_ln42_114"   --->   Operation 2780 'add' 'add_ln712_373' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln712_148 = zext i10 %add_ln712_373"   --->   Operation 2781 'zext' 'zext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2782 [1/1] (1.41ns)   --->   "%add_ln712_374 = add i12 %zext_ln712_148, i12 %sext_ln1171_152"   --->   Operation 2782 'add' 'add_ln712_374' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2783 [1/1] (1.41ns)   --->   "%add_ln712_376 = add i11 %zext_ln42_180, i11 %zext_ln42_193"   --->   Operation 2783 'add' 'add_ln712_376' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln712_149 = zext i11 %add_ln712_376"   --->   Operation 2784 'zext' 'zext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2785 [1/1] (1.48ns)   --->   "%add_ln712_377 = add i12 %zext_ln712_149, i12 %zext_ln717_59"   --->   Operation 2785 'add' 'add_ln712_377' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2786 [1/1] (1.48ns)   --->   "%add_ln712_382 = add i12 %sext_ln717_5, i12 %sext_ln1171_54"   --->   Operation 2786 'add' 'add_ln712_382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2787 [1/1] (1.48ns)   --->   "%add_ln712_384 = add i12 %sext_ln42_19, i12 %trunc_ln717_161_cast"   --->   Operation 2787 'add' 'add_ln712_384' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2788 [1/1] (1.48ns)   --->   "%add_ln712_385 = add i12 %sext_ln1171_68, i12 %sext_ln1171_98"   --->   Operation 2788 'add' 'add_ln712_385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i12 %add_ln712_389"   --->   Operation 2789 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i12 %add_ln712_390"   --->   Operation 2790 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i12 %add_ln712_391"   --->   Operation 2791 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_392 = add i13 %sext_ln712_154, i13 %sext_ln712_153"   --->   Operation 2792 'add' 'add_ln712_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2793 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_393 = add i13 %add_ln712_392, i13 %sext_ln712_152"   --->   Operation 2793 'add' 'add_ln712_393' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln712_151 = zext i11 %add_ln712_395"   --->   Operation 2794 'zext' 'zext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2795 [1/1] (1.48ns)   --->   "%add_ln712_396 = add i12 %zext_ln712_151, i12 %zext_ln42_68"   --->   Operation 2795 'add' 'add_ln712_396' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln712_158 = zext i9 %add_ln712_402"   --->   Operation 2796 'zext' 'zext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i9 %add_ln712_404"   --->   Operation 2797 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln712_159 = zext i10 %sext_ln712_157"   --->   Operation 2798 'zext' 'zext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_405 = add i12 %zext_ln712_159, i12 %add_ln712_403"   --->   Operation 2799 'add' 'add_ln712_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2800 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_406 = add i12 %add_ln712_405, i12 %zext_ln712_158"   --->   Operation 2800 'add' 'add_ln712_406' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2801 [1/1] (1.54ns)   --->   "%add_ln712_409 = add i13 %sext_ln1171_47, i13 %sext_ln717_6"   --->   Operation 2801 'add' 'add_ln712_409' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2802 [1/1] (1.48ns)   --->   "%add_ln712_410 = add i12 %sext_ln1171_58, i12 %sext_ln1171_77"   --->   Operation 2802 'add' 'add_ln712_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2803 [1/1] (1.41ns)   --->   "%add_ln712_412 = add i11 %sext_ln1171_82, i11 %sext_ln1171_89"   --->   Operation 2803 'add' 'add_ln712_412' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2804 [1/1] (1.41ns)   --->   "%add_ln712_416 = add i11 %zext_ln42_84, i11 %zext_ln42_106"   --->   Operation 2804 'add' 'add_ln712_416' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2805 [1/1] (1.48ns)   --->   "%add_ln712_417 = add i12 %zext_ln42_136, i12 %zext_ln42_157"   --->   Operation 2805 'add' 'add_ln712_417' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2806 [1/1] (1.48ns)   --->   "%add_ln712_419 = add i11 %zext_ln42_152, i11 %trunc_ln42_148"   --->   Operation 2806 'add' 'add_ln712_419' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2807 [1/1] (1.48ns)   --->   "%add_ln712_420 = add i11 %trunc_ln42_193, i11 1888"   --->   Operation 2807 'add' 'add_ln712_420' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2808 [1/1] (1.41ns)   --->   "%add_ln712_424 = add i11 %sext_ln1171_59, i11 %sext_ln1171_78"   --->   Operation 2808 'add' 'add_ln712_424' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i11 %add_ln712_424"   --->   Operation 2809 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2810 [1/1] (1.48ns)   --->   "%add_ln712_425 = add i12 %sext_ln712_168, i12 %sext_ln1171_50"   --->   Operation 2810 'add' 'add_ln712_425' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i12 %add_ln712_426"   --->   Operation 2811 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2812 [1/1] (1.54ns)   --->   "%add_ln712_427 = add i13 %sext_ln712_170, i13 %sext_ln1171_83"   --->   Operation 2812 'add' 'add_ln712_427' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_429 = add i13 %sext_ln1171_116, i13 %sext_ln717_59"   --->   Operation 2813 'add' 'add_ln712_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2814 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_430 = add i13 %add_ln712_429, i13 %trunc_ln717_257_cast"   --->   Operation 2814 'add' 'add_ln712_430' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2815 [1/1] (1.53ns)   --->   "%add_ln712_431 = add i14 %sext_ln42_68, i14 %zext_ln42_22"   --->   Operation 2815 'add' 'add_ln712_431' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2816 [1/1] (1.41ns)   --->   "%add_ln712_435 = add i11 %zext_ln42_53, i11 %zext_ln42_69"   --->   Operation 2816 'add' 'add_ln712_435' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln712_166 = zext i11 %add_ln712_435"   --->   Operation 2817 'zext' 'zext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2818 [1/1] (1.48ns)   --->   "%add_ln712_436 = add i12 %zext_ln712_166, i12 %zext_ln42_31"   --->   Operation 2818 'add' 'add_ln712_436' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln712_168 = zext i11 %add_ln712_437"   --->   Operation 2819 'zext' 'zext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2820 [1/1] (1.48ns)   --->   "%add_ln712_438 = add i12 %zext_ln712_168, i12 %zext_ln42_121"   --->   Operation 2820 'add' 'add_ln712_438' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_440 = add i11 %zext_ln42_175, i11 %zext_ln42_195"   --->   Operation 2821 'add' 'add_ln712_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2822 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_441 = add i11 %add_ln712_440, i11 %zext_ln42_168"   --->   Operation 2822 'add' 'add_ln712_441' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_442 = add i12 %zext_ln42_249, i12 3904"   --->   Operation 2823 'add' 'add_ln712_442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2824 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_443 = add i12 %add_ln712_442, i12 %zext_ln42_205"   --->   Operation 2824 'add' 'add_ln712_443' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2825 [1/1] (1.48ns)   --->   "%add_ln712_447 = add i12 %sext_ln1171_56, i12 %sext_ln1171_64"   --->   Operation 2825 'add' 'add_ln712_447' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2826 [1/1] (1.41ns)   --->   "%add_ln712_449 = add i11 %sext_ln717_27, i11 %sext_ln1171_108"   --->   Operation 2826 'add' 'add_ln712_449' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i11 %add_ln712_449"   --->   Operation 2827 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2828 [1/1] (1.48ns)   --->   "%add_ln712_450 = add i12 %sext_ln712_182, i12 %sext_ln1171_75"   --->   Operation 2828 'add' 'add_ln712_450' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_452 = add i12 %sext_ln717_48, i12 %sext_ln1171_130"   --->   Operation 2829 'add' 'add_ln712_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2830 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_453 = add i12 %add_ln712_452, i12 %sext_ln1171_114"   --->   Operation 2830 'add' 'add_ln712_453' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2831 [1/1] (1.48ns)   --->   "%add_ln712_454 = add i12 %sext_ln717_57, i12 %sext_ln1171_141"   --->   Operation 2831 'add' 'add_ln712_454' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_459 = add i11 %trunc_ln42_25, i11 %zext_ln42_62"   --->   Operation 2832 'add' 'add_ln712_459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2833 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_460 = add i11 %add_ln712_459, i11 %zext_ln42_11"   --->   Operation 2833 'add' 'add_ln712_460' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2834 [1/1] (1.41ns)   --->   "%add_ln712_462 = add i10 %zext_ln42_101, i10 %trunc_ln42_97"   --->   Operation 2834 'add' 'add_ln712_462' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2835 [1/1] (1.54ns)   --->   "%add_ln712_465 = add i12 %trunc_ln42_166, i12 %zext_ln42_228"   --->   Operation 2835 'add' 'add_ln712_465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_467 = add i12 %trunc_ln42_179, i12 %zext_ln42_250"   --->   Operation 2836 'add' 'add_ln712_467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln712_178 = zext i10 %add_ln712_468"   --->   Operation 2837 'zext' 'zext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2838 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_469 = add i12 %zext_ln712_178, i12 %add_ln712_467"   --->   Operation 2838 'add' 'add_ln712_469' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2839 [1/1] (1.41ns)   --->   "%add_ln712_473 = add i11 %sext_ln1171_49, i11 %sext_ln1171_52"   --->   Operation 2839 'add' 'add_ln712_473' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2840 [1/1] (1.41ns)   --->   "%add_ln712_474 = add i11 %sext_ln1171_125, i11 %sext_ln1171_133"   --->   Operation 2840 'add' 'add_ln712_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2841 [1/1] (1.54ns)   --->   "%add_ln712_477 = add i13 %sext_ln1171_139, i13 %sext_ln717_60"   --->   Operation 2841 'add' 'add_ln712_477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2842 [1/1] (1.41ns)   --->   "%add_ln712_478 = add i11 %zext_ln42_16, i11 %zext_ln42_38"   --->   Operation 2842 'add' 'add_ln712_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2843 [1/1] (0.00ns)   --->   "%zext_ln712_181 = zext i11 %add_ln712_478"   --->   Operation 2843 'zext' 'zext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2844 [1/1] (1.48ns)   --->   "%add_ln712_479 = add i13 %zext_ln712_181, i13 %sext_ln1171_158"   --->   Operation 2844 'add' 'add_ln712_479' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2845 [1/1] (1.48ns)   --->   "%add_ln712_482 = add i12 %zext_ln42_49, i12 %zext_ln42_65"   --->   Operation 2845 'add' 'add_ln712_482' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_483 = add i12 %zext_ln42_111, i12 %zext_ln42_119"   --->   Operation 2846 'add' 'add_ln712_483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2847 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_484 = add i12 %add_ln712_483, i12 %zext_ln42_102"   --->   Operation 2847 'add' 'add_ln712_484' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln712_185 = zext i10 %add_ln712_486"   --->   Operation 2848 'zext' 'zext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2849 [1/1] (1.41ns)   --->   "%add_ln712_487 = add i11 %zext_ln712_185, i11 %zext_ln42_133"   --->   Operation 2849 'add' 'add_ln712_487' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_495 = add i10 %sext_ln717_45, i10 %sext_ln1171_126"   --->   Operation 2850 'add' 'add_ln712_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2851 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_496 = add i10 %add_ln712_495, i10 %sext_ln1171_105"   --->   Operation 2851 'add' 'add_ln712_496' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_498 = add i13 %sext_ln717_61, i13 %sext_ln1171_150"   --->   Operation 2852 'add' 'add_ln712_498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2853 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_499 = add i13 %add_ln712_498, i13 %sext_ln1171_134"   --->   Operation 2853 'add' 'add_ln712_499' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2854 [1/1] (1.48ns)   --->   "%add_ln712_500 = add i13 %sext_ln42_70, i13 %zext_ln42_35"   --->   Operation 2854 'add' 'add_ln712_500' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_504 = add i12 %zext_ln42_51, i12 %zext_ln42_83"   --->   Operation 2855 'add' 'add_ln712_504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2856 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_505 = add i12 %add_ln712_504, i12 %zext_ln42_40"   --->   Operation 2856 'add' 'add_ln712_505' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_506 = add i12 %zext_ln42_113, i12 %zext_ln42_138"   --->   Operation 2857 'add' 'add_ln712_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2858 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_507 = add i12 %add_ln712_506, i12 %zext_ln42_104"   --->   Operation 2858 'add' 'add_ln712_507' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln712_190 = zext i11 %add_ln712_509"   --->   Operation 2859 'zext' 'zext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2860 [1/1] (1.48ns)   --->   "%add_ln712_510 = add i12 %zext_ln712_190, i12 %zext_ln42_164"   --->   Operation 2860 'add' 'add_ln712_510' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%xor_ln712 = xor i8 %p_read_121, i8 128"   --->   Operation 2861 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_511)   --->   "%sext_ln712_158 = sext i8 %xor_ln712"   --->   Operation 2862 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2863 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln712_511 = add i13 %sext_ln712_158, i13 %zext_ln42_246"   --->   Operation 2863 'add' 'add_ln712_511' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2864 [1/1] (1.54ns)   --->   "%add_ln712_515 = add i13 %sext_ln1171_66, i13 %sext_ln717_21"   --->   Operation 2864 'add' 'add_ln712_515' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_516 = add i13 %sext_ln1171_109, i13 %sext_ln1171_113"   --->   Operation 2865 'add' 'add_ln712_516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2866 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_517 = add i13 %add_ln712_516, i13 %sext_ln1171_96"   --->   Operation 2866 'add' 'add_ln712_517' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_519 = add i12 %sext_ln1171_127, i12 %sext_ln1171_155"   --->   Operation 2867 'add' 'add_ln712_519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2868 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_520 = add i12 %add_ln712_519, i12 %sext_ln717_49"   --->   Operation 2868 'add' 'add_ln712_520' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2869 [1/1] (1.41ns)   --->   "%add_ln712_521 = add i10 %trunc_ln42_s, i10 %zext_ln42_30"   --->   Operation 2869 'add' 'add_ln712_521' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2870 [1/1] (0.00ns)   --->   "%zext_ln712_192 = zext i10 %add_ln712_521"   --->   Operation 2870 'zext' 'zext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2871 [1/1] (1.48ns)   --->   "%add_ln712_522 = add i12 %zext_ln712_192, i12 %sext_ln1171_157"   --->   Operation 2871 'add' 'add_ln712_522' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2872 [1/1] (1.48ns)   --->   "%add_ln712_525 = add i11 %trunc_ln42_24, i11 %zext_ln42_41"   --->   Operation 2872 'add' 'add_ln712_525' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_527 = add i11 %zext_ln42_105, i11 %trunc_ln42_91"   --->   Operation 2873 'add' 'add_ln712_527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2874 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_528 = add i11 %add_ln712_527, i11 %zext_ln42_76"   --->   Operation 2874 'add' 'add_ln712_528' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2875 [1/1] (1.41ns)   --->   "%add_ln712_530 = add i10 %trunc_ln42_154, i10 %zext_ln42_217"   --->   Operation 2875 'add' 'add_ln712_530' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln712_196 = zext i10 %add_ln712_530"   --->   Operation 2876 'zext' 'zext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2877 [1/1] (1.48ns)   --->   "%add_ln712_531 = add i11 %zext_ln712_196, i11 %trunc_ln42_144"   --->   Operation 2877 'add' 'add_ln712_531' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_532 = add i10 %zext_ln1171_257, i10 224"   --->   Operation 2878 'add' 'add_ln712_532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2879 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_533 = add i10 %add_ln712_532, i10 %zext_ln42_225"   --->   Operation 2879 'add' 'add_ln712_533' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2880 [1/1] (1.48ns)   --->   "%add_ln712_537 = add i12 %sext_ln717_4, i12 %sext_ln1171_63"   --->   Operation 2880 'add' 'add_ln712_537' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2881 [1/1] (1.48ns)   --->   "%add_ln712_538 = add i12 %sext_ln1171_71, i12 %sext_ln42_30"   --->   Operation 2881 'add' 'add_ln712_538' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_541 = add i13 %sext_ln1171_101, i13 %sext_ln717_32"   --->   Operation 2882 'add' 'add_ln712_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2883 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_542 = add i13 %add_ln712_541, i13 %sext_ln1171_97"   --->   Operation 2883 'add' 'add_ln712_542' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_543 = add i13 %sext_ln717_44, i13 %sext_ln717_50"   --->   Operation 2884 'add' 'add_ln712_543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2885 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_544 = add i13 %add_ln712_543, i13 %sext_ln717_39"   --->   Operation 2885 'add' 'add_ln712_544' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2886 [1/1] (1.41ns)   --->   "%add_ln712_549 = add i11 %zext_ln42_151, i11 %zext_ln42_192"   --->   Operation 2886 'add' 'add_ln712_549' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_552 = add i12 %zext_ln42_221, i12 %zext_ln42_232"   --->   Operation 2887 'add' 'add_ln712_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2888 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_553 = add i12 %add_ln712_552, i12 %zext_ln42_204"   --->   Operation 2888 'add' 'add_ln712_553' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2889 [1/1] (1.41ns)   --->   "%add_ln712_554 = add i11 %zext_ln42_251, i11 1984"   --->   Operation 2889 'add' 'add_ln712_554' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i11 %add_ln712_554"   --->   Operation 2890 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2891 [1/1] (1.48ns)   --->   "%add_ln712_555 = add i13 %sext_ln712_174, i13 %zext_ln42_240"   --->   Operation 2891 'add' 'add_ln712_555' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2892 [1/1] (1.48ns)   --->   "%add_ln712_561 = add i12 %sext_ln717_33, i12 %sext_ln1171_122"   --->   Operation 2892 'add' 'add_ln712_561' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_571 = add i12 %zext_ln717_14, i12 %zext_ln42_52"   --->   Operation 2893 'add' 'add_ln712_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2894 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_572 = add i12 %add_ln712_571, i12 %zext_ln42_20"   --->   Operation 2894 'add' 'add_ln712_572' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_573 = add i12 %zext_ln42_82, i12 %trunc_ln42_93"   --->   Operation 2895 'add' 'add_ln712_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2896 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_574 = add i12 %add_ln712_573, i12 %zext_ln42_77"   --->   Operation 2896 'add' 'add_ln712_574' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln712_210 = zext i11 %add_ln712_576"   --->   Operation 2897 'zext' 'zext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2898 [1/1] (1.48ns)   --->   "%add_ln712_577 = add i12 %zext_ln712_210, i12 %zext_ln717_64"   --->   Operation 2898 'add' 'add_ln712_577' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln712_212 = zext i11 %add_ln712_578"   --->   Operation 2899 'zext' 'zext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2900 [1/1] (1.41ns)   --->   "%add_ln712_579 = add i10 %zext_ln1171_159, i10 640"   --->   Operation 2900 'add' 'add_ln712_579' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i10 %add_ln712_579"   --->   Operation 2901 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2902 [1/1] (1.48ns)   --->   "%add_ln712_580 = add i12 %sext_ln712_184, i12 %zext_ln712_212"   --->   Operation 2902 'add' 'add_ln712_580' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i10 %mult_V_1"   --->   Operation 2903 'zext' 'zext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i13 %mult_V_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2904 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i8 %trunc_ln717_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2905 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %sext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2906 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %sext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2907 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i13 %mult_V_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2908 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i12 %trunc_ln717_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2909 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i13 %sext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2910 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i13 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2911 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i12 %trunc_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2912 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i9 %trunc_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2913 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i10 %trunc_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2914 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i11 %trunc_ln717_126"   --->   Operation 2915 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i8 %trunc_ln717_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2916 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i13 %mult_V_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2917 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i9 %trunc_ln717_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2918 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i10 %sext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2919 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i8 %trunc_ln717_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2920 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i10 %trunc_ln717_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2921 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i9 %trunc_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2922 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i11 %mult_V_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2923 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i12 %trunc_ln717_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2924 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln717_10 = zext i11 %mult_V_104"   --->   Operation 2925 'zext' 'zext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i11 %mult_V_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2926 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i13 %mult_V_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2927 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i13 %mult_V_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2928 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln42_33 = zext i11 %trunc_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2929 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i8 %trunc_ln717_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2930 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln42_43 = zext i10 %sext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2931 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln42_47 = zext i13 %trunc_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2932 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i12 %trunc_ln717_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2933 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln42_67 = zext i13 %sext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2934 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i11 %trunc_ln717_169"   --->   Operation 2935 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln717_23 = zext i11 %mult_V_254"   --->   Operation 2936 'zext' 'zext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln717_29 = zext i11 %mult_V_266"   --->   Operation 2937 'zext' 'zext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln717_30 = zext i8 %mult_V_275"   --->   Operation 2938 'zext' 'zext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln717_37 = zext i10 %mult_V_301"   --->   Operation 2939 'zext' 'zext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln717_38 = zext i9 %mult_V_312"   --->   Operation 2940 'zext' 'zext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln717_22 = sext i12 %trunc_ln717_197"   --->   Operation 2941 'sext' 'sext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln42_85 = zext i11 %trunc_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2942 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln42_99 = zext i10 %trunc_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2943 'zext' 'zext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln42_100 = zext i10 %trunc_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2944 'zext' 'zext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i10 %trunc_ln717_210"   --->   Operation 2945 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i11 %trunc_ln717_221"   --->   Operation 2946 'sext' 'sext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln42_118 = zext i10 %trunc_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2947 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i12 %trunc_ln717_228"   --->   Operation 2948 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln42_140 = zext i13 %trunc_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2949 'zext' 'zext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln42_148 = zext i11 %trunc_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2950 'zext' 'zext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln717_40 = sext i10 %trunc_ln717_253"   --->   Operation 2951 'sext' 'sext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i11 %trunc_ln717_269"   --->   Operation 2952 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln42_162 = zext i11 %trunc_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2953 'zext' 'zext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i13 %mult_V_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2954 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i13 %mult_V_731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2955 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln717_55 = sext i6 %trunc_ln717_297"   --->   Operation 2956 'sext' 'sext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i12 %trunc_ln717_309"   --->   Operation 2957 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i13 %mult_V_830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2958 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln42_207 = zext i10 %trunc_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2959 'zext' 'zext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i10 %trunc_ln717_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2960 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i6 %trunc_ln717_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2961 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln42_62 = sext i10 %trunc_ln717_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2962 'sext' 'sext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i12 %trunc_ln717_327"   --->   Operation 2963 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i10 %trunc_ln717_333"   --->   Operation 2964 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln42_238 = zext i10 %trunc_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2965 'zext' 'zext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln42_67 = sext i13 %mult_V_938" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2966 'sext' 'sext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i12 %trunc_ln717_340"   --->   Operation 2967 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln42_69 = sext i13 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2968 'sext' 'sext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln717_69 = sext i6 %trunc_ln717_344"   --->   Operation 2969 'sext' 'sext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln717_349"   --->   Operation 2970 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2971 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %mult_V_86"   --->   Operation 2971 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2972 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %or_ln"   --->   Operation 2972 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %add_ln712"   --->   Operation 2973 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i12 %add_ln712_4"   --->   Operation 2974 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2975 [1/1] (1.54ns)   --->   "%add_ln712_5 = add i13 %sext_ln712_2, i13 %sext_ln712_1"   --->   Operation 2975 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i10 %add_ln712_6"   --->   Operation 2976 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_8 = add i13 %add_ln712_7, i13 %sext_ln717_55"   --->   Operation 2977 'add' 'add_ln712_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2978 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_9 = add i13 %add_ln712_8, i13 %sext_ln712_6"   --->   Operation 2978 'add' 'add_ln712_9' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i12 %add_ln712_11"   --->   Operation 2979 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %add_ln712_12"   --->   Operation 2980 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_13 = add i14 %zext_ln712_2, i14 %zext_ln42_67"   --->   Operation 2981 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2982 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_14 = add i14 %add_ln712_13, i14 %zext_ln712_1"   --->   Operation 2982 'add' 'add_ln712_14' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_22 = add i13 %add_ln712_21, i13 %zext_ln712"   --->   Operation 2983 'add' 'add_ln712_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i12 %add_ln712_24"   --->   Operation 2984 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2985 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_25 = add i13 %sext_ln712_9, i13 %add_ln712_22"   --->   Operation 2985 'add' 'add_ln712_25' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i13 %add_ln712_32"   --->   Operation 2986 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %add_ln712_34"   --->   Operation 2987 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2988 [1/1] (1.53ns)   --->   "%add_ln712_35 = add i14 %sext_ln712_13, i14 %sext_ln712_12"   --->   Operation 2988 'add' 'add_ln712_35' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_36 = add i14 %sext_ln42_62, i14 %zext_ln42_6"   --->   Operation 2989 'add' 'add_ln712_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln712_11 = zext i12 %add_ln712_38"   --->   Operation 2990 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2991 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_39 = add i14 %zext_ln712_11, i14 %add_ln712_36"   --->   Operation 2991 'add' 'add_ln712_39' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln712_12 = zext i12 %add_ln712_41"   --->   Operation 2992 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln712_13 = zext i12 %add_ln712_43"   --->   Operation 2993 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_44 = add i13 %zext_ln712_13, i13 %zext_ln712_12"   --->   Operation 2994 'add' 'add_ln712_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln712_16 = zext i11 %add_ln712_48"   --->   Operation 2995 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2996 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_49 = add i13 %zext_ln712_16, i13 %add_ln712_44"   --->   Operation 2996 'add' 'add_ln712_49' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2997 [1/1] (1.54ns)   --->   "%add_ln712_51 = add i13 %sext_ln717_22, i13 %sext_ln1171_90"   --->   Operation 2997 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2998 [1/1] (1.54ns)   --->   "%add_ln712_52 = add i13 %sext_ln717_30, i13 %zext_ln1171_11"   --->   Operation 2998 'add' 'add_ln712_52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2999 [1/1] (0.00ns)   --->   "%zext_ln712_21 = zext i12 %add_ln712_60"   --->   Operation 2999 'zext' 'zext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln712_23 = zext i11 %add_ln712_63"   --->   Operation 3000 'zext' 'zext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3001 [1/1] (1.54ns)   --->   "%add_ln712_64 = add i13 %zext_ln712_23, i13 %zext_ln712_21"   --->   Operation 3001 'add' 'add_ln712_64' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_66 = add i14 %sext_ln42, i14 %sext_ln42_13"   --->   Operation 3002 'add' 'add_ln712_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i12 %add_ln712_68"   --->   Operation 3003 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_69 = add i14 %sext_ln712_22, i14 %add_ln712_66"   --->   Operation 3004 'add' 'add_ln712_69' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3005 [1/1] (0.00ns)   --->   "%zext_ln712_28 = zext i12 %add_ln712_78"   --->   Operation 3005 'zext' 'zext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln712_30 = zext i12 %add_ln712_82"   --->   Operation 3006 'zext' 'zext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3007 [1/1] (1.54ns)   --->   "%add_ln712_83 = add i13 %zext_ln712_30, i13 %zext_ln712_28"   --->   Operation 3007 'add' 'add_ln712_83' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i14 %add_ln712_87"   --->   Operation 3008 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i12 %add_ln712_88"   --->   Operation 3009 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i14 %add_ln712_90"   --->   Operation 3010 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_91 = add i15 %sext_ln712_30, i15 %sext_ln712_29"   --->   Operation 3011 'add' 'add_ln712_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3012 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_92 = add i15 %add_ln712_91, i15 %sext_ln712_28"   --->   Operation 3012 'add' 'add_ln712_92' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln712_34 = zext i12 %add_ln712_96"   --->   Operation 3013 'zext' 'zext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln712_36 = zext i12 %add_ln712_99"   --->   Operation 3014 'zext' 'zext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_100 = add i14 %zext_ln712_36, i14 %add_ln712_97"   --->   Operation 3015 'add' 'add_ln712_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3016 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_101 = add i14 %add_ln712_100, i14 %zext_ln712_34"   --->   Operation 3016 'add' 'add_ln712_101' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i12 %add_ln712_103"   --->   Operation 3017 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i13 %add_ln712_105"   --->   Operation 3018 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3019 [1/1] (1.53ns)   --->   "%add_ln712_106 = add i14 %sext_ln712_34, i14 %sext_ln712_32"   --->   Operation 3019 'add' 'add_ln712_106' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i12 %add_ln712_107"   --->   Operation 3020 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i13 %add_ln712_109"   --->   Operation 3021 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3022 [1/1] (1.53ns)   --->   "%add_ln712_110 = add i14 %sext_ln712_37, i14 %sext_ln712_36"   --->   Operation 3022 'add' 'add_ln712_110' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_112 = add i14 %zext_ln717_10, i14 %zext_ln42_47"   --->   Operation 3023 'add' 'add_ln712_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln712_38 = zext i11 %add_ln712_114"   --->   Operation 3024 'zext' 'zext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3025 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_115 = add i14 %zext_ln712_38, i14 %add_ln712_112"   --->   Operation 3025 'add' 'add_ln712_115' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln712_40 = zext i11 %add_ln712_116"   --->   Operation 3026 'zext' 'zext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_117 = add i14 %zext_ln712_40, i14 %zext_ln42_140"   --->   Operation 3027 'add' 'add_ln712_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln712_42 = zext i11 %add_ln712_119"   --->   Operation 3028 'zext' 'zext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3029 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_120 = add i14 %zext_ln712_42, i14 %add_ln712_117"   --->   Operation 3029 'add' 'add_ln712_120' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i12 %add_ln712_123"   --->   Operation 3030 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i12 %add_ln712_124"   --->   Operation 3031 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3032 [1/1] (1.54ns)   --->   "%add_ln712_125 = add i13 %sext_ln712_49, i13 %sext_ln712_42"   --->   Operation 3032 'add' 'add_ln712_125' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i12 %add_ln712_126"   --->   Operation 3033 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_127 = add i14 %sext_ln42_47, i14 %sext_ln42_59"   --->   Operation 3034 'add' 'add_ln712_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3035 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_128 = add i14 %add_ln712_127, i14 %sext_ln712_51"   --->   Operation 3035 'add' 'add_ln712_128' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_130 = add i14 %sext_ln42_67, i14 %zext_ln717_29"   --->   Operation 3036 'add' 'add_ln712_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3037 [1/1] (0.00ns)   --->   "%zext_ln712_45 = zext i11 %add_ln712_131"   --->   Operation 3037 'zext' 'zext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3038 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_132 = add i14 %zext_ln712_45, i14 %add_ln712_130"   --->   Operation 3038 'add' 'add_ln712_132' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln712_46 = zext i11 %add_ln712_133"   --->   Operation 3039 'zext' 'zext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln712_47 = zext i11 %add_ln712_135"   --->   Operation 3040 'zext' 'zext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3041 [1/1] (1.48ns)   --->   "%add_ln712_136 = add i12 %zext_ln712_47, i12 %zext_ln712_46"   --->   Operation 3041 'add' 'add_ln712_136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln712_49 = zext i11 %add_ln712_140"   --->   Operation 3042 'zext' 'zext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln712_51 = zext i12 %add_ln712_142"   --->   Operation 3043 'zext' 'zext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3044 [1/1] (1.54ns)   --->   "%add_ln712_143 = add i13 %zext_ln712_51, i13 %zext_ln712_49"   --->   Operation 3044 'add' 'add_ln712_143' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln712_53 = zext i12 %add_ln712_145"   --->   Operation 3045 'zext' 'zext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln712_54 = zext i12 %add_ln712_147"   --->   Operation 3046 'zext' 'zext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3047 [1/1] (1.54ns)   --->   "%add_ln712_148 = add i13 %zext_ln712_54, i13 %zext_ln712_53"   --->   Operation 3047 'add' 'add_ln712_148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i13 %add_ln712_150"   --->   Operation 3048 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i14 %add_ln712_152"   --->   Operation 3049 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3050 [1/1] (1.52ns)   --->   "%add_ln712_153 = add i15 %sext_ln712_55, i15 %sext_ln712_54"   --->   Operation 3050 'add' 'add_ln712_153' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i14 %add_ln712_154"   --->   Operation 3051 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i14 %add_ln712_156"   --->   Operation 3052 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3053 [1/1] (1.52ns)   --->   "%add_ln712_157 = add i15 %sext_ln712_44, i15 %sext_ln712_43"   --->   Operation 3053 'add' 'add_ln712_157' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln712_59 = zext i12 %add_ln712_162"   --->   Operation 3054 'zext' 'zext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln712_60 = zext i12 %add_ln712_163"   --->   Operation 3055 'zext' 'zext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i12 %add_ln712_165"   --->   Operation 3056 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_166 = add i14 %sext_ln712_47, i14 %zext_ln712_60"   --->   Operation 3057 'add' 'add_ln712_166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3058 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_167 = add i14 %add_ln712_166, i14 %zext_ln712_59"   --->   Operation 3058 'add' 'add_ln712_167' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3059 [1/1] (1.36ns)   --->   "%add_ln712_172 = add i10 %zext_ln42_7, i10 %zext_ln42_23"   --->   Operation 3059 'add' 'add_ln712_172' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln712_61 = zext i10 %add_ln712_172"   --->   Operation 3060 'zext' 'zext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln712_62 = zext i10 %add_ln712_173"   --->   Operation 3061 'zext' 'zext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3062 [1/1] (1.41ns)   --->   "%add_ln712_174 = add i11 %zext_ln712_62, i11 %zext_ln712_61"   --->   Operation 3062 'add' 'add_ln712_174' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3063 [1/1] (0.00ns)   --->   "%zext_ln712_66 = zext i12 %add_ln712_178"   --->   Operation 3063 'zext' 'zext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln712_70 = zext i12 %add_ln712_182"   --->   Operation 3064 'zext' 'zext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3065 [1/1] (1.54ns)   --->   "%add_ln712_183 = add i13 %zext_ln712_70, i13 %zext_ln712_66"   --->   Operation 3065 'add' 'add_ln712_183' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3066 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i12 %add_ln712_189"   --->   Operation 3066 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i12 %add_ln712_191"   --->   Operation 3067 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3068 [1/1] (1.54ns)   --->   "%add_ln712_192 = add i13 %sext_ln712_72, i13 %sext_ln712_67"   --->   Operation 3068 'add' 'add_ln712_192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_194 = add i12 %zext_ln42_9, i12 %zext_ln42_25"   --->   Operation 3069 'add' 'add_ln712_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln712_73 = zext i11 %add_ln712_196"   --->   Operation 3070 'zext' 'zext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3071 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_197 = add i12 %zext_ln712_73, i12 %add_ln712_194"   --->   Operation 3071 'add' 'add_ln712_197' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln712_75 = zext i11 %add_ln712_199"   --->   Operation 3072 'zext' 'zext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln712_77 = zext i12 %add_ln712_201"   --->   Operation 3073 'zext' 'zext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3074 [1/1] (1.54ns)   --->   "%add_ln712_202 = add i13 %zext_ln712_77, i13 %zext_ln712_75"   --->   Operation 3074 'add' 'add_ln712_202' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i13 %add_ln712_206"   --->   Operation 3075 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i13 %add_ln712_208"   --->   Operation 3076 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3077 [1/1] (1.53ns)   --->   "%add_ln712_209 = add i14 %sext_ln712_76, i14 %sext_ln712_75"   --->   Operation 3077 'add' 'add_ln712_209' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i11 %add_ln712_211"   --->   Operation 3078 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i12 %add_ln712_212"   --->   Operation 3079 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln712_80 = zext i12 %add_ln712_213"   --->   Operation 3080 'zext' 'zext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_214 = add i14 %zext_ln712_80, i14 %sext_ln712_79"   --->   Operation 3081 'add' 'add_ln712_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3082 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_215 = add i14 %add_ln712_214, i14 %sext_ln712_78"   --->   Operation 3082 'add' 'add_ln712_215' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln712_82 = zext i12 %add_ln712_218"   --->   Operation 3083 'zext' 'zext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln712_85 = zext i12 %add_ln712_221"   --->   Operation 3084 'zext' 'zext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3085 [1/1] (1.54ns)   --->   "%add_ln712_222 = add i13 %zext_ln712_85, i13 %zext_ln712_82"   --->   Operation 3085 'add' 'add_ln712_222' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln712_88 = zext i13 %add_ln712_224"   --->   Operation 3086 'zext' 'zext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i13 %add_ln712_226"   --->   Operation 3087 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3088 [1/1] (1.53ns)   --->   "%add_ln712_227 = add i14 %sext_ln712_63, i14 %zext_ln712_88"   --->   Operation 3088 'add' 'add_ln712_227' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i12 %add_ln712_230"   --->   Operation 3089 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i12 %add_ln712_231"   --->   Operation 3090 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3091 [1/1] (1.54ns)   --->   "%add_ln712_232 = add i13 %sext_ln712_85, i13 %sext_ln712_82"   --->   Operation 3091 'add' 'add_ln712_232' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3092 [1/1] (1.54ns)   --->   "%add_ln712_233 = add i13 %sext_ln1171_119, i13 %sext_ln1171_146"   --->   Operation 3092 'add' 'add_ln712_233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln712_90 = zext i11 %add_ln712_234"   --->   Operation 3093 'zext' 'zext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3094 [1/1] (1.48ns)   --->   "%add_ln712_235 = add i12 %zext_ln712_90, i12 %zext_ln42_1"   --->   Operation 3094 'add' 'add_ln712_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln712_92 = zext i9 %add_ln712_238"   --->   Operation 3095 'zext' 'zext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_240 = add i12 %add_ln712_239, i12 %zext_ln42_99"   --->   Operation 3096 'add' 'add_ln712_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3097 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_241 = add i12 %add_ln712_240, i12 %zext_ln712_92"   --->   Operation 3097 'add' 'add_ln712_241' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3098 [1/1] (1.41ns)   --->   "%add_ln712_242 = add i11 %zext_ln42_207, i11 %zext_ln42_238"   --->   Operation 3098 'add' 'add_ln712_242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln712_94 = zext i11 %add_ln712_242"   --->   Operation 3099 'zext' 'zext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i10 %add_ln712_243"   --->   Operation 3100 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3101 [1/1] (1.48ns)   --->   "%add_ln712_244 = add i12 %sext_ln712_70, i12 %zext_ln712_94"   --->   Operation 3101 'add' 'add_ln712_244' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_247 = add i14 %sext_ln42_3, i14 %sext_ln42_10"   --->   Operation 3102 'add' 'add_ln712_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i12 %add_ln712_249"   --->   Operation 3103 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3104 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_250 = add i14 %sext_ln712_91, i14 %add_ln712_247"   --->   Operation 3104 'add' 'add_ln712_250' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i12 %add_ln712_251"   --->   Operation 3105 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i11 %add_ln712_253"   --->   Operation 3106 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3107 [1/1] (1.54ns)   --->   "%add_ln712_254 = add i13 %sext_ln712_94, i13 %sext_ln712_93"   --->   Operation 3107 'add' 'add_ln712_254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_256 = add i12 %zext_ln42_85, i12 %zext_ln42_100"   --->   Operation 3108 'add' 'add_ln712_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln712_96 = zext i11 %add_ln712_258"   --->   Operation 3109 'zext' 'zext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3110 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_259 = add i12 %zext_ln712_96, i12 %add_ln712_256"   --->   Operation 3110 'add' 'add_ln712_259' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3111 [1/1] (0.00ns)   --->   "%zext_ln712_98 = zext i12 %add_ln712_261"   --->   Operation 3111 'zext' 'zext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln712_100 = zext i11 %add_ln712_263"   --->   Operation 3112 'zext' 'zext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3113 [1/1] (1.54ns)   --->   "%add_ln712_264 = add i13 %zext_ln712_100, i13 %zext_ln712_98"   --->   Operation 3113 'add' 'add_ln712_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i12 %add_ln712_267"   --->   Operation 3114 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i13 %add_ln712_269"   --->   Operation 3115 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3116 [1/1] (1.53ns)   --->   "%add_ln712_270 = add i14 %sext_ln712_98, i14 %sext_ln712_97"   --->   Operation 3116 'add' 'add_ln712_270' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i11 %add_ln712_271"   --->   Operation 3117 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i13 %add_ln712_273"   --->   Operation 3118 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3119 [1/1] (1.53ns)   --->   "%add_ln712_274 = add i14 %sext_ln712_103, i14 %sext_ln712_102"   --->   Operation 3119 'add' 'add_ln712_274' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3120 [1/1] (1.48ns)   --->   "%add_ln712_276 = add i13 %zext_ln42_28, i13 %sext_ln1171_48"   --->   Operation 3120 'add' 'add_ln712_276' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3121 [1/1] (0.00ns)   --->   "%zext_ln712_103 = zext i12 %add_ln712_277"   --->   Operation 3121 'zext' 'zext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3122 [1/1] (1.54ns)   --->   "%add_ln712_278 = add i13 %zext_ln712_103, i13 %zext_ln42_33"   --->   Operation 3122 'add' 'add_ln712_278' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln712_106 = zext i12 %add_ln712_281"   --->   Operation 3123 'zext' 'zext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln712_108 = zext i12 %add_ln712_283"   --->   Operation 3124 'zext' 'zext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3125 [1/1] (1.54ns)   --->   "%add_ln712_284 = add i13 %zext_ln712_108, i13 %zext_ln712_106"   --->   Operation 3125 'add' 'add_ln712_284' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i13 %add_ln712_287"   --->   Operation 3126 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_289 = add i14 %add_ln712_288, i14 %sext_ln717_40"   --->   Operation 3127 'add' 'add_ln712_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3128 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_290 = add i14 %add_ln712_289, i14 %sext_ln712_106"   --->   Operation 3128 'add' 'add_ln712_290' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i10 %add_ln712_291"   --->   Operation 3129 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3130 [1/1] (0.00ns)   --->   "%zext_ln712_110 = zext i13 %add_ln712_292"   --->   Operation 3130 'zext' 'zext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_293 = add i14 %zext_ln712_110, i14 %sext_ln717_69"   --->   Operation 3131 'add' 'add_ln712_293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3132 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_294 = add i14 %add_ln712_293, i14 %sext_ln712_108"   --->   Operation 3132 'add' 'add_ln712_294' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln712_111 = zext i12 %add_ln712_296"   --->   Operation 3133 'zext' 'zext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln712_112 = zext i12 %add_ln712_297"   --->   Operation 3134 'zext' 'zext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_298 = add i13 %zext_ln712_112, i13 %zext_ln717_37"   --->   Operation 3135 'add' 'add_ln712_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3136 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_299 = add i13 %add_ln712_298, i13 %zext_ln712_111"   --->   Operation 3136 'add' 'add_ln712_299' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_300 = add i12 %zext_ln42_118, i12 %zext_ln42_162"   --->   Operation 3137 'add' 'add_ln712_300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln712_115 = zext i11 %add_ln712_302"   --->   Operation 3138 'zext' 'zext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3139 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_303 = add i12 %zext_ln712_115, i12 %add_ln712_300"   --->   Operation 3139 'add' 'add_ln712_303' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3140 [1/1] (1.53ns)   --->   "%add_ln712_306 = add i14 %sext_ln42_6, i14 %sext_ln42_17"   --->   Operation 3140 'add' 'add_ln712_306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i12 %add_ln712_308"   --->   Operation 3141 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i12 %add_ln712_309"   --->   Operation 3142 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3143 [1/1] (1.54ns)   --->   "%add_ln712_310 = add i13 %sext_ln712_115, i13 %sext_ln712_114"   --->   Operation 3143 'add' 'add_ln712_310' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln712_118 = zext i12 %add_ln712_314"   --->   Operation 3144 'zext' 'zext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln712_119 = zext i12 %add_ln712_315"   --->   Operation 3145 'zext' 'zext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3146 [1/1] (1.54ns)   --->   "%add_ln712_316 = add i13 %zext_ln712_119, i13 %zext_ln712_118"   --->   Operation 3146 'add' 'add_ln712_316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln712_122 = zext i12 %add_ln712_320"   --->   Operation 3147 'zext' 'zext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln712_125 = zext i12 %add_ln712_323"   --->   Operation 3148 'zext' 'zext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3149 [1/1] (1.54ns)   --->   "%add_ln712_324 = add i13 %zext_ln712_125, i13 %zext_ln712_122"   --->   Operation 3149 'add' 'add_ln712_324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln712_128 = zext i12 %add_ln712_326"   --->   Operation 3150 'zext' 'zext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln712_130 = zext i12 %add_ln712_329"   --->   Operation 3151 'zext' 'zext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3152 [1/1] (1.54ns)   --->   "%add_ln712_330 = add i13 %zext_ln712_130, i13 %zext_ln712_128"   --->   Operation 3152 'add' 'add_ln712_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i12 %add_ln712_335"   --->   Operation 3153 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i13 %add_ln712_336"   --->   Operation 3154 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i13 %add_ln712_338"   --->   Operation 3155 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_339 = add i14 %sext_ln712_127, i14 %sext_ln712_126"   --->   Operation 3156 'add' 'add_ln712_339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3157 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_340 = add i14 %add_ln712_339, i14 %sext_ln712_122"   --->   Operation 3157 'add' 'add_ln712_340' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_341 = add i11 %trunc_ln42_35, i11 %zext_ln717_30"   --->   Operation 3158 'add' 'add_ln712_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln712_133 = zext i9 %add_ln712_342"   --->   Operation 3159 'zext' 'zext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3160 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_343 = add i11 %zext_ln712_133, i11 %add_ln712_341"   --->   Operation 3160 'add' 'add_ln712_343' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln712_135 = zext i12 %add_ln712_344"   --->   Operation 3161 'zext' 'zext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3162 [1/1] (0.00ns)   --->   "%zext_ln712_136 = zext i9 %add_ln712_345"   --->   Operation 3162 'zext' 'zext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3163 [1/1] (1.36ns)   --->   "%add_ln712_346 = add i10 %zext_ln712_136, i10 896"   --->   Operation 3163 'add' 'add_ln712_346' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i10 %add_ln712_346"   --->   Operation 3164 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3165 [1/1] (1.54ns)   --->   "%add_ln712_347 = add i13 %sext_ln712_99, i13 %zext_ln712_135"   --->   Operation 3165 'add' 'add_ln712_347' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i13 %add_ln712_350"   --->   Operation 3166 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i13 %add_ln712_352"   --->   Operation 3167 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3168 [1/1] (1.53ns)   --->   "%add_ln712_353 = add i14 %sext_ln712_132, i14 %sext_ln712_131"   --->   Operation 3168 'add' 'add_ln712_353' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i13 %add_ln712_355"   --->   Operation 3169 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln712_139 = zext i12 %add_ln712_357"   --->   Operation 3170 'zext' 'zext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3171 [1/1] (1.53ns)   --->   "%add_ln712_358 = add i14 %zext_ln712_139, i14 %sext_ln712_137"   --->   Operation 3171 'add' 'add_ln712_358' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln712_141 = zext i12 %add_ln712_361"   --->   Operation 3172 'zext' 'zext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln712_142 = zext i11 %add_ln712_363"   --->   Operation 3173 'zext' 'zext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_364 = add i13 %zext_ln712_142, i13 %zext_ln712_141"   --->   Operation 3174 'add' 'add_ln712_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln712_146 = zext i12 %add_ln712_369"   --->   Operation 3175 'zext' 'zext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3176 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_370 = add i13 %zext_ln712_146, i13 %add_ln712_364"   --->   Operation 3176 'add' 'add_ln712_370' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_372 = add i14 %sext_ln42_9, i14 %sext_ln42_49"   --->   Operation 3177 'add' 'add_ln712_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i12 %add_ln712_374"   --->   Operation 3178 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3179 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_375 = add i14 %sext_ln712_140, i14 %add_ln712_372"   --->   Operation 3179 'add' 'add_ln712_375' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln712_150 = zext i12 %add_ln712_377"   --->   Operation 3180 'zext' 'zext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i9 %add_ln712_379"   --->   Operation 3181 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3182 [1/1] (1.54ns)   --->   "%add_ln712_380 = add i13 %sext_ln712_109, i13 %zext_ln712_150"   --->   Operation 3182 'add' 'add_ln712_380' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i12 %add_ln712_382"   --->   Operation 3183 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3184 [1/1] (1.53ns)   --->   "%add_ln712_383 = add i14 %sext_ln712_142, i14 %sext_ln42_5"   --->   Operation 3184 'add' 'add_ln712_383' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i12 %add_ln712_384"   --->   Operation 3185 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i12 %add_ln712_385"   --->   Operation 3186 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3187 [1/1] (1.54ns)   --->   "%add_ln712_386 = add i13 %sext_ln712_145, i13 %sext_ln712_144"   --->   Operation 3187 'add' 'add_ln712_386' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3188 [1/1] (0.00ns)   --->   "%zext_ln712_152 = zext i12 %add_ln712_396"   --->   Operation 3188 'zext' 'zext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3189 [1/1] (0.00ns)   --->   "%zext_ln712_155 = zext i12 %add_ln712_399"   --->   Operation 3189 'zext' 'zext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3190 [1/1] (1.54ns)   --->   "%add_ln712_400 = add i13 %zext_ln712_155, i13 %zext_ln712_152"   --->   Operation 3190 'add' 'add_ln712_400' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i13 %add_ln712_409"   --->   Operation 3191 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i12 %add_ln712_410"   --->   Operation 3192 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3193 [1/1] (1.53ns)   --->   "%add_ln712_411 = add i14 %sext_ln712_163, i14 %sext_ln712_162"   --->   Operation 3193 'add' 'add_ln712_411' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i11 %add_ln712_412"   --->   Operation 3194 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_413 = add i14 %sext_ln42_58, i14 %zext_ln717_23"   --->   Operation 3195 'add' 'add_ln712_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3196 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_414 = add i14 %add_ln712_413, i14 %sext_ln712_165"   --->   Operation 3196 'add' 'add_ln712_414' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln712_162 = zext i11 %add_ln712_416"   --->   Operation 3197 'zext' 'zext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln712_163 = zext i12 %add_ln712_417"   --->   Operation 3198 'zext' 'zext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3199 [1/1] (1.54ns)   --->   "%add_ln712_418 = add i13 %zext_ln712_163, i13 %zext_ln712_162"   --->   Operation 3199 'add' 'add_ln712_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln712_165 = zext i11 %add_ln712_419"   --->   Operation 3200 'zext' 'zext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i11 %add_ln712_420"   --->   Operation 3201 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3202 [1/1] (1.48ns)   --->   "%add_ln712_421 = add i13 %sext_ln712_123, i13 %zext_ln712_165"   --->   Operation 3202 'add' 'add_ln712_421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i12 %add_ln712_425"   --->   Operation 3203 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i13 %add_ln712_427"   --->   Operation 3204 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3205 [1/1] (1.53ns)   --->   "%add_ln712_428 = add i14 %sext_ln712_171, i14 %sext_ln712_169"   --->   Operation 3205 'add' 'add_ln712_428' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i13 %add_ln712_430"   --->   Operation 3206 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_432 = add i14 %add_ln712_431, i14 %sext_ln42_63"   --->   Operation 3207 'add' 'add_ln712_432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3208 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_433 = add i14 %add_ln712_432, i14 %sext_ln712_173"   --->   Operation 3208 'add' 'add_ln712_433' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln712_167 = zext i12 %add_ln712_436"   --->   Operation 3209 'zext' 'zext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln712_169 = zext i12 %add_ln712_438"   --->   Operation 3210 'zext' 'zext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3211 [1/1] (1.54ns)   --->   "%add_ln712_439 = add i13 %zext_ln712_169, i13 %zext_ln712_167"   --->   Operation 3211 'add' 'add_ln712_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3212 [1/1] (0.00ns)   --->   "%zext_ln712_171 = zext i11 %add_ln712_441"   --->   Operation 3212 'zext' 'zext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i12 %add_ln712_443"   --->   Operation 3213 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3214 [1/1] (1.54ns)   --->   "%add_ln712_444 = add i13 %sext_ln712_133, i13 %zext_ln712_171"   --->   Operation 3214 'add' 'add_ln712_444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i12 %add_ln712_447"   --->   Operation 3215 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_448 = add i14 %sext_ln712_181, i14 %sext_ln42_16"   --->   Operation 3216 'add' 'add_ln712_448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i12 %add_ln712_450"   --->   Operation 3217 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3218 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_451 = add i14 %sext_ln712_183, i14 %add_ln712_448"   --->   Operation 3218 'add' 'add_ln712_451' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i12 %add_ln712_454"   --->   Operation 3219 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_455 = add i14 %sext_ln42_69, i14 %zext_ln42"   --->   Operation 3220 'add' 'add_ln712_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3221 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_456 = add i14 %add_ln712_455, i14 %sext_ln712_190"   --->   Operation 3221 'add' 'add_ln712_456' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln712_172 = zext i11 %add_ln712_460"   --->   Operation 3222 'zext' 'zext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln712_173 = zext i11 %add_ln712_461"   --->   Operation 3223 'zext' 'zext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln712_174 = zext i10 %add_ln712_462"   --->   Operation 3224 'zext' 'zext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_463 = add i12 %zext_ln712_174, i12 %zext_ln712_173"   --->   Operation 3225 'add' 'add_ln712_463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3226 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_464 = add i12 %add_ln712_463, i12 %zext_ln712_172"   --->   Operation 3226 'add' 'add_ln712_464' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln712_176 = zext i12 %add_ln712_465"   --->   Operation 3227 'zext' 'zext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3228 [1/1] (1.54ns)   --->   "%add_ln712_466 = add i13 %zext_ln712_176, i13 %zext_ln42_148"   --->   Operation 3228 'add' 'add_ln712_466' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i11 %add_ln712_473"   --->   Operation 3229 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3230 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i11 %add_ln712_474"   --->   Operation 3230 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_475 = add i12 %sext_ln712_194, i12 %sext_ln42_20"   --->   Operation 3231 'add' 'add_ln712_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3232 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_476 = add i12 %add_ln712_475, i12 %sext_ln712_193"   --->   Operation 3232 'add' 'add_ln712_476' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln712_182 = zext i12 %add_ln712_482"   --->   Operation 3233 'zext' 'zext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3234 [1/1] (0.00ns)   --->   "%zext_ln712_183 = zext i12 %add_ln712_484"   --->   Operation 3234 'zext' 'zext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3235 [1/1] (1.54ns)   --->   "%add_ln712_485 = add i13 %zext_ln712_183, i13 %zext_ln712_182"   --->   Operation 3235 'add' 'add_ln712_485' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln712_186 = zext i11 %add_ln712_487"   --->   Operation 3236 'zext' 'zext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i13 %add_ln712_489"   --->   Operation 3237 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3238 [1/1] (1.53ns)   --->   "%add_ln712_490 = add i14 %sext_ln712_149, i14 %zext_ln712_186"   --->   Operation 3238 'add' 'add_ln712_490' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i10 %add_ln712_493"   --->   Operation 3239 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_494 = add i14 %sext_ln712_199, i14 %sext_ln42_7"   --->   Operation 3240 'add' 'add_ln712_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i10 %add_ln712_496"   --->   Operation 3241 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3242 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_497 = add i14 %sext_ln712_200, i14 %add_ln712_494"   --->   Operation 3242 'add' 'add_ln712_497' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i13 %add_ln712_499"   --->   Operation 3243 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i13 %add_ln712_500"   --->   Operation 3244 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_501 = add i14 %sext_ln712_203, i14 %sext_ln1171_154"   --->   Operation 3245 'add' 'add_ln712_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3246 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_502 = add i14 %add_ln712_501, i14 %sext_ln712_202"   --->   Operation 3246 'add' 'add_ln712_502' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln712_187 = zext i12 %add_ln712_505"   --->   Operation 3247 'zext' 'zext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln712_188 = zext i12 %add_ln712_507"   --->   Operation 3248 'zext' 'zext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3249 [1/1] (1.54ns)   --->   "%add_ln712_508 = add i13 %zext_ln712_188, i13 %zext_ln712_187"   --->   Operation 3249 'add' 'add_ln712_508' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln712_191 = zext i12 %add_ln712_510"   --->   Operation 3250 'zext' 'zext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i13 %add_ln712_511"   --->   Operation 3251 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3252 [1/1] (1.53ns)   --->   "%add_ln712_512 = add i14 %sext_ln712_159, i14 %zext_ln712_191"   --->   Operation 3252 'add' 'add_ln712_512' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i13 %add_ln712_515"   --->   Operation 3253 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i13 %add_ln712_517"   --->   Operation 3254 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3255 [1/1] (1.53ns)   --->   "%add_ln712_518 = add i14 %sext_ln712_207, i14 %sext_ln712_206"   --->   Operation 3255 'add' 'add_ln712_518' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i12 %add_ln712_520"   --->   Operation 3256 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i12 %add_ln712_522"   --->   Operation 3257 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3258 [1/1] (1.54ns)   --->   "%add_ln712_523 = add i13 %sext_ln712_210, i13 %sext_ln712_209"   --->   Operation 3258 'add' 'add_ln712_523' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln712_193 = zext i11 %add_ln712_525"   --->   Operation 3259 'zext' 'zext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3260 [1/1] (1.48ns)   --->   "%add_ln712_526 = add i12 %zext_ln712_193, i12 %zext_ln42_43"   --->   Operation 3260 'add' 'add_ln712_526' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln712_197 = zext i11 %add_ln712_531"   --->   Operation 3261 'zext' 'zext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln712_198 = zext i10 %add_ln712_533"   --->   Operation 3262 'zext' 'zext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3263 [1/1] (1.48ns)   --->   "%add_ln712_534 = add i12 %zext_ln712_198, i12 %zext_ln712_197"   --->   Operation 3263 'add' 'add_ln712_534' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i12 %add_ln712_537"   --->   Operation 3264 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i12 %add_ln712_538"   --->   Operation 3265 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_539 = add i13 %sext_ln712_214, i13 %sext_ln1171_67"   --->   Operation 3266 'add' 'add_ln712_539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3267 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_540 = add i13 %add_ln712_539, i13 %sext_ln712_213"   --->   Operation 3267 'add' 'add_ln712_540' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i13 %add_ln712_542"   --->   Operation 3268 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i13 %add_ln712_544"   --->   Operation 3269 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3270 [1/1] (1.53ns)   --->   "%add_ln712_545 = add i14 %sext_ln712_217, i14 %sext_ln712_216"   --->   Operation 3270 'add' 'add_ln712_545' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln712_202 = zext i9 %add_ln712_548"   --->   Operation 3271 'zext' 'zext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3272 [1/1] (0.00ns)   --->   "%zext_ln712_203 = zext i11 %add_ln712_549"   --->   Operation 3272 'zext' 'zext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_550 = add i12 %zext_ln712_203, i12 %zext_ln717_38"   --->   Operation 3273 'add' 'add_ln712_550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3274 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_551 = add i12 %add_ln712_550, i12 %zext_ln712_202"   --->   Operation 3274 'add' 'add_ln712_551' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3275 [1/1] (0.00ns)   --->   "%zext_ln712_205 = zext i12 %add_ln712_553"   --->   Operation 3275 'zext' 'zext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i13 %add_ln712_555"   --->   Operation 3276 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3277 [1/1] (1.53ns)   --->   "%add_ln712_556 = add i14 %sext_ln712_175, i14 %zext_ln712_205"   --->   Operation 3277 'add' 'add_ln712_556' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i12 %add_ln712_561"   --->   Operation 3278 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3279 [1/1] (1.54ns)   --->   "%add_ln712_562 = add i13 %sext_ln712_221, i13 %sext_ln717_29"   --->   Operation 3279 'add' 'add_ln712_562' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_564 = add i13 %sext_ln1171_140, i13 %sext_ln42_61"   --->   Operation 3280 'add' 'add_ln712_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3281 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_565 = add i13 %add_ln712_564, i13 %sext_ln717_55"   --->   Operation 3281 'add' 'add_ln712_565' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3282 [1/1] (1.48ns)   --->   "%add_ln712_566 = add i12 %sext_ln717_64, i12 %sext_ln712"   --->   Operation 3282 'add' 'add_ln712_566' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3283 [1/1] (1.53ns)   --->   "%add_ln712_567 = add i14 %zext_ln42_5, i14 %zext_ln42_13"   --->   Operation 3283 'add' 'add_ln712_567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3284 [1/1] (0.00ns)   --->   "%zext_ln712_207 = zext i12 %add_ln712_572"   --->   Operation 3284 'zext' 'zext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln712_208 = zext i12 %add_ln712_574"   --->   Operation 3285 'zext' 'zext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3286 [1/1] (1.54ns)   --->   "%add_ln712_575 = add i13 %zext_ln712_208, i13 %zext_ln712_207"   --->   Operation 3286 'add' 'add_ln712_575' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3287 [1/1] (0.00ns)   --->   "%zext_ln712_211 = zext i12 %add_ln712_577"   --->   Operation 3287 'zext' 'zext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i12 %add_ln712_580"   --->   Operation 3288 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3289 [1/1] (1.54ns)   --->   "%add_ln712_581 = add i13 %sext_ln712_185, i13 %zext_ln712_211"   --->   Operation 3289 'add' 'add_ln712_581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.18>
ST_7 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i8 %trunc_ln717_121"   --->   Operation 3290 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i13 %add_ln712_5"   --->   Operation 3291 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i13 %add_ln712_9"   --->   Operation 3292 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3293 [1/1] (1.53ns)   --->   "%add_ln712_10 = add i14 %sext_ln712_7, i14 %sext_ln712_3"   --->   Operation 3293 'add' 'add_ln712_10' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i13 %add_ln712_25"   --->   Operation 3294 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln712_9 = zext i12 %add_ln712_30"   --->   Operation 3295 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3296 [1/1] (1.53ns)   --->   "%add_ln712_31 = add i14 %zext_ln712_9, i14 %sext_ln712_10"   --->   Operation 3296 'add' 'add_ln712_31' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i14 %add_ln712_35"   --->   Operation 3297 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i14 %add_ln712_39"   --->   Operation 3298 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3299 [1/1] (1.52ns)   --->   "%add_ln712_40 = add i15 %sext_ln712_16, i15 %sext_ln712_15"   --->   Operation 3299 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i13 %add_ln712_51"   --->   Operation 3300 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i13 %add_ln712_52"   --->   Operation 3301 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3302 [1/1] (1.53ns)   --->   "%add_ln712_53 = add i14 %sext_ln712_19, i14 %sext_ln712_18"   --->   Operation 3302 'add' 'add_ln712_53' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i14 %add_ln712_69"   --->   Operation 3303 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i14 %add_ln712_73"   --->   Operation 3304 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3305 [1/1] (1.52ns)   --->   "%add_ln712_74 = add i15 %sext_ln712_25, i15 %sext_ln712_23"   --->   Operation 3305 'add' 'add_ln712_74' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i15 %add_ln712_92"   --->   Operation 3306 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3307 [1/1] (0.00ns)   --->   "%zext_ln712_37 = zext i14 %add_ln712_101"   --->   Operation 3307 'zext' 'zext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3308 [1/1] (1.53ns)   --->   "%add_ln712_102 = add i16 %zext_ln712_37, i16 %sext_ln712_31"   --->   Operation 3308 'add' 'add_ln712_102' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i14 %add_ln712_106"   --->   Operation 3309 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i14 %add_ln712_110"   --->   Operation 3310 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3311 [1/1] (1.52ns)   --->   "%add_ln712_111 = add i15 %sext_ln712_40, i15 %sext_ln712_35"   --->   Operation 3311 'add' 'add_ln712_111' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln712_39 = zext i14 %add_ln712_115"   --->   Operation 3312 'zext' 'zext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3313 [1/1] (0.00ns)   --->   "%zext_ln712_43 = zext i14 %add_ln712_120"   --->   Operation 3313 'zext' 'zext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3314 [1/1] (1.52ns)   --->   "%add_ln712_121 = add i15 %zext_ln712_43, i15 %zext_ln712_39"   --->   Operation 3314 'add' 'add_ln712_121' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i13 %add_ln712_125"   --->   Operation 3315 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i14 %add_ln712_128"   --->   Operation 3316 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3317 [1/1] (1.52ns)   --->   "%add_ln712_129 = add i15 %sext_ln712_52, i15 %sext_ln712_50"   --->   Operation 3317 'add' 'add_ln712_129' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i14 %add_ln712_132"   --->   Operation 3318 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln712_48 = zext i12 %add_ln712_136"   --->   Operation 3319 'zext' 'zext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3320 [1/1] (1.52ns)   --->   "%add_ln712_137 = add i15 %zext_ln712_48, i15 %sext_ln712_38"   --->   Operation 3320 'add' 'add_ln712_137' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln712_52 = zext i13 %add_ln712_143"   --->   Operation 3321 'zext' 'zext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3322 [1/1] (0.00ns)   --->   "%zext_ln712_55 = zext i13 %add_ln712_148"   --->   Operation 3322 'zext' 'zext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3323 [1/1] (1.53ns)   --->   "%add_ln712_149 = add i14 %zext_ln712_55, i14 %zext_ln712_52"   --->   Operation 3323 'add' 'add_ln712_149' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i15 %add_ln712_153"   --->   Operation 3324 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i15 %add_ln712_157"   --->   Operation 3325 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_158 = add i16 %sext_ln712_45, i16 %sext_ln712_56"   --->   Operation 3326 'add' 'add_ln712_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i14 %add_ln712_167"   --->   Operation 3327 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3328 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_168 = add i16 %sext_ln712_48, i16 %add_ln712_158"   --->   Operation 3328 'add' 'add_ln712_168' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i13 %add_ln712_171"   --->   Operation 3329 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln712_63 = zext i11 %add_ln712_174"   --->   Operation 3330 'zext' 'zext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3331 [1/1] (1.53ns)   --->   "%add_ln712_175 = add i14 %zext_ln712_63, i14 %sext_ln712_58"   --->   Operation 3331 'add' 'add_ln712_175' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i13 %add_ln712_185"   --->   Operation 3332 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i13 %add_ln712_187"   --->   Operation 3333 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_188 = add i14 %sext_ln712_66, i14 %sext_ln712_61"   --->   Operation 3334 'add' 'add_ln712_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i13 %add_ln712_192"   --->   Operation 3335 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3336 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_193 = add i14 %sext_ln712_73, i14 %add_ln712_188"   --->   Operation 3336 'add' 'add_ln712_193' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln712_74 = zext i12 %add_ln712_197"   --->   Operation 3337 'zext' 'zext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln712_78 = zext i13 %add_ln712_202"   --->   Operation 3338 'zext' 'zext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3339 [1/1] (1.53ns)   --->   "%add_ln712_203 = add i14 %zext_ln712_78, i14 %zext_ln712_74"   --->   Operation 3339 'add' 'add_ln712_203' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i14 %add_ln712_209"   --->   Operation 3340 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i14 %add_ln712_215"   --->   Operation 3341 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3342 [1/1] (1.52ns)   --->   "%add_ln712_216 = add i15 %sext_ln712_80, i15 %sext_ln712_77"   --->   Operation 3342 'add' 'add_ln712_216' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln712_86 = zext i13 %add_ln712_222"   --->   Operation 3343 'zext' 'zext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i14 %add_ln712_227"   --->   Operation 3344 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3345 [1/1] (1.52ns)   --->   "%add_ln712_228 = add i15 %sext_ln712_64, i15 %zext_ln712_86"   --->   Operation 3345 'add' 'add_ln712_228' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i13 %add_ln712_233"   --->   Operation 3346 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln712_91 = zext i12 %add_ln712_235"   --->   Operation 3347 'zext' 'zext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3348 [1/1] (1.53ns)   --->   "%add_ln712_236 = add i14 %zext_ln712_91, i14 %sext_ln712_87"   --->   Operation 3348 'add' 'add_ln712_236' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3349 [1/1] (0.00ns)   --->   "%zext_ln712_93 = zext i12 %add_ln712_241"   --->   Operation 3349 'zext' 'zext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i12 %add_ln712_244"   --->   Operation 3350 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3351 [1/1] (1.54ns)   --->   "%add_ln712_245 = add i14 %sext_ln712_71, i14 %zext_ln712_93"   --->   Operation 3351 'add' 'add_ln712_245' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i14 %add_ln712_250"   --->   Operation 3352 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i13 %add_ln712_254"   --->   Operation 3353 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3354 [1/1] (1.52ns)   --->   "%add_ln712_255 = add i15 %sext_ln712_95, i15 %sext_ln712_92"   --->   Operation 3354 'add' 'add_ln712_255' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3355 [1/1] (0.00ns)   --->   "%zext_ln712_97 = zext i12 %add_ln712_259"   --->   Operation 3355 'zext' 'zext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln712_101 = zext i13 %add_ln712_264"   --->   Operation 3356 'zext' 'zext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3357 [1/1] (1.53ns)   --->   "%add_ln712_265 = add i14 %zext_ln712_101, i14 %zext_ln712_97"   --->   Operation 3357 'add' 'add_ln712_265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i14 %add_ln712_270"   --->   Operation 3358 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i14 %add_ln712_274"   --->   Operation 3359 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3360 [1/1] (1.52ns)   --->   "%add_ln712_275 = add i15 %sext_ln712_104, i15 %sext_ln712_101"   --->   Operation 3360 'add' 'add_ln712_275' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i13 %add_ln712_276"   --->   Operation 3361 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3362 [1/1] (0.00ns)   --->   "%zext_ln712_104 = zext i13 %add_ln712_278"   --->   Operation 3362 'zext' 'zext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_279 = add i15 %zext_ln712_104, i15 %sext_ln712_83"   --->   Operation 3363 'add' 'add_ln712_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln712_109 = zext i13 %add_ln712_284"   --->   Operation 3364 'zext' 'zext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3365 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_285 = add i15 %zext_ln712_109, i15 %add_ln712_279"   --->   Operation 3365 'add' 'add_ln712_285' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i14 %add_ln712_290"   --->   Operation 3366 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i14 %add_ln712_294"   --->   Operation 3367 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3368 [1/1] (1.52ns)   --->   "%add_ln712_295 = add i15 %sext_ln712_112, i15 %sext_ln712_107"   --->   Operation 3368 'add' 'add_ln712_295' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3369 [1/1] (0.00ns)   --->   "%zext_ln712_113 = zext i13 %add_ln712_299"   --->   Operation 3369 'zext' 'zext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3370 [1/1] (0.00ns)   --->   "%zext_ln712_116 = zext i12 %add_ln712_303"   --->   Operation 3370 'zext' 'zext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3371 [1/1] (1.53ns)   --->   "%add_ln712_304 = add i14 %zext_ln712_116, i14 %zext_ln712_113"   --->   Operation 3371 'add' 'add_ln712_304' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_307 = add i14 %add_ln712_306, i14 %sext_ln717"   --->   Operation 3372 'add' 'add_ln712_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i13 %add_ln712_310"   --->   Operation 3373 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3374 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_311 = add i14 %sext_ln712_116, i14 %add_ln712_307"   --->   Operation 3374 'add' 'add_ln712_311' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i14 %add_ln712_313"   --->   Operation 3375 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln712_120 = zext i13 %add_ln712_316"   --->   Operation 3376 'zext' 'zext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3377 [1/1] (1.52ns)   --->   "%add_ln712_317 = add i15 %zext_ln712_120, i15 %sext_ln712_118"   --->   Operation 3377 'add' 'add_ln712_317' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3378 [1/1] (0.00ns)   --->   "%zext_ln712_126 = zext i13 %add_ln712_324"   --->   Operation 3378 'zext' 'zext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln712_131 = zext i13 %add_ln712_330"   --->   Operation 3379 'zext' 'zext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3380 [1/1] (1.53ns)   --->   "%add_ln712_331 = add i14 %zext_ln712_131, i14 %zext_ln712_126"   --->   Operation 3380 'add' 'add_ln712_331' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3381 [1/1] (0.00ns)   --->   "%zext_ln712_134 = zext i11 %add_ln712_343"   --->   Operation 3381 'zext' 'zext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i13 %add_ln712_347"   --->   Operation 3382 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3383 [1/1] (1.53ns)   --->   "%add_ln712_348 = add i14 %sext_ln712_100, i14 %zext_ln712_134"   --->   Operation 3383 'add' 'add_ln712_348' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i14 %add_ln712_353"   --->   Operation 3384 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i14 %add_ln712_358"   --->   Operation 3385 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3386 [1/1] (1.52ns)   --->   "%add_ln712_359 = add i15 %sext_ln712_138, i15 %sext_ln712_136"   --->   Operation 3386 'add' 'add_ln712_359' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i14 %add_ln712_375"   --->   Operation 3387 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i13 %add_ln712_380"   --->   Operation 3388 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3389 [1/1] (1.52ns)   --->   "%add_ln712_381 = add i15 %sext_ln712_110, i15 %sext_ln712_141"   --->   Operation 3389 'add' 'add_ln712_381' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i14 %add_ln712_383"   --->   Operation 3390 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i13 %add_ln712_386"   --->   Operation 3391 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_387 = add i15 %sext_ln712_146, i15 %sext_ln712_143"   --->   Operation 3392 'add' 'add_ln712_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i13 %add_ln712_393"   --->   Operation 3393 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3394 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_394 = add i15 %sext_ln712_155, i15 %add_ln712_387"   --->   Operation 3394 'add' 'add_ln712_394' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln712_156 = zext i13 %add_ln712_400"   --->   Operation 3395 'zext' 'zext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3396 [1/1] (0.00ns)   --->   "%zext_ln712_160 = zext i12 %add_ln712_406"   --->   Operation 3396 'zext' 'zext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3397 [1/1] (1.53ns)   --->   "%add_ln712_407 = add i14 %zext_ln712_160, i14 %zext_ln712_156"   --->   Operation 3397 'add' 'add_ln712_407' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i14 %add_ln712_411"   --->   Operation 3398 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i14 %add_ln712_414"   --->   Operation 3399 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3400 [1/1] (1.52ns)   --->   "%add_ln712_415 = add i15 %sext_ln712_166, i15 %sext_ln712_164"   --->   Operation 3400 'add' 'add_ln712_415' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln712_164 = zext i13 %add_ln712_418"   --->   Operation 3401 'zext' 'zext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i13 %add_ln712_421"   --->   Operation 3402 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3403 [1/1] (1.53ns)   --->   "%add_ln712_422 = add i14 %sext_ln712_124, i14 %zext_ln712_164"   --->   Operation 3403 'add' 'add_ln712_422' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i14 %add_ln712_428"   --->   Operation 3404 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i14 %add_ln712_433"   --->   Operation 3405 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3406 [1/1] (1.52ns)   --->   "%add_ln712_434 = add i15 %sext_ln712_178, i15 %sext_ln712_172"   --->   Operation 3406 'add' 'add_ln712_434' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln712_170 = zext i13 %add_ln712_439"   --->   Operation 3407 'zext' 'zext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i13 %add_ln712_444"   --->   Operation 3408 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3409 [1/1] (1.53ns)   --->   "%add_ln712_445 = add i14 %sext_ln712_134, i14 %zext_ln712_170"   --->   Operation 3409 'add' 'add_ln712_445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i14 %add_ln712_451"   --->   Operation 3410 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i12 %add_ln712_453"   --->   Operation 3411 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i14 %add_ln712_456"   --->   Operation 3412 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_457 = add i15 %sext_ln712_191, i15 %sext_ln712_189"   --->   Operation 3413 'add' 'add_ln712_457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3414 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_458 = add i15 %add_ln712_457, i15 %sext_ln712_188"   --->   Operation 3414 'add' 'add_ln712_458' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln712_175 = zext i12 %add_ln712_464"   --->   Operation 3415 'zext' 'zext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln712_177 = zext i13 %add_ln712_466"   --->   Operation 3416 'zext' 'zext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3417 [1/1] (0.00ns)   --->   "%zext_ln712_179 = zext i12 %add_ln712_469"   --->   Operation 3417 'zext' 'zext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_470 = add i14 %zext_ln712_179, i14 %zext_ln712_177"   --->   Operation 3418 'add' 'add_ln712_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3419 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_471 = add i14 %add_ln712_470, i14 %zext_ln712_175"   --->   Operation 3419 'add' 'add_ln712_471' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i12 %add_ln712_476"   --->   Operation 3420 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i13 %add_ln712_477"   --->   Operation 3421 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i13 %add_ln712_479"   --->   Operation 3422 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_480 = add i14 %sext_ln712_197, i14 %sext_ln712_196"   --->   Operation 3423 'add' 'add_ln712_480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3424 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_481 = add i14 %add_ln712_480, i14 %sext_ln712_195"   --->   Operation 3424 'add' 'add_ln712_481' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln712_184 = zext i13 %add_ln712_485"   --->   Operation 3425 'zext' 'zext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i14 %add_ln712_490"   --->   Operation 3426 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3427 [1/1] (1.52ns)   --->   "%add_ln712_491 = add i15 %sext_ln712_150, i15 %zext_ln712_184"   --->   Operation 3427 'add' 'add_ln712_491' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i14 %add_ln712_497"   --->   Operation 3428 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i14 %add_ln712_502"   --->   Operation 3429 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3430 [1/1] (1.52ns)   --->   "%add_ln712_503 = add i15 %sext_ln712_204, i15 %sext_ln712_201"   --->   Operation 3430 'add' 'add_ln712_503' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln712_189 = zext i13 %add_ln712_508"   --->   Operation 3431 'zext' 'zext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i14 %add_ln712_512"   --->   Operation 3432 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3433 [1/1] (1.52ns)   --->   "%add_ln712_513 = add i15 %sext_ln712_160, i15 %zext_ln712_189"   --->   Operation 3433 'add' 'add_ln712_513' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i14 %add_ln712_518"   --->   Operation 3434 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i13 %add_ln712_523"   --->   Operation 3435 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3436 [1/1] (1.52ns)   --->   "%add_ln712_524 = add i15 %sext_ln712_211, i15 %sext_ln712_208"   --->   Operation 3436 'add' 'add_ln712_524' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln712_194 = zext i12 %add_ln712_526"   --->   Operation 3437 'zext' 'zext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3438 [1/1] (0.00ns)   --->   "%zext_ln712_195 = zext i11 %add_ln712_528"   --->   Operation 3438 'zext' 'zext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_529 = add i13 %zext_ln712_195, i13 %zext_ln712_194"   --->   Operation 3439 'add' 'add_ln712_529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln712_199 = zext i12 %add_ln712_534"   --->   Operation 3440 'zext' 'zext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3441 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_535 = add i13 %zext_ln712_199, i13 %add_ln712_529"   --->   Operation 3441 'add' 'add_ln712_535' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i13 %add_ln712_540"   --->   Operation 3442 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i14 %add_ln712_545"   --->   Operation 3443 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3444 [1/1] (1.52ns)   --->   "%add_ln712_546 = add i15 %sext_ln712_218, i15 %sext_ln712_215"   --->   Operation 3444 'add' 'add_ln712_546' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln712_204 = zext i12 %add_ln712_551"   --->   Operation 3445 'zext' 'zext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i14 %add_ln712_556"   --->   Operation 3446 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3447 [1/1] (1.52ns)   --->   "%add_ln712_557 = add i15 %sext_ln712_176, i15 %zext_ln712_204"   --->   Operation 3447 'add' 'add_ln712_557' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i10 %add_ln712_559"   --->   Operation 3448 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_560 = add i14 %sext_ln712_220, i14 %sext_ln42_17"   --->   Operation 3449 'add' 'add_ln712_560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i13 %add_ln712_562"   --->   Operation 3450 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3451 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_563 = add i14 %sext_ln712_222, i14 %add_ln712_560"   --->   Operation 3451 'add' 'add_ln712_563' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i13 %add_ln712_565"   --->   Operation 3452 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i12 %add_ln712_566"   --->   Operation 3453 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3454 [1/1] (0.00ns)   --->   "%zext_ln712_206 = zext i14 %add_ln712_567"   --->   Operation 3454 'zext' 'zext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_568 = add i15 %zext_ln712_206, i15 %sext_ln712_224"   --->   Operation 3455 'add' 'add_ln712_568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3456 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_569 = add i15 %add_ln712_568, i15 %sext_ln712_223"   --->   Operation 3456 'add' 'add_ln712_569' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln712_209 = zext i13 %add_ln712_575"   --->   Operation 3457 'zext' 'zext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i13 %add_ln712_581"   --->   Operation 3458 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3459 [1/1] (1.53ns)   --->   "%add_ln712_582 = add i15 %sext_ln712_186, i15 %zext_ln712_209"   --->   Operation 3459 'add' 'add_ln712_582' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.18>
ST_8 : Operation 3460 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 3460 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3461 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 586, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 3461 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i14 %add_ln712_10"   --->   Operation 3462 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i14 %add_ln712_14"   --->   Operation 3463 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i15 %add_ln712_18"   --->   Operation 3464 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_19 = add i16 %sext_ln712_5, i16 %zext_ln712_3"   --->   Operation 3465 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3466 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_20 = add i16 %add_ln712_19, i16 %sext_ln712_8"   --->   Operation 3466 'add' 'add_ln712_20' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i14 %add_ln712_31"   --->   Operation 3467 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i15 %add_ln712_40"   --->   Operation 3468 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln712_17 = zext i13 %add_ln712_49"   --->   Operation 3469 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3470 [1/1] (1.53ns)   --->   "%add_ln712_50 = add i16 %zext_ln712_17, i16 %sext_ln712_17"   --->   Operation 3470 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i14 %add_ln712_53"   --->   Operation 3471 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln712_19 = zext i12 %add_ln712_56"   --->   Operation 3472 'zext' 'zext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_57 = add i15 %zext_ln712_19, i15 %sext_ln712_14"   --->   Operation 3473 'add' 'add_ln712_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln712_24 = zext i13 %add_ln712_64"   --->   Operation 3474 'zext' 'zext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3475 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_65 = add i15 %zext_ln712_24, i15 %add_ln712_57"   --->   Operation 3475 'add' 'add_ln712_65' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i15 %add_ln712_65"   --->   Operation 3476 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i15 %add_ln712_74"   --->   Operation 3477 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3478 [1/1] (0.00ns)   --->   "%zext_ln712_31 = zext i13 %add_ln712_83"   --->   Operation 3478 'zext' 'zext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3479 [1/1] (1.53ns)   --->   "%add_ln712_84 = add i16 %zext_ln712_31, i16 %sext_ln712_26"   --->   Operation 3479 'add' 'add_ln712_84' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i15 %add_ln712_111"   --->   Operation 3480 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3481 [1/1] (0.00ns)   --->   "%zext_ln712_44 = zext i15 %add_ln712_121"   --->   Operation 3481 'zext' 'zext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3482 [1/1] (1.53ns)   --->   "%add_ln712_122 = add i16 %zext_ln712_44, i16 %sext_ln712_41"   --->   Operation 3482 'add' 'add_ln712_122' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i15 %add_ln712_129"   --->   Operation 3483 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i15 %add_ln712_137"   --->   Operation 3484 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3485 [1/1] (1.53ns)   --->   "%add_ln712_138 = add i16 %sext_ln712_39, i16 %sext_ln712_53"   --->   Operation 3485 'add' 'add_ln712_138' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln712_56 = zext i14 %add_ln712_149"   --->   Operation 3486 'zext' 'zext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i14 %add_ln712_175"   --->   Operation 3487 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln712_71 = zext i13 %add_ln712_183"   --->   Operation 3488 'zext' 'zext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3489 [1/1] (1.52ns)   --->   "%add_ln712_184 = add i15 %zext_ln712_71, i15 %sext_ln712_59"   --->   Operation 3489 'add' 'add_ln712_184' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i15 %add_ln712_184"   --->   Operation 3490 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i14 %add_ln712_193"   --->   Operation 3491 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln712_79 = zext i14 %add_ln712_203"   --->   Operation 3492 'zext' 'zext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3493 [1/1] (1.52ns)   --->   "%add_ln712_204 = add i16 %zext_ln712_79, i16 %sext_ln712_74"   --->   Operation 3493 'add' 'add_ln712_204' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i15 %add_ln712_216"   --->   Operation 3494 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i15 %add_ln712_228"   --->   Operation 3495 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3496 [1/1] (1.53ns)   --->   "%add_ln712_229 = add i16 %sext_ln712_65, i16 %sext_ln712_81"   --->   Operation 3496 'add' 'add_ln712_229' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i13 %add_ln712_232"   --->   Operation 3497 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i14 %add_ln712_236"   --->   Operation 3498 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_237 = add i15 %sext_ln712_88, i15 %sext_ln712_86"   --->   Operation 3499 'add' 'add_ln712_237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i14 %add_ln712_245"   --->   Operation 3500 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3501 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_246 = add i15 %sext_ln712_89, i15 %add_ln712_237"   --->   Operation 3501 'add' 'add_ln712_246' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i15 %add_ln712_246"   --->   Operation 3502 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i15 %add_ln712_255"   --->   Operation 3503 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln712_102 = zext i14 %add_ln712_265"   --->   Operation 3504 'zext' 'zext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3505 [1/1] (1.53ns)   --->   "%add_ln712_266 = add i16 %zext_ln712_102, i16 %sext_ln712_96"   --->   Operation 3505 'add' 'add_ln712_266' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i15 %add_ln712_275"   --->   Operation 3506 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i15 %add_ln712_285"   --->   Operation 3507 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3508 [1/1] (1.53ns)   --->   "%add_ln712_286 = add i16 %sext_ln712_84, i16 %sext_ln712_105"   --->   Operation 3508 'add' 'add_ln712_286' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i15 %add_ln712_295"   --->   Operation 3509 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3510 [1/1] (0.00ns)   --->   "%zext_ln712_117 = zext i14 %add_ln712_304"   --->   Operation 3510 'zext' 'zext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3511 [1/1] (1.53ns)   --->   "%add_ln712_305 = add i16 %zext_ln712_117, i16 %sext_ln712_113"   --->   Operation 3511 'add' 'add_ln712_305' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i14 %add_ln712_311"   --->   Operation 3512 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i15 %add_ln712_317"   --->   Operation 3513 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_318 = add i16 %sext_ln712_119, i16 %sext_ln712_117"   --->   Operation 3514 'add' 'add_ln712_318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3515 [1/1] (0.00ns)   --->   "%zext_ln712_132 = zext i14 %add_ln712_331"   --->   Operation 3515 'zext' 'zext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3516 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_332 = add i16 %zext_ln712_132, i16 %add_ln712_318"   --->   Operation 3516 'add' 'add_ln712_332' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i14 %add_ln712_340"   --->   Operation 3517 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i14 %add_ln712_348"   --->   Operation 3518 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3519 [1/1] (1.52ns)   --->   "%add_ln712_349 = add i15 %sext_ln712_129, i15 %sext_ln712_128"   --->   Operation 3519 'add' 'add_ln712_349' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i15 %add_ln712_349"   --->   Operation 3520 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i15 %add_ln712_359"   --->   Operation 3521 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3522 [1/1] (0.00ns)   --->   "%zext_ln712_147 = zext i13 %add_ln712_370"   --->   Operation 3522 'zext' 'zext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3523 [1/1] (1.53ns)   --->   "%add_ln712_371 = add i16 %zext_ln712_147, i16 %sext_ln712_139"   --->   Operation 3523 'add' 'add_ln712_371' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i15 %add_ln712_381"   --->   Operation 3524 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i15 %add_ln712_394"   --->   Operation 3525 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3526 [1/1] (0.00ns)   --->   "%zext_ln712_161 = zext i14 %add_ln712_407"   --->   Operation 3526 'zext' 'zext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3527 [1/1] (1.53ns)   --->   "%add_ln712_408 = add i16 %zext_ln712_161, i16 %sext_ln712_156"   --->   Operation 3527 'add' 'add_ln712_408' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i15 %add_ln712_415"   --->   Operation 3528 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i14 %add_ln712_422"   --->   Operation 3529 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3530 [1/1] (1.53ns)   --->   "%add_ln712_423 = add i16 %sext_ln712_125, i16 %sext_ln712_167"   --->   Operation 3530 'add' 'add_ln712_423' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i15 %add_ln712_434"   --->   Operation 3531 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i14 %add_ln712_445"   --->   Operation 3532 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3533 [1/1] (1.53ns)   --->   "%add_ln712_446 = add i16 %sext_ln712_135, i16 %sext_ln712_179"   --->   Operation 3533 'add' 'add_ln712_446' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i15 %add_ln712_458"   --->   Operation 3534 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln712_180 = zext i14 %add_ln712_471"   --->   Operation 3535 'zext' 'zext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3536 [1/1] (1.53ns)   --->   "%add_ln712_472 = add i16 %zext_ln712_180, i16 %sext_ln712_192"   --->   Operation 3536 'add' 'add_ln712_472' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i14 %add_ln712_481"   --->   Operation 3537 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i15 %add_ln712_491"   --->   Operation 3538 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3539 [1/1] (1.53ns)   --->   "%add_ln712_492 = add i16 %sext_ln712_151, i16 %sext_ln712_198"   --->   Operation 3539 'add' 'add_ln712_492' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i15 %add_ln712_503"   --->   Operation 3540 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i15 %add_ln712_513"   --->   Operation 3541 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3542 [1/1] (1.53ns)   --->   "%add_ln712_514 = add i16 %sext_ln712_161, i16 %sext_ln712_205"   --->   Operation 3542 'add' 'add_ln712_514' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i15 %add_ln712_524"   --->   Operation 3543 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln712_200 = zext i13 %add_ln712_535"   --->   Operation 3544 'zext' 'zext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3545 [1/1] (1.53ns)   --->   "%add_ln712_536 = add i16 %zext_ln712_200, i16 %sext_ln712_212"   --->   Operation 3545 'add' 'add_ln712_536' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i15 %add_ln712_546"   --->   Operation 3546 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i15 %add_ln712_557"   --->   Operation 3547 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3548 [1/1] (1.53ns)   --->   "%add_ln712_558 = add i16 %sext_ln712_177, i16 %sext_ln712_219"   --->   Operation 3548 'add' 'add_ln712_558' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i14 %add_ln712_563"   --->   Operation 3549 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i15 %add_ln712_569"   --->   Operation 3550 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_570 = add i16 %sext_ln712_225, i16 %sext_ln712_180"   --->   Operation 3551 'add' 'add_ln712_570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i15 %add_ln712_582"   --->   Operation 3552 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3553 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_583 = add i16 %sext_ln712_187, i16 %add_ln712_570"   --->   Operation 3553 'add' 'add_ln712_583' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 3554 [1/1] (0.00ns)   --->   "%newret = insertvalue i480 <undef>, i16 %sext_ln712_60"   --->   Operation 3554 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3555 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i480 %newret, i16 %sext_ln712_20"   --->   Operation 3555 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3556 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i480 %newret2, i16 %add_ln712_204"   --->   Operation 3556 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3557 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i480 %newret4, i16 %add_ln712_84"   --->   Operation 3557 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3558 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i480 %newret6, i16 %add_ln712_102"   --->   Operation 3558 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3559 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i480 %newret8, i16 %add_ln712_229"   --->   Operation 3559 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3560 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i480 %newret10, i16 %sext_ln712_90"   --->   Operation 3560 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3561 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i480 %newret12, i16 %add_ln712_266"   --->   Operation 3561 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3562 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i480 %newret14, i16 %add_ln712_122"   --->   Operation 3562 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3563 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i480 %newret16, i16 %add_ln712_472"   --->   Operation 3563 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3564 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i480 %newret18, i16 %add_ln712_138"   --->   Operation 3564 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3565 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i480 %newret20, i16 %add_ln712_286"   --->   Operation 3565 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3566 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i480 %newret22, i16 %add_ln712_305"   --->   Operation 3566 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3567 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i480 %newret24, i16 %add_ln712_492"   --->   Operation 3567 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3568 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i480 %newret26, i16 %add_ln712_20"   --->   Operation 3568 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3569 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i480 %newret28, i16 %zext_ln712_56"   --->   Operation 3569 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3570 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i480 %newret30, i16 %add_ln712_332"   --->   Operation 3570 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3571 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i480 %newret32, i16 %sext_ln712_130"   --->   Operation 3571 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3572 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i480 %newret34, i16 %add_ln712_514"   --->   Operation 3572 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3573 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i480 %newret36, i16 %add_ln712_536"   --->   Operation 3573 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3574 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i480 %newret38, i16 %sext_ln712_11"   --->   Operation 3574 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3575 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i480 %newret40, i16 %add_ln712_168"   --->   Operation 3575 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3576 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i480 %newret42, i16 %add_ln712_558"   --->   Operation 3576 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3577 [1/1] (0.00ns)   --->   "%newret45 = insertvalue i480 %newret44, i16 %add_ln712_371"   --->   Operation 3577 'insertvalue' 'newret45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3578 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i480 %newret45, i16 %add_ln712_583"   --->   Operation 3578 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3579 [1/1] (0.00ns)   --->   "%newret47 = insertvalue i480 %newret46, i16 %sext_ln712_111"   --->   Operation 3579 'insertvalue' 'newret47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3580 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i480 %newret47, i16 %add_ln712_408"   --->   Operation 3580 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3581 [1/1] (0.00ns)   --->   "%newret49 = insertvalue i480 %newret48, i16 %add_ln712_50"   --->   Operation 3581 'insertvalue' 'newret49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3582 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i480 %newret49, i16 %add_ln712_423"   --->   Operation 3582 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3583 [1/1] (0.00ns)   --->   "%newret51 = insertvalue i480 %newret50, i16 %add_ln712_446"   --->   Operation 3583 'insertvalue' 'newret51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3584 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i480 %newret51"   --->   Operation 3584 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.62ns
The critical path consists of the following:
	wire read operation ('p_read_119') on port 'p_read4' [60]  (0 ns)
	'add' operation ('add_ln712_547') [3109]  (1.32 ns)
	'add' operation ('add_ln712_548') [3111]  (1.31 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [92]  (2.46 ns)

 <State 3>: 2.84ns
The critical path consists of the following:
	'add' operation ('add_ln717_13') [766]  (1.48 ns)
	'add' operation ('add_ln712_220') [2526]  (1.36 ns)

 <State 4>: 3.05ns
The critical path consists of the following:
	'add' operation ('add_ln712_77') [2278]  (3.05 ns)

 <State 5>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_17') [2177]  (0 ns)
	'add' operation ('add_ln712_18') [2178]  (3.16 ns)

 <State 6>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_92') [2302]  (3.16 ns)

 <State 7>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_158') [2417]  (0 ns)
	'add' operation ('add_ln712_168') [2433]  (3.19 ns)

 <State 8>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_20') [2181]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
