# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cascadare_jk.srcs/sources_1/new/bist_jk.vhd" \
"../../../../cascadare_jk.srcs/sources_1/new/casc_JK.vhd" \
"../../../../cascadare_jk.srcs/sim_1/new/sim_cascJK.vhd" \

# Do not sort compile order
nosort
