#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025eeca62830 .scope module, "uart_rx_core" "uart_rx_core" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick_16x";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_valid";
    .port_info 6 /OUTPUT 1 "rx_error";
P_0000025eeca629c0 .param/l "DATA" 1 2 17, C4<10>;
P_0000025eeca629f8 .param/l "DATA_BITS" 0 2 2, +C4<00000000000000000000000000001000>;
P_0000025eeca62a30 .param/l "IDLE" 1 2 15, C4<00>;
P_0000025eeca62a68 .param/l "START" 1 2 16, C4<01>;
P_0000025eeca62aa0 .param/l "STOP" 1 2 18, C4<11>;
P_0000025eeca62ad8 .param/l "STOP_BITS" 0 2 3, +C4<00000000000000000000000000000001>;
o0000025eecaa2fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000025eeca62e20_0 .net "baud_tick_16x", 0 0, o0000025eecaa2fb8;  0 drivers
v0000025eeca62b20_0 .var "bit_cnt", 3 0;
o0000025eecaa3018 .functor BUFZ 1, C4<z>; HiZ drive
v0000025eeca62bc0_0 .net "clk", 0 0, o0000025eecaa3018;  0 drivers
o0000025eecaa3048 .functor BUFZ 1, C4<z>; HiZ drive
v0000025eeca938f0_0 .net "rst_n", 0 0, o0000025eecaa3048;  0 drivers
o0000025eecaa3078 .functor BUFZ 1, C4<z>; HiZ drive
v0000025eeca93990_0 .net "rx", 0 0, o0000025eecaa3078;  0 drivers
v0000025eeca93a30_0 .var "rx_data", 7 0;
v0000025eeca93ad0_0 .var "rx_error", 0 0;
v0000025eeca93b70_0 .var "rx_sync1", 0 0;
v0000025eeca93c10_0 .var "rx_sync2", 0 0;
v0000025eeca93cb0_0 .var "rx_valid", 0 0;
v0000025eeca93d50_0 .var "sample_cnt", 3 0;
v0000025eeca93df0_0 .var "shift_reg", 7 0;
v0000025eeca93e90_0 .var "state", 1 0;
E_0000025eec9da710/0 .event negedge, v0000025eeca938f0_0;
E_0000025eec9da710/1 .event posedge, v0000025eeca62bc0_0;
E_0000025eec9da710 .event/or E_0000025eec9da710/0, E_0000025eec9da710/1;
    .scope S_0000025eeca62830;
T_0 ;
    %wait E_0000025eec9da710;
    %load/vec4 v0000025eeca938f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025eeca93b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025eeca93c10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025eeca93990_0;
    %assign/vec4 v0000025eeca93b70_0, 0;
    %load/vec4 v0000025eeca93b70_0;
    %assign/vec4 v0000025eeca93c10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025eeca62830;
T_1 ;
    %wait E_0000025eec9da710;
    %load/vec4 v0000025eeca938f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca62b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025eeca93df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025eeca93a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025eeca93cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025eeca93ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025eeca93cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025eeca93ad0_0, 0;
    %load/vec4 v0000025eeca93e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca62b20_0, 0;
    %load/vec4 v0000025eeca93c10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000025eeca62e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000025eeca93d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %load/vec4 v0000025eeca93d50_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0000025eeca93c10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca62b20_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
T_1.15 ;
T_1.12 ;
T_1.10 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000025eeca62e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0000025eeca93d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %load/vec4 v0000025eeca93d50_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0000025eeca93c10_0;
    %load/vec4 v0000025eeca93df0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000025eeca93df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %load/vec4 v0000025eeca62b20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025eeca62b20_0, 0;
    %load/vec4 v0000025eeca62b20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025eeca62b20_0, 0;
T_1.20 ;
T_1.18 ;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000025eeca62e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %load/vec4 v0000025eeca93d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025eeca93d50_0, 0;
    %load/vec4 v0000025eeca93d50_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v0000025eeca93c10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v0000025eeca93df0_0;
    %assign/vec4 v0000025eeca93a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025eeca93cb0_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025eeca93ad0_0, 0;
T_1.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025eeca93e90_0, 0;
T_1.24 ;
T_1.22 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART\UART_RX\uart_rx_core.v";
