{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 18:46:07 2014 " "Info: Processing started: Wed Apr 09 18:46:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_to_utc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_to_utc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_to_UTC-behaviour " "Info: Found design unit 1: g01_to_UTC-behaviour" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_to_UTC " "Info: Found entity 1: g01_to_UTC" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g01_to_UTC " "Info: Elaborating entity \"g01_to_UTC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_in_int g01_to_UTC.vhd(60) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(60): signal \"Year_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(61) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(61): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_in_int g01_to_UTC.vhd(62) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(62): signal \"Day_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_in_int g01_to_UTC.vhd(63) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(63): signal \"Hour_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_in_int g01_to_UTC.vhd(65) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(65): signal \"Year_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_in_int g01_to_UTC.vhd(66) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(66): signal \"Year_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_in_int g01_to_UTC.vhd(67) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(67): signal \"Year_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(72) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(72): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(75) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(75): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tz_int g01_to_UTC.vhd(75) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(75): signal \"tz_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(77) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(77): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(78) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(78): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(79) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(79): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(80) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(80): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_out_int g01_to_UTC.vhd(81) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(81): signal \"Month_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(83) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(83): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(84) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(84): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(85) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(85): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(86) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(86): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(87) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(87): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(88) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(88): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(90) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(90): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(91) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(91): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(92) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(92): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(93) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(93): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(95) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(95): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_to_UTC.vhd(95) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(95): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(97) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(97): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_to_UTC.vhd(97) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(97): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_out_int g01_to_UTC.vhd(101) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(101): signal \"Month_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_out_int g01_to_UTC.vhd(103) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(103): signal \"Year_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(106) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(106): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(107) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(107): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(108) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(108): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(110) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(110): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(110) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(110): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(111) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(111): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(112) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(112): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(113) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(113): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(114) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(114): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(115) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(115): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(116) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(116): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(117) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(117): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(117) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(117): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(118) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(118): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(119) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(119): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(120) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(120): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(121) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(121): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(121) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(121): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_to_UTC.vhd(121) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(121): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(122) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(122): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_in_int g01_to_UTC.vhd(122) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(122): signal \"Month_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leap_year g01_to_UTC.vhd(122) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(122): signal \"leap_year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_out_int g01_to_UTC.vhd(123) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(123): signal \"Month_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_out_int g01_to_UTC.vhd(125) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(125): signal \"Month_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_out_int g01_to_UTC.vhd(126) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(126): signal \"Year_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(131) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(131): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Year_out_int g01_to_UTC.vhd(132) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(132): signal \"Year_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Month_out_int g01_to_UTC.vhd(133) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(133): signal \"Month_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Day_out_int g01_to_UTC.vhd(134) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(134): signal \"Day_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hour_out_int g01_to_UTC.vhd(135) " "Warning (10492): VHDL Process Statement warning at g01_to_UTC.vhd(135): signal \"Hour_out_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Hour_out_int g01_to_UTC.vhd(52) " "Warning (10631): VHDL Process Statement warning at g01_to_UTC.vhd(52): inferring latch(es) for signal or variable \"Hour_out_int\", which holds its previous value in one or more paths through the process" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hour_out_int\[0\] g01_to_UTC.vhd(52) " "Info (10041): Inferred latch for \"Hour_out_int\[0\]\" at g01_to_UTC.vhd(52)" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hour_out_int\[1\] g01_to_UTC.vhd(52) " "Info (10041): Inferred latch for \"Hour_out_int\[1\]\" at g01_to_UTC.vhd(52)" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hour_out_int\[2\] g01_to_UTC.vhd(52) " "Info (10041): Inferred latch for \"Hour_out_int\[2\]\" at g01_to_UTC.vhd(52)" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "g01_to_UTC.vhd" "Mod0" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "g01_to_UTC.vhd" "Mod1" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 67 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Info: Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Info: Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g01_to_UTC.vhd" "" { Text "C:/Users/dgreen22/DSDLabs/Lab5/g01_to_UTC.vhd" 67 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 62 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 18:46:08 2014 " "Info: Processing ended: Wed Apr 09 18:46:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
