# Physical Synthesis

As part of Physical synthesis we map the Gate level to Standard cell layout using FRAM view. 
