// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2081\sampleModel2081_4_sub\Mysubsystem_6.v
// Created: 2024-08-17 04:44:13
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_6
// Source Path: sampleModel2081_4_sub/Subsystem/Mysubsystem_6
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_6
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // ufix8_En7
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk102_out1;  // uint8
  wire [7:0] cfblk159_out1;  // uint8
  wire [15:0] cfblk37_out1;  // uint16


  assign cfblk102_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk159_out1 = {7'b0, In2[7]};



  DotProduct u_cfblk37_inst (.in1(cfblk102_out1),  // uint8
                             .in2(cfblk159_out1),  // uint8
                             .out1(cfblk37_out1)  // uint16
                             );

  assign Out1 = cfblk37_out1;

endmodule  // Mysubsystem_6

