// Seed: 2938253785
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  logic id_3;
  always @(posedge 1) begin
    id_3 = 1;
  end
  logic id_4 = 1 << 1'h0;
  type_6(
      1, 1, id_3, 1'b0
  );
endmodule
