-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_MADCpt_2048_3_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n : IN STD_LOGIC;
    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : OUT STD_LOGIC;
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n : IN STD_LOGIC;
    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : OUT STD_LOGIC );
end;


architecture behav of top_graph_top_rfi_C_MADCpt_2048_3_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (64 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (64 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (64 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (64 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (64 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (64 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (64 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (64 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (64 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (64 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv64_3FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001111111111";
    constant ap_const_lv64_400 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv64_3FE0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FF7B8BAC710CB29 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110111101110001011101011000111000100001100101100101001";
    constant ap_const_lv64_4008000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_276 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_fu_258_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_281 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_262_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_286 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_293 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_305 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_310 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_fu_250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_316 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sorted_list_R_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_R_i_load_reg_342 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sorted_list_R_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_R_i_load_1_reg_347 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_I_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_I_i_load_reg_352 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_I_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_I_i_load_1_reg_357 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal sorted_deviated_list_R_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_R_i_load_reg_382 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal sorted_deviated_list_R_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_R_i_load_1_reg_387 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_I_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_I_i_load_reg_392 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_I_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_I_i_load_1_reg_397 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_list_R_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_R_i_ce0 : STD_LOGIC;
    signal sorted_list_R_i_we0 : STD_LOGIC;
    signal sorted_list_R_i_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_R_i_ce1 : STD_LOGIC;
    signal sorted_list_I_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_I_i_ce0 : STD_LOGIC;
    signal sorted_list_I_i_we0 : STD_LOGIC;
    signal sorted_list_I_i_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_list_I_i_ce1 : STD_LOGIC;
    signal RDRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RDRi_ce0 : STD_LOGIC;
    signal RDRi_we0 : STD_LOGIC;
    signal RDRi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal RDIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RDIi_ce0 : STD_LOGIC;
    signal RDIi_we0 : STD_LOGIC;
    signal RDIi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal deviation_list_R_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_R_ce0 : STD_LOGIC;
    signal deviation_list_R_we0 : STD_LOGIC;
    signal deviation_list_R_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal deviation_list_I_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_I_ce0 : STD_LOGIC;
    signal deviation_list_I_we0 : STD_LOGIC;
    signal deviation_list_I_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sorted_deviated_list_R_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_R_i_ce0 : STD_LOGIC;
    signal sorted_deviated_list_R_i_we0 : STD_LOGIC;
    signal sorted_deviated_list_R_i_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_R_i_ce1 : STD_LOGIC;
    signal sorted_deviated_list_I_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_I_i_ce0 : STD_LOGIC;
    signal sorted_deviated_list_I_i_we0 : STD_LOGIC;
    signal sorted_deviated_list_I_i_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sorted_deviated_list_I_i_ce1 : STD_LOGIC;
    signal MRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MRo_ce0 : STD_LOGIC;
    signal MRo_we0 : STD_LOGIC;
    signal MRo_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal MIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MIo_ce0 : STD_LOGIC;
    signal MIo_we0 : STD_LOGIC;
    signal MIo_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sortList_fu_196_ap_start : STD_LOGIC;
    signal grp_sortList_fu_196_ap_done : STD_LOGIC;
    signal grp_sortList_fu_196_ap_idle : STD_LOGIC;
    signal grp_sortList_fu_196_ap_ready : STD_LOGIC;
    signal grp_sortList_fu_196_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_196_data_ce0 : STD_LOGIC;
    signal grp_sortList_fu_196_data_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sortList_fu_196_sorted_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_196_sorted_list_ce0 : STD_LOGIC;
    signal grp_sortList_fu_196_sorted_list_we0 : STD_LOGIC;
    signal grp_sortList_fu_196_sorted_list_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sortList_fu_202_ap_start : STD_LOGIC;
    signal grp_sortList_fu_202_ap_done : STD_LOGIC;
    signal grp_sortList_fu_202_ap_idle : STD_LOGIC;
    signal grp_sortList_fu_202_ap_ready : STD_LOGIC;
    signal grp_sortList_fu_202_data_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_202_data_ce0 : STD_LOGIC;
    signal grp_sortList_fu_202_data_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sortList_fu_202_sorted_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sortList_fu_202_sorted_list_ce0 : STD_LOGIC;
    signal grp_sortList_fu_202_sorted_list_we0 : STD_LOGIC;
    signal grp_sortList_fu_202_sorted_list_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_idle : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0 : STD_LOGIC;
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call27 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_sortList_fu_196_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_sortList_fu_202_ap_start_reg : STD_LOGIC := '0';
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_fu_254_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_fu_258_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_262_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_fu_267_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_254_ce : STD_LOGIC;
    signal grp_fu_258_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_258_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_block_state25_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_block_state27_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
        RDRi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RDRi_ce0 : OUT STD_LOGIC;
        RDRi_we0 : OUT STD_LOGIC;
        RDRi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        RDIi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RDIi_ce0 : OUT STD_LOGIC;
        RDIi_we0 : OUT STD_LOGIC;
        RDIi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_sortList IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sorted_list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_ce0 : OUT STD_LOGIC;
        sorted_list_we0 : OUT STD_LOGIC;
        sorted_list_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sorted_list_R_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_R_i_ce0 : OUT STD_LOGIC;
        sorted_list_R_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        median_R : IN STD_LOGIC_VECTOR (63 downto 0);
        deviation_list_R_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_R_ce0 : OUT STD_LOGIC;
        deviation_list_R_we0 : OUT STD_LOGIC;
        deviation_list_R_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_258_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_258_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_258_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_258_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_258_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sorted_list_I_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        sorted_list_I_i_ce0 : OUT STD_LOGIC;
        sorted_list_I_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        median_I_i : IN STD_LOGIC_VECTOR (63 downto 0);
        deviation_list_I_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_I_ce0 : OUT STD_LOGIC;
        deviation_list_I_we0 : OUT STD_LOGIC;
        deviation_list_I_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_254_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_254_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_254_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_254_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_254_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MRo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MRo_ce0 : OUT STD_LOGIC;
        MRo_we0 : OUT STD_LOGIC;
        MRo_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        mul_i : IN STD_LOGIC_VECTOR (63 downto 0);
        MIo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MIo_ce0 : OUT STD_LOGIC;
        MIo_we0 : OUT STD_LOGIC;
        MIo_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        mul2_i : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n : IN STD_LOGIC;
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write : OUT STD_LOGIC;
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n : IN STD_LOGIC;
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write : OUT STD_LOGIC;
        MRo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MRo_ce0 : OUT STD_LOGIC;
        MRo_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        MIo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MIo_ce0 : OUT STD_LOGIC;
        MIo_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    sorted_list_R_i_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_list_R_i_address0,
        ce0 => sorted_list_R_i_ce0,
        we0 => sorted_list_R_i_we0,
        d0 => grp_sortList_fu_196_sorted_list_d0,
        q0 => sorted_list_R_i_q0,
        address1 => sorted_list_R_i_address1,
        ce1 => sorted_list_R_i_ce1,
        q1 => sorted_list_R_i_q1);

    sorted_list_I_i_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_list_I_i_address0,
        ce0 => sorted_list_I_i_ce0,
        we0 => sorted_list_I_i_we0,
        d0 => grp_sortList_fu_202_sorted_list_d0,
        q0 => sorted_list_I_i_q0,
        address1 => sorted_list_I_i_address1,
        ce1 => sorted_list_I_i_ce1,
        q1 => sorted_list_I_i_q1);

    RDRi_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RDRi_address0,
        ce0 => RDRi_ce0,
        we0 => RDRi_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0,
        q0 => RDRi_q0);

    RDIi_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RDIi_address0,
        ce0 => RDIi_ce0,
        we0 => RDIi_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0,
        q0 => RDIi_q0);

    deviation_list_R_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_R_address0,
        ce0 => deviation_list_R_ce0,
        we0 => deviation_list_R_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0,
        q0 => deviation_list_R_q0);

    deviation_list_I_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_I_address0,
        ce0 => deviation_list_I_ce0,
        we0 => deviation_list_I_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0,
        q0 => deviation_list_I_q0);

    sorted_deviated_list_R_i_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_deviated_list_R_i_address0,
        ce0 => sorted_deviated_list_R_i_ce0,
        we0 => sorted_deviated_list_R_i_we0,
        d0 => grp_sortList_fu_196_sorted_list_d0,
        q0 => sorted_deviated_list_R_i_q0,
        address1 => sorted_deviated_list_R_i_address1,
        ce1 => sorted_deviated_list_R_i_ce1,
        q1 => sorted_deviated_list_R_i_q1);

    sorted_deviated_list_I_i_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorted_deviated_list_I_i_address0,
        ce0 => sorted_deviated_list_I_i_ce0,
        we0 => sorted_deviated_list_I_i_we0,
        d0 => grp_sortList_fu_202_sorted_list_d0,
        q0 => sorted_deviated_list_I_i_q0,
        address1 => sorted_deviated_list_I_i_address1,
        ce1 => sorted_deviated_list_I_i_ce1,
        q1 => sorted_deviated_list_I_i_q1);

    MRo_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => MRo_address0,
        ce0 => MRo_ce0,
        we0 => MRo_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0,
        q0 => MRo_q0);

    MIo_U : component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => MIo_address0,
        ce0 => MIo_ce0,
        we0 => MIo_we0,
        d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0,
        q0 => MIo_q0);

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184 : component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start,
        ap_done => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done,
        ap_idle => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_idle,
        ap_ready => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout => stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n => stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout => stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n => stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read,
        RDRi_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0,
        RDRi_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0,
        RDRi_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0,
        RDRi_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_d0,
        RDIi_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0,
        RDIi_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0,
        RDIi_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0,
        RDIi_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_d0);

    grp_sortList_fu_196 : component top_graph_top_rfi_C_sortList
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sortList_fu_196_ap_start,
        ap_done => grp_sortList_fu_196_ap_done,
        ap_idle => grp_sortList_fu_196_ap_idle,
        ap_ready => grp_sortList_fu_196_ap_ready,
        data_address0 => grp_sortList_fu_196_data_address0,
        data_ce0 => grp_sortList_fu_196_data_ce0,
        data_q0 => grp_sortList_fu_196_data_q0,
        sorted_list_address0 => grp_sortList_fu_196_sorted_list_address0,
        sorted_list_ce0 => grp_sortList_fu_196_sorted_list_ce0,
        sorted_list_we0 => grp_sortList_fu_196_sorted_list_we0,
        sorted_list_d0 => grp_sortList_fu_196_sorted_list_d0);

    grp_sortList_fu_202 : component top_graph_top_rfi_C_sortList
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sortList_fu_202_ap_start,
        ap_done => grp_sortList_fu_202_ap_done,
        ap_idle => grp_sortList_fu_202_ap_idle,
        ap_ready => grp_sortList_fu_202_ap_ready,
        data_address0 => grp_sortList_fu_202_data_address0,
        data_ce0 => grp_sortList_fu_202_data_ce0,
        data_q0 => grp_sortList_fu_202_data_q0,
        sorted_list_address0 => grp_sortList_fu_202_sorted_list_address0,
        sorted_list_ce0 => grp_sortList_fu_202_sorted_list_ce0,
        sorted_list_we0 => grp_sortList_fu_202_sorted_list_we0,
        sorted_list_d0 => grp_sortList_fu_202_sorted_list_d0);

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208 : component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start,
        ap_done => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done,
        ap_idle => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_idle,
        ap_ready => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready,
        sorted_list_R_i_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0,
        sorted_list_R_i_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0,
        sorted_list_R_i_q0 => sorted_list_R_i_q0,
        median_R => reg_310,
        deviation_list_R_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0,
        deviation_list_R_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0,
        deviation_list_R_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0,
        deviation_list_R_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_d0,
        grp_fu_258_p_din0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0,
        grp_fu_258_p_din1 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1,
        grp_fu_258_p_opcode => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode,
        grp_fu_258_p_dout0 => grp_fu_258_p2,
        grp_fu_258_p_ce => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce);

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215 : component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start,
        ap_done => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done,
        ap_idle => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_idle,
        ap_ready => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready,
        sorted_list_I_i_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0,
        sorted_list_I_i_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0,
        sorted_list_I_i_q0 => sorted_list_I_i_q0,
        median_I_i => reg_316,
        deviation_list_I_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0,
        deviation_list_I_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0,
        deviation_list_I_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0,
        deviation_list_I_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_d0,
        grp_fu_254_p_din0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0,
        grp_fu_254_p_din1 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1,
        grp_fu_254_p_opcode => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode,
        grp_fu_254_p_dout0 => grp_fu_254_p2,
        grp_fu_254_p_ce => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce);

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222 : component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start,
        ap_done => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done,
        ap_idle => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_idle,
        ap_ready => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready,
        MRo_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0,
        MRo_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0,
        MRo_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0,
        MRo_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_d0,
        mul_i => reg_286,
        MIo_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0,
        MIo_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0,
        MIo_we0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0,
        MIo_d0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_d0,
        mul2_i => reg_293);

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230 : component top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start,
        ap_done => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done,
        ap_idle => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_idle,
        ap_ready => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n => stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n,
        stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n => stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n,
        stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write,
        MRo_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0,
        MRo_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0,
        MRo_q0 => MRo_q0,
        MIo_address0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0,
        MIo_ce0 => grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0,
        MIo_q0 => MIo_q0);

    fptrunc_64ns_32_2_no_dsp_1_U57 : component top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_286,
        ce => ap_const_logic_1,
        dout => grp_fu_240_p1);

    fptrunc_64ns_32_2_no_dsp_1_U58 : component top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_293,
        ce => ap_const_logic_1,
        dout => grp_fu_243_p1);

    fpext_32ns_64_2_no_dsp_1_U59 : component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_300,
        ce => ap_const_logic_1,
        dout => grp_fu_246_p1);

    fpext_32ns_64_2_no_dsp_1_U60 : component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_305,
        ce => ap_const_logic_1,
        dout => grp_fu_250_p1);

    dadddsub_64ns_64ns_64_7_full_dsp_1_U61 : component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_254_p0,
        din1 => grp_fu_254_p1,
        opcode => grp_fu_254_opcode,
        ce => grp_fu_254_ce,
        dout => grp_fu_254_p2);

    dadddsub_64ns_64ns_64_7_full_dsp_1_U62 : component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_258_p0,
        din1 => grp_fu_258_p1,
        opcode => grp_fu_258_opcode,
        ce => grp_fu_258_ce,
        dout => grp_fu_258_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U63 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_262_p0,
        din1 => grp_fu_262_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_262_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U64 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_267_p0,
        din1 => grp_fu_267_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_267_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sortList_fu_196_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sortList_fu_196_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sortList_fu_196_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sortList_fu_196_ap_ready = ap_const_logic_1)) then 
                    grp_sortList_fu_196_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sortList_fu_202_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sortList_fu_202_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_sortList_fu_202_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sortList_fu_202_ap_ready = ap_const_logic_1)) then 
                    grp_sortList_fu_202_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state13))) then
                reg_276 <= grp_fu_254_p2;
                reg_281 <= grp_fu_258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state20))) then
                reg_286 <= grp_fu_262_p2;
                reg_293 <= grp_fu_267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state22))) then
                reg_300 <= grp_fu_240_p1;
                reg_305 <= grp_fu_243_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state24))) then
                reg_310 <= grp_fu_246_p1;
                reg_316 <= grp_fu_250_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                sorted_deviated_list_I_i_load_1_reg_397 <= sorted_deviated_list_I_i_q0;
                sorted_deviated_list_I_i_load_reg_392 <= sorted_deviated_list_I_i_q1;
                sorted_deviated_list_R_i_load_1_reg_387 <= sorted_deviated_list_R_i_q0;
                sorted_deviated_list_R_i_load_reg_382 <= sorted_deviated_list_R_i_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                sorted_list_I_i_load_1_reg_357 <= sorted_list_I_i_q0;
                sorted_list_I_i_load_reg_352 <= sorted_list_I_i_q1;
                sorted_list_R_i_load_1_reg_347 <= sorted_list_R_i_q0;
                sorted_list_R_i_load_reg_342 <= sorted_list_R_i_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state27, ap_CS_fsm_state25, ap_CS_fsm_state63, ap_CS_fsm_state65, ap_block_state4_on_subcall_done, ap_block_state25_on_subcall_done, ap_block_state27_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_boolean_0 = ap_block_state25_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_boolean_0 = ap_block_state27_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    MIo_address0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0, ap_CS_fsm_state63, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            MIo_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MIo_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_address0;
        else 
            MIo_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MIo_ce0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0, ap_CS_fsm_state63, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            MIo_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MIo_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MIo_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_ce0;
        else 
            MIo_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MIo_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MIo_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MIo_we0;
        else 
            MIo_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MRo_address0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0, ap_CS_fsm_state63, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            MRo_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MRo_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_address0;
        else 
            MRo_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MRo_ce0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0, ap_CS_fsm_state63, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            MRo_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_MRo_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MRo_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_ce0;
        else 
            MRo_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MRo_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            MRo_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_MRo_we0;
        else 
            MRo_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RDIi_address0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0, grp_sortList_fu_202_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDIi_address0 <= grp_sortList_fu_202_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_address0;
        else 
            RDIi_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RDIi_ce0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0, grp_sortList_fu_202_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDIi_ce0 <= grp_sortList_fu_202_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_ce0;
        else 
            RDIi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RDIi_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDIi_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDIi_we0;
        else 
            RDIi_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RDRi_address0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0, grp_sortList_fu_196_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDRi_address0 <= grp_sortList_fu_196_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_address0;
        else 
            RDRi_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RDRi_ce0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0, grp_sortList_fu_196_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RDRi_ce0 <= grp_sortList_fu_196_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_ce0;
        else 
            RDRi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RDRi_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RDRi_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_RDRi_we0;
        else 
            RDRi_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(ap_block_state25_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state25_on_subcall_done)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(ap_block_state27_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state27_on_subcall_done)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done)
    begin
        if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done)
    begin
        if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state64_blk <= ap_const_logic_0;

    ap_ST_fsm_state65_blk_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done)
    begin
        if ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call27_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call27 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state25_on_subcall_done_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done)
    begin
                ap_block_state25_on_subcall_done <= ((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_done = ap_const_logic_0) or (grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_done = ap_const_logic_0));
    end process;


    ap_block_state27_on_subcall_done_assign_proc : process(grp_sortList_fu_196_ap_done, grp_sortList_fu_202_ap_done)
    begin
                ap_block_state27_on_subcall_done <= ((grp_sortList_fu_202_ap_done = ap_const_logic_0) or (grp_sortList_fu_196_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_sortList_fu_196_ap_done, grp_sortList_fu_202_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_sortList_fu_202_ap_done = ap_const_logic_0) or (grp_sortList_fu_196_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done, ap_CS_fsm_state65)
    begin
        if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done, ap_CS_fsm_state65)
    begin
        if (((grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_address0_assign_proc : process(grp_sortList_fu_202_data_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_I_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            deviation_list_I_address0 <= grp_sortList_fu_202_data_address0;
        else 
            deviation_list_I_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_I_ce0_assign_proc : process(grp_sortList_fu_202_data_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_I_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            deviation_list_I_ce0 <= grp_sortList_fu_202_data_ce0;
        else 
            deviation_list_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_I_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_deviation_list_I_we0;
        else 
            deviation_list_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_address0_assign_proc : process(grp_sortList_fu_196_data_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_R_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            deviation_list_R_address0 <= grp_sortList_fu_196_data_address0;
        else 
            deviation_list_R_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_R_ce0_assign_proc : process(grp_sortList_fu_196_data_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0, ap_CS_fsm_state27, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_R_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            deviation_list_R_ce0 <= grp_sortList_fu_196_data_ce0;
        else 
            deviation_list_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_we0_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            deviation_list_R_we0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_deviation_list_R_we0;
        else 
            deviation_list_R_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_fu_222_ap_start_reg;
    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_ap_start_reg;
    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_ap_start_reg;
    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_ap_start_reg;
    grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_ap_start_reg;

    grp_fu_254_ce_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_254_ce <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_ce;
        else 
            grp_fu_254_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_254_opcode_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_254_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_opcode),2));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_254_opcode <= ap_const_lv2_0;
        else 
            grp_fu_254_opcode <= "XX";
        end if; 
    end process;


    grp_fu_254_p0_assign_proc : process(sorted_list_R_i_load_reg_342, sorted_deviated_list_R_i_load_reg_382, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_254_p0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_254_p0 <= sorted_deviated_list_R_i_load_reg_382;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_254_p0 <= sorted_list_R_i_load_reg_342;
        else 
            grp_fu_254_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_254_p1_assign_proc : process(sorted_list_R_i_load_1_reg_347, sorted_deviated_list_R_i_load_1_reg_387, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_254_p1 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_grp_fu_254_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_254_p1 <= sorted_deviated_list_R_i_load_1_reg_387;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_254_p1 <= sorted_list_R_i_load_1_reg_347;
        else 
            grp_fu_254_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_258_ce_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_258_ce <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_ce;
        else 
            grp_fu_258_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_258_opcode_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_258_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_opcode),2));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_258_opcode <= ap_const_lv2_0;
        else 
            grp_fu_258_opcode <= "XX";
        end if; 
    end process;


    grp_fu_258_p0_assign_proc : process(sorted_list_I_i_load_reg_352, sorted_deviated_list_I_i_load_reg_392, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_258_p0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_258_p0 <= sorted_deviated_list_I_i_load_reg_392;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_258_p0 <= sorted_list_I_i_load_reg_352;
        else 
            grp_fu_258_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_258_p1_assign_proc : process(sorted_list_I_i_load_1_reg_357, sorted_deviated_list_I_i_load_1_reg_397, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state7, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_258_p1 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_grp_fu_258_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fu_258_p1 <= sorted_deviated_list_I_i_load_1_reg_397;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_258_p1 <= sorted_list_I_i_load_1_reg_357;
        else 
            grp_fu_258_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_262_p0_assign_proc : process(reg_276, reg_286, reg_310, ap_CS_fsm_state14, ap_CS_fsm_state37, ap_CS_fsm_state48, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_262_p0 <= reg_286;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_262_p0 <= reg_310;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_262_p0 <= reg_276;
        else 
            grp_fu_262_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_262_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state37, ap_CS_fsm_state48, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_262_p1 <= ap_const_lv64_4008000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_262_p1 <= ap_const_lv64_3FF7B8BAC710CB29;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_262_p1 <= ap_const_lv64_3FE0000000000000;
        else 
            grp_fu_262_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_267_p0_assign_proc : process(reg_281, reg_293, reg_316, ap_CS_fsm_state14, ap_CS_fsm_state37, ap_CS_fsm_state48, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_267_p0 <= reg_293;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_267_p0 <= reg_316;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_267_p0 <= reg_281;
        else 
            grp_fu_267_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_267_p1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state37, ap_CS_fsm_state48, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_267_p1 <= ap_const_lv64_4008000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_267_p1 <= ap_const_lv64_3FF7B8BAC710CB29;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_267_p1 <= ap_const_lv64_3FE0000000000000;
        else 
            grp_fu_267_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sortList_fu_196_ap_start <= grp_sortList_fu_196_ap_start_reg;

    grp_sortList_fu_196_data_q0_assign_proc : process(RDRi_q0, deviation_list_R_q0, ap_CS_fsm_state4, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_sortList_fu_196_data_q0 <= deviation_list_R_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_sortList_fu_196_data_q0 <= RDRi_q0;
        else 
            grp_sortList_fu_196_data_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sortList_fu_202_ap_start <= grp_sortList_fu_202_ap_start_reg;

    grp_sortList_fu_202_data_q0_assign_proc : process(RDIi_q0, deviation_list_I_q0, ap_CS_fsm_state4, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_sortList_fu_202_data_q0 <= deviation_list_I_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_sortList_fu_202_data_q0 <= RDIi_q0;
        else 
            grp_sortList_fu_202_data_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorted_deviated_list_I_i_address0_assign_proc : process(ap_CS_fsm_state28, grp_sortList_fu_202_sorted_list_address0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_I_i_address0 <= ap_const_lv64_400(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_I_i_address0 <= grp_sortList_fu_202_sorted_list_address0;
        else 
            sorted_deviated_list_I_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    sorted_deviated_list_I_i_address1 <= ap_const_lv64_3FF(11 - 1 downto 0);

    sorted_deviated_list_I_i_ce0_assign_proc : process(ap_CS_fsm_state28, grp_sortList_fu_202_sorted_list_ce0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_I_i_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_I_i_ce0 <= grp_sortList_fu_202_sorted_list_ce0;
        else 
            sorted_deviated_list_I_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_I_i_ce1_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_I_i_ce1 <= ap_const_logic_1;
        else 
            sorted_deviated_list_I_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_I_i_we0_assign_proc : process(grp_sortList_fu_202_sorted_list_we0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_I_i_we0 <= grp_sortList_fu_202_sorted_list_we0;
        else 
            sorted_deviated_list_I_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_i_address0_assign_proc : process(ap_CS_fsm_state28, grp_sortList_fu_196_sorted_list_address0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_R_i_address0 <= ap_const_lv64_400(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_R_i_address0 <= grp_sortList_fu_196_sorted_list_address0;
        else 
            sorted_deviated_list_R_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    sorted_deviated_list_R_i_address1 <= ap_const_lv64_3FF(11 - 1 downto 0);

    sorted_deviated_list_R_i_ce0_assign_proc : process(ap_CS_fsm_state28, grp_sortList_fu_196_sorted_list_ce0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_R_i_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_R_i_ce0 <= grp_sortList_fu_196_sorted_list_ce0;
        else 
            sorted_deviated_list_R_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_i_ce1_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            sorted_deviated_list_R_i_ce1 <= ap_const_logic_1;
        else 
            sorted_deviated_list_R_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_deviated_list_R_i_we0_assign_proc : process(grp_sortList_fu_196_sorted_list_we0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            sorted_deviated_list_R_i_we0 <= grp_sortList_fu_196_sorted_list_we0;
        else 
            sorted_deviated_list_R_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_i_address0_assign_proc : process(ap_CS_fsm_state5, grp_sortList_fu_202_sorted_list_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0, ap_CS_fsm_state4, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_I_i_address0 <= ap_const_lv64_400(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sorted_list_I_i_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_I_i_address0 <= grp_sortList_fu_202_sorted_list_address0;
        else 
            sorted_list_I_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    sorted_list_I_i_address1 <= ap_const_lv64_3FF(11 - 1 downto 0);

    sorted_list_I_i_ce0_assign_proc : process(ap_CS_fsm_state5, grp_sortList_fu_202_sorted_list_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0, ap_CS_fsm_state4, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_I_i_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sorted_list_I_i_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_fu_215_sorted_list_I_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_I_i_ce0 <= grp_sortList_fu_202_sorted_list_ce0;
        else 
            sorted_list_I_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_i_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_I_i_ce1 <= ap_const_logic_1;
        else 
            sorted_list_I_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_I_i_we0_assign_proc : process(grp_sortList_fu_202_sorted_list_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_I_i_we0 <= grp_sortList_fu_202_sorted_list_we0;
        else 
            sorted_list_I_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_i_address0_assign_proc : process(ap_CS_fsm_state5, grp_sortList_fu_196_sorted_list_address0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0, ap_CS_fsm_state4, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_R_i_address0 <= ap_const_lv64_400(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sorted_list_R_i_address0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_i_address0 <= grp_sortList_fu_196_sorted_list_address0;
        else 
            sorted_list_R_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    sorted_list_R_i_address1 <= ap_const_lv64_3FF(11 - 1 downto 0);

    sorted_list_R_i_ce0_assign_proc : process(ap_CS_fsm_state5, grp_sortList_fu_196_sorted_list_ce0, grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0, ap_CS_fsm_state4, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_R_i_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sorted_list_R_i_ce0 <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_fu_208_sorted_list_R_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_i_ce0 <= grp_sortList_fu_196_sorted_list_ce0;
        else 
            sorted_list_R_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_i_ce1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sorted_list_R_i_ce1 <= ap_const_logic_1;
        else 
            sorted_list_R_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sorted_list_R_i_we0_assign_proc : process(grp_sortList_fu_196_sorted_list_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sorted_list_R_i_we0 <= grp_sortList_fu_196_sorted_list_we0;
        else 
            sorted_list_R_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read;
        else 
            stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_fu_184_stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read;
        else 
            stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din;

    stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write;
        else 
            stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write <= ap_const_logic_0;
        end if; 
    end process;

    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din;

    stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write_assign_proc : process(grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write <= grp_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_fu_230_stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write;
        else 
            stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
