# Microchip NMAT TXT File

# Version: 2024.2 2024.2.0.13

# Design Name: my_design 

# Input Netlist Format: EDIF 

# Family: PolarFireSoC , Die: MPFS025T , Package: FCVG484 , Speed grade: -1 

# Date generated: Sun Aug 17 18:32:23 2025 


#
# I/O constraints
#

set_io DOUT_VALID AB17
set_io FIRO_VALID E15
set_io clk E14
set_io reset T12

#
# Core cell constraints
#

set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[0] 820 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_1_i_a2_3 820 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7 833 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[1] 824 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/datao_valid_pulse 828 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[4] 827 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[1] 819 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[2] 816 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_RNI1E5P1[0] 835 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[5] 825 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[2] 834 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO[4] 817 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un2_coef_on_outpi 834 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO[2] 816 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[6] 822 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[3] 826 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_n0_i_a2 818 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO[3] 826 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2 819 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_1_i_0 823 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst 835 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/async2sync_0/delayLine[1] 837 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i 822 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[2] 818 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[4] 817 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/dvalid_pipe_0/delayLine[0] 832 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_RNO[1] 824 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_n3_i_o2 825 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[0] 833 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[3] 836 112
set_location I_1/U0_RGB1 726 123
set_location I_1 720 0
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[4] 828 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[0] 831 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/delayLine[3] 821 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2 829 111
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/datao_validi 829 112
set_location COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[1] 830 112
