

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 08 16:52:00 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          520
LUT:           1586
FF:            1119
DSP:              7
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.904
CP achieved post-implementation:    6.863
Timing met
