#include <prdrErrlPluginsSupt.H>
PRDR_REGISTER_ID_TABLE_START ( 0x4, 0x9000 )
	PRDR_REGISTER_ID ( 0xfad7, GLOBAL_CS_FIR, "Global Checkstop Attention FIR", 0x00000000500f001cULL )
	PRDR_REGISTER_ID ( 0xd113, GLOBAL_RE_FIR, "Global Recoverable Attention FIR", 0x00000000500f001bULL )
	PRDR_REGISTER_ID ( 0x2b0f, GLOBAL_SPA_FIR, "Global Special Attention FIR", 0x00000000500f001aULL )
	PRDR_REGISTER_ID ( 0xed0e, TP_CHIPLET_CS_FIR, "TP Chiplet Checkstop FIR", 0x0000000001040000ULL )
	PRDR_REGISTER_ID ( 0xc34a, TP_CHIPLET_RE_FIR, "TP Chiplet Recoverable FIR", 0x0000000001040001ULL )
	PRDR_REGISTER_ID ( 0x3602, TP_CHIPLET_FIR_MASK, "TP Chiplet FIR MASK", 0x0000000001040002ULL )
	PRDR_REGISTER_ID ( 0xddb6, TP_LFIR, "Centaur chip TP_LFIR", 0x000000000104000aULL )
	PRDR_REGISTER_ID ( 0x513a, TP_LFIR_MASK, "Centaur chip TP_LFIR MASK", 0x000000000104000dULL )
	PRDR_REGISTER_ID ( 0x0f0a, TP_LFIR_ACT0, "Centaur chip TP_LFIR ACT0", 0x0000000001040010ULL )
	PRDR_REGISTER_ID ( 0x0f0c, TP_LFIR_ACT1, "Centaur chip TP_LFIR ACT1", 0x0000000001040011ULL )
	PRDR_REGISTER_ID ( 0x12e4, NEST_CHIPLET_CS_FIR, "NEST Chiplet Checkstop FIR", 0x0000000002040000ULL )
	PRDR_REGISTER_ID ( 0xc920, NEST_CHIPLET_RE_FIR, "NEST Chiplet Recoverable FIR", 0x0000000002040001ULL )
	PRDR_REGISTER_ID ( 0x6921, NEST_CHIPLET_FIR_MASK, "NEST Chiplet FIR MASK", 0x0000000002040002ULL )
	PRDR_REGISTER_ID ( 0x411f, NEST_LFIR, "Centaur chip NEST_LFIR", 0x000000000204000aULL )
	PRDR_REGISTER_ID ( 0xbc7e, NEST_LFIR_MASK, "Centaur chip NEST_LFIR MASK", 0x000000000204000dULL )
	PRDR_REGISTER_ID ( 0x9a4e, NEST_LFIR_ACT0, "Centaur chip NEST_LFIR ACT0", 0x0000000002040010ULL )
	PRDR_REGISTER_ID ( 0x9a50, NEST_LFIR_ACT1, "Centaur chip NEST_LFIR ACT1", 0x0000000002040011ULL )
	PRDR_REGISTER_ID ( 0xefaa, DMIFIR, "Centaur chip DMIFIR", 0x0000000002010400ULL )
	PRDR_REGISTER_ID ( 0x8901, DMIFIR_MASK, "Centaur chip DMIFIR MASK", 0x0000000002010403ULL )
	PRDR_REGISTER_ID ( 0x91df, DMIFIR_ACT0, "Centaur chip DMIFIR ACT0", 0x0000000002010406ULL )
	PRDR_REGISTER_ID ( 0x92df, DMIFIR_ACT1, "Centaur chip DMIFIR ACT1", 0x0000000002010407ULL )
	PRDR_REGISTER_ID ( 0x337e, MBIFIR, "Centaur chip MBIFIR", 0x0000000002010800ULL )
	PRDR_REGISTER_ID ( 0xdebf, MBIFIR_MASK, "Centaur chip MBIFIR MASK", 0x0000000002010803ULL )
	PRDR_REGISTER_ID ( 0xa79d, MBIFIR_ACT0, "Centaur chip MBIFIR ACT0", 0x0000000002010806ULL )
	PRDR_REGISTER_ID ( 0xa89d, MBIFIR_ACT1, "Centaur chip MBIFIR ACT1", 0x0000000002010807ULL )
	PRDR_REGISTER_ID ( 0x517e, MBSFIR, "Centaur chip MBSFIR", 0x0000000002011400ULL )
	PRDR_REGISTER_ID ( 0x10bf, MBSFIR_MASK, "Centaur chip MBSFIR MASK", 0x0000000002011403ULL )
	PRDR_REGISTER_ID ( 0xf99d, MBSFIR_ACT0, "Centaur chip MBSFIR ACT0", 0x0000000002011406ULL )
	PRDR_REGISTER_ID ( 0xfa9d, MBSFIR_ACT1, "Centaur chip MBSFIR ACT1", 0x0000000002011407ULL )
	PRDR_REGISTER_ID ( 0xb2cd, MBSSECUREFIR, "Centaur chip MBSSECUREFIR", 0x000000000201141eULL )
	PRDR_REGISTER_ID ( 0xb48a, MBSECCFIR_0, "Centaur chip MBSECCFIR 0", 0x0000000002011440ULL )
	PRDR_REGISTER_ID ( 0x29b5, MBSECCFIR_0_MASK, "Centaur chip MBSECCFIR 0 MASK", 0x0000000002011443ULL )
	PRDR_REGISTER_ID ( 0x0785, MBSECCFIR_0_ACT0, "Centaur chip MBSECCFIR 0 ACT0", 0x0000000002011446ULL )
	PRDR_REGISTER_ID ( 0x0787, MBSECCFIR_0_ACT1, "Centaur chip MBSECCFIR 0 ACT1", 0x0000000002011447ULL )
	PRDR_REGISTER_ID ( 0xb58a, MBSECCFIR_1, "Centaur chip MBSECCFIR 1", 0x0000000002011480ULL )
	PRDR_REGISTER_ID ( 0x2db5, MBSECCFIR_1_MASK, "Centaur chip MBSECCFIR 1 MASK", 0x0000000002011483ULL )
	PRDR_REGISTER_ID ( 0x0b85, MBSECCFIR_1_ACT0, "Centaur chip MBSECCFIR 1 ACT0", 0x0000000002011486ULL )
	PRDR_REGISTER_ID ( 0x0b87, MBSECCFIR_1_ACT1, "Centaur chip MBSECCFIR 1 ACT1", 0x0000000002011487ULL )
	PRDR_REGISTER_ID ( 0x7f67, SCACFIR, "Centaur chip SCACFIR", 0x00000000020115c0ULL )
	PRDR_REGISTER_ID ( 0x95a9, SCACFIR_MASK, "Centaur chip SCACFIR MASK", 0x00000000020115c3ULL )
	PRDR_REGISTER_ID ( 0x7379, SCACFIR_ACT0, "Centaur chip SCACFIR ACT0", 0x00000000020115c6ULL )
	PRDR_REGISTER_ID ( 0x737b, SCACFIR_ACT1, "Centaur chip SCACFIR ACT1", 0x00000000020115c7ULL )
	PRDR_REGISTER_ID ( 0x9fe8, MCBISTFIR_0, "Centaur chip MCBISTFIR 0", 0x0000000002011600ULL )
	PRDR_REGISTER_ID ( 0x3255, MCBISTFIR_0_MASK, "Centaur chip MCBISTFIR 0 MASK", 0x0000000002011603ULL )
	PRDR_REGISTER_ID ( 0x1025, MCBISTFIR_0_ACT0, "Centaur chip MCBISTFIR 0 ACT0", 0x0000000002011606ULL )
	PRDR_REGISTER_ID ( 0x1027, MCBISTFIR_0_ACT1, "Centaur chip MCBISTFIR 0 ACT1", 0x0000000002011607ULL )
	PRDR_REGISTER_ID ( 0x80e8, MCBISTFIR_1, "Centaur chip MCBISTFIR 1", 0x0000000002011700ULL )
	PRDR_REGISTER_ID ( 0x3655, MCBISTFIR_1_MASK, "Centaur chip MCBISTFIR 1 MASK", 0x0000000002011703ULL )
	PRDR_REGISTER_ID ( 0x1425, MCBISTFIR_1_ACT0, "Centaur chip MCBISTFIR 1 ACT0", 0x0000000002011706ULL )
	PRDR_REGISTER_ID ( 0x1427, MCBISTFIR_1_ACT1, "Centaur chip MCBISTFIR 1 ACT1", 0x0000000002011707ULL )
	PRDR_REGISTER_ID ( 0x95b4, MEM_CHIPLET_CS_FIR, "MEM Chiplet Checkstop FIR", 0x0000000003040000ULL )
	PRDR_REGISTER_ID ( 0xd17c, MEM_CHIPLET_RE_FIR, "MEM Chiplet Recoverable FIR", 0x0000000003040001ULL )
	PRDR_REGISTER_ID ( 0xd714, MEM_CHIPLET_FIR_MASK, "MEM Chiplet FIR MASK", 0x0000000003040002ULL )
	PRDR_REGISTER_ID ( 0xa7e1, MEM_CHIPLET_SPA_FIR, "MEM Chiplet Special Attention FIR", 0x0000000003040004ULL )
	PRDR_REGISTER_ID ( 0x363e, MEM_CHIPLET_SPA_FIR_MASK, "MEM Chiplet Special Attention FIR MASK", 0x0000000003040007ULL )
	PRDR_REGISTER_ID ( 0xbf4b, MEM_LFIR, "Centaur chip MEM_LFIR", 0x000000000304000aULL )
	PRDR_REGISTER_ID ( 0xeb50, MEM_LFIR_MASK, "Centaur chip MEM_LFIR MASK", 0x000000000304000dULL )
	PRDR_REGISTER_ID ( 0xf42e, MEM_LFIR_ACT0, "Centaur chip MEM_LFIR ACT0", 0x0000000003040010ULL )
	PRDR_REGISTER_ID ( 0xf52e, MEM_LFIR_ACT1, "Centaur chip MEM_LFIR ACT1", 0x0000000003040011ULL )
	PRDR_REGISTER_ID ( 0x3d39, TP_LFIR_AND, "Centaur chip TP_LFIR atomic AND", 0x000000000104000bULL )
	PRDR_REGISTER_ID ( 0x2ea8, TP_LFIR_MASK_OR, "Centaur chip TP_LFIR MASK atomic OR", 0x000000000104000fULL )
	PRDR_REGISTER_ID ( 0x8d7d, MBIFIR_AND, "Centaur chip MBIFIR atomic AND", 0x0000000002010801ULL )
	PRDR_REGISTER_ID ( 0xdf7d, MBSFIR_AND, "Centaur chip MBSFIR atomic AND", 0x0000000002011401ULL )
	PRDR_REGISTER_ID ( 0x5b74, MBSFIR_MASK_OR, "Centaur chip MBSFIR MASK atomic OR", 0x0000000002011405ULL )
	PRDR_REGISTER_ID ( 0xd527, MBSECCFIR_0_AND, "Centaur chip MBSECCFIR 0 atomic AND", 0x0000000002011441ULL )
	PRDR_REGISTER_ID ( 0x9eba, MBSECCFIR_0_MASK_AND, "Centaur chip MBSECCFIR 0 MASK atomic AND", 0x0000000002011444ULL )
	PRDR_REGISTER_ID ( 0x87b0, MBSECCFIR_0_MASK_OR, "Centaur chip MBSECCFIR 0 MASK atomic OR", 0x0000000002011445ULL )
	PRDR_REGISTER_ID ( 0xd827, MBSECCFIR_1_AND, "Centaur chip MBSECCFIR 1 atomic AND", 0x0000000002011481ULL )
	PRDR_REGISTER_ID ( 0x84ba, MBSECCFIR_1_MASK_AND, "Centaur chip MBSECCFIR 1 MASK atomic AND", 0x0000000002011484ULL )
	PRDR_REGISTER_ID ( 0x8cb0, MBSECCFIR_1_MASK_OR, "Centaur chip MBSECCFIR 1 MASK atomic OR", 0x0000000002011485ULL )
	PRDR_REGISTER_ID ( 0xbda2, TP_ERROR_STATUS, "TPTOP.TPC.ERROR_STATUS", 0x0000000001030009ULL )
	PRDR_REGISTER_ID ( 0x762f, NEST_ERROR_STATUS, "TCN.ERROR_STATUS", 0x0000000002030009ULL )
	PRDR_REGISTER_ID ( 0x9977, MBIERPT, "MBU.MBI.MBI.MBIERPT0", 0x000000000201080fULL )
	PRDR_REGISTER_ID ( 0xd3ae, MBSCERR1, "MBU.MBS.MBSCERR1Q", 0x0000000002011413ULL )
	PRDR_REGISTER_ID ( 0xd3b0, MBSCERR2, "MBU.MBS.MBSCERR2Q", 0x000000000201142cULL )
	PRDR_REGISTER_ID ( 0x9280, MBA0_MBSECCERRPT_0, "MBU.MBS.ECC01.MBSECCERR0", 0x0000000002011466ULL )
	PRDR_REGISTER_ID ( 0x9282, MBA0_MBSECCERRPT_1, "MBU.MBS.ECC01.MBSECCERR1", 0x0000000002011467ULL )
	PRDR_REGISTER_ID ( 0x9289, MBA1_MBSECCERRPT_0, "MBU.MBS.ECC23.MBSECCERR0", 0x00000000020114a6ULL )
	PRDR_REGISTER_ID ( 0x928b, MBA1_MBSECCERRPT_1, "MBU.MBS.ECC23.MBSECCERR1", 0x00000000020114a7ULL )
	PRDR_REGISTER_ID ( 0x52a9, MBA0_MBXERRSTAT, "MBU.MBS.MCBISTS01.SCOMFIR.MBXERRSTATQ", 0x000000000201168fULL )
	PRDR_REGISTER_ID ( 0x52b0, MBA1_MBXERRSTAT, "MBU.MBS.MCBISTS23.SCOMFIR.MBXERRSTATQ", 0x000000000201178fULL )
	PRDR_REGISTER_ID ( 0x8be3, SENSORCACHEERRPT, "SCAC.SCAC_ERRRPT", 0x00000000020115d4ULL )
	PRDR_REGISTER_ID ( 0xdd4a, MEM_ERROR_STATUS, "TCM.ERROR_STATUS", 0x0000000003030009ULL )
	PRDR_REGISTER_ID ( 0xa224, MBA0_MBNCER, "MBA0: MBS Memory NCE Error Address Register", 0x0000000002011660ULL )
	PRDR_REGISTER_ID ( 0xa230, MBA0_MBRCER, "MBA0: MBS Memory RCE Error Address Register", 0x0000000002011661ULL )
	PRDR_REGISTER_ID ( 0xdc21, MBA0_MBMPER, "MBA0: MBS Memory MPE Error Address Register", 0x0000000002011662ULL )
	PRDR_REGISTER_ID ( 0x7453, MBA0_MBUER, "MBA0: MBS Memory UE Error Address Register", 0x0000000002011663ULL )
	PRDR_REGISTER_ID ( 0xa229, MBA1_MBNCER, "MBA1: MBS Memory NCE Error Address Register", 0x0000000002011760ULL )
	PRDR_REGISTER_ID ( 0xa235, MBA1_MBRCER, "MBA1: MBS Memory RCE Error Address Register", 0x0000000002011761ULL )
	PRDR_REGISTER_ID ( 0xdc26, MBA1_MBMPER, "MBA1: MBS Memory MPE Error Address Register", 0x0000000002011762ULL )
	PRDR_REGISTER_ID ( 0x7458, MBA1_MBUER, "MBA1: MBS Memory UE Error Address Register", 0x0000000002011763ULL )
	PRDR_REGISTER_ID ( 0xa655, MBA0_MBSEVR, "MBU.MBS.MCBISTS01.SCOMFIR.MBSEVRQ", 0x000000000201165fULL )
	PRDR_REGISTER_ID ( 0xa65a, MBA1_MBSEVR, "MBU.MBS.MCBISTS23.SCOMFIR.MBSEVRQ", 0x000000000201175fULL )
	PRDR_REGISTER_ID ( 0x842f, MBA0_MBSEC0, "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC0Q", 0x0000000002011653ULL )
	PRDR_REGISTER_ID ( 0x852f, MBA0_MBSEC1, "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC1Q", 0x0000000002011654ULL )
	PRDR_REGISTER_ID ( 0x8434, MBA1_MBSEC0, "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC0Q", 0x0000000002011753ULL )
	PRDR_REGISTER_ID ( 0x8534, MBA1_MBSEC1, "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC1Q", 0x0000000002011754ULL )
	PRDR_REGISTER_ID ( 0x93c2, MBSTR_0, "MBU.MBS.MCBISTS01.SCOMFIR.MBSTRQ", 0x0000000002011655ULL )
	PRDR_REGISTER_ID ( 0x94c2, MBSTR_1, "MBU.MBS.MCBISTS23.SCOMFIR.MBSTRQ", 0x0000000002011755ULL )
	PRDR_REGISTER_ID ( 0xe560, MBA0_MBSSYMEC0, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC0Q", 0x0000000002011656ULL )
	PRDR_REGISTER_ID ( 0xe562, MBA0_MBSSYMEC1, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC1Q", 0x0000000002011657ULL )
	PRDR_REGISTER_ID ( 0xe564, MBA0_MBSSYMEC2, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC2Q", 0x0000000002011658ULL )
	PRDR_REGISTER_ID ( 0xe566, MBA0_MBSSYMEC3, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC3Q", 0x0000000002011659ULL )
	PRDR_REGISTER_ID ( 0xe568, MBA0_MBSSYMEC4, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC4Q", 0x000000000201165aULL )
	PRDR_REGISTER_ID ( 0xe56a, MBA0_MBSSYMEC5, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC5Q", 0x000000000201165bULL )
	PRDR_REGISTER_ID ( 0xe56c, MBA0_MBSSYMEC6, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC6Q", 0x000000000201165cULL )
	PRDR_REGISTER_ID ( 0xe56e, MBA0_MBSSYMEC7, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC7Q", 0x000000000201165dULL )
	PRDR_REGISTER_ID ( 0xe570, MBA0_MBSSYMEC8, "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC8Q", 0x000000000201165eULL )
	PRDR_REGISTER_ID ( 0xe567, MBA1_MBSSYMEC0, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC0Q", 0x0000000002011756ULL )
	PRDR_REGISTER_ID ( 0xe569, MBA1_MBSSYMEC1, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC1Q", 0x0000000002011757ULL )
	PRDR_REGISTER_ID ( 0xe56b, MBA1_MBSSYMEC2, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC2Q", 0x0000000002011758ULL )
	PRDR_REGISTER_ID ( 0xe56d, MBA1_MBSSYMEC3, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC3Q", 0x0000000002011759ULL )
	PRDR_REGISTER_ID ( 0xe56f, MBA1_MBSSYMEC4, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC4Q", 0x000000000201175aULL )
	PRDR_REGISTER_ID ( 0xe571, MBA1_MBSSYMEC5, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC5Q", 0x000000000201175bULL )
	PRDR_REGISTER_ID ( 0xe573, MBA1_MBSSYMEC6, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC6Q", 0x000000000201175cULL )
	PRDR_REGISTER_ID ( 0xe575, MBA1_MBSSYMEC7, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC7Q", 0x000000000201175dULL )
	PRDR_REGISTER_ID ( 0xe577, MBA1_MBSSYMEC8, "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC8Q", 0x000000000201175eULL )
	PRDR_REGISTER_ID ( 0xcbf9, MBA0_MBAXCR, "MBU.MBS.ARB.RXLT.MBAXCR01Q", 0x000000000201140bULL )
	PRDR_REGISTER_ID ( 0xcbfe, MBA1_MBAXCR, "MBU.MBS.ARB.RXLT.MBAXCR23Q", 0x000000000201140cULL )
	PRDR_REGISTER_ID ( 0x25b4, MBSXCR, "MBU.MBS.ARB.RXLT.MBSXCRQ", 0x000000000201140aULL )
	PRDR_REGISTER_ID ( 0x4bc5, VPD_FAILED_LANES_0TO63, "Bit map 0-63 of failed lanes read from VPD", 0x00000000ffff0001ULL )
	PRDR_REGISTER_ID ( 0xda7e, VPD_FAILED_LANES_64TO127, "Bit map 64-127 of failed lanes read from VPD", 0x00000000ffff0002ULL )
	PRDR_REGISTER_ID ( 0xa795, ALL_FAILED_LANES_0TO63, "Bit map 0-63 of failed lanes from io_read_erepair", 0x00000000ffff0003ULL )
	PRDR_REGISTER_ID ( 0x094a, ALL_FAILED_LANES_64TO127, "Bit map 64-127 of failed lanes from io_read_erepair", 0x00000000ffff0004ULL )
	PRDR_REGISTER_ID ( 0xa515, CFAM_FSI_STATUS, "VI.FSI.STATUS", 0x0000000000001007ULL )
	PRDR_REGISTER_ID ( 0x4e75, MBCELOG, "MBU.MBS.MBCELOGQ", 0x0000000002011416ULL )
PRDR_REGISTER_ID_TABLE_END
