# Singlecycle cpu microarchitecture in Verilog(RISC) + program for testing
