|TopDE
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
FAN_CTRL <= <GND>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] <= CLK.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= CLOCK_Interface:CLOCK0.CLKSelectFast
LEDR[2] <= CLOCK_Interface:CLOCK0.CLKSelectAuto
LEDR[3] <= <GND>
LEDR[4] <= CPU:CPU0.wControlState
LEDR[5] <= CPU:CPU0.wControlState
LEDR[6] <= CPU:CPU0.wControlState
LEDR[7] <= CPU:CPU0.wControlState
LEDR[8] <= CPU:CPU0.wControlState
LEDR[9] <= CPU:CPU0.wControlState
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_BLANK_N <= <GND>
VGA_CLK <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
MClock <= CLK.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= CPU:CPU0.wPC
PC[1] <= CPU:CPU0.wPC
PC[2] <= CPU:CPU0.wPC
PC[3] <= CPU:CPU0.wPC
PC[4] <= CPU:CPU0.wPC
PC[5] <= CPU:CPU0.wPC
PC[6] <= CPU:CPU0.wPC
PC[7] <= CPU:CPU0.wPC
PC[8] <= CPU:CPU0.wPC
PC[9] <= CPU:CPU0.wPC
PC[10] <= CPU:CPU0.wPC
PC[11] <= CPU:CPU0.wPC
PC[12] <= CPU:CPU0.wPC
PC[13] <= CPU:CPU0.wPC
PC[14] <= CPU:CPU0.wPC
PC[15] <= CPU:CPU0.wPC
PC[16] <= CPU:CPU0.wPC
PC[17] <= CPU:CPU0.wPC
PC[18] <= CPU:CPU0.wPC
PC[19] <= CPU:CPU0.wPC
PC[20] <= CPU:CPU0.wPC
PC[21] <= CPU:CPU0.wPC
PC[22] <= CPU:CPU0.wPC
PC[23] <= CPU:CPU0.wPC
PC[24] <= CPU:CPU0.wPC
PC[25] <= CPU:CPU0.wPC
PC[26] <= CPU:CPU0.wPC
PC[27] <= CPU:CPU0.wPC
PC[28] <= CPU:CPU0.wPC
PC[29] <= CPU:CPU0.wPC
PC[30] <= CPU:CPU0.wPC
PC[31] <= CPU:CPU0.wPC
Instrucao[0] <= CPU:CPU0.wInstr
Instrucao[1] <= CPU:CPU0.wInstr
Instrucao[2] <= CPU:CPU0.wInstr
Instrucao[3] <= CPU:CPU0.wInstr
Instrucao[4] <= CPU:CPU0.wInstr
Instrucao[5] <= CPU:CPU0.wInstr
Instrucao[6] <= CPU:CPU0.wInstr
Instrucao[7] <= CPU:CPU0.wInstr
Instrucao[8] <= CPU:CPU0.wInstr
Instrucao[9] <= CPU:CPU0.wInstr
Instrucao[10] <= CPU:CPU0.wInstr
Instrucao[11] <= CPU:CPU0.wInstr
Instrucao[12] <= CPU:CPU0.wInstr
Instrucao[13] <= CPU:CPU0.wInstr
Instrucao[14] <= CPU:CPU0.wInstr
Instrucao[15] <= CPU:CPU0.wInstr
Instrucao[16] <= CPU:CPU0.wInstr
Instrucao[17] <= CPU:CPU0.wInstr
Instrucao[18] <= CPU:CPU0.wInstr
Instrucao[19] <= CPU:CPU0.wInstr
Instrucao[20] <= CPU:CPU0.wInstr
Instrucao[21] <= CPU:CPU0.wInstr
Instrucao[22] <= CPU:CPU0.wInstr
Instrucao[23] <= CPU:CPU0.wInstr
Instrucao[24] <= CPU:CPU0.wInstr
Instrucao[25] <= CPU:CPU0.wInstr
Instrucao[26] <= CPU:CPU0.wInstr
Instrucao[27] <= CPU:CPU0.wInstr
Instrucao[28] <= CPU:CPU0.wInstr
Instrucao[29] <= CPU:CPU0.wInstr
Instrucao[30] <= CPU:CPU0.wInstr
Instrucao[31] <= CPU:CPU0.wInstr
BR_Leitura1[0] <= CPU:CPU0.wBRReadA
BR_Leitura1[1] <= CPU:CPU0.wBRReadA
BR_Leitura1[2] <= CPU:CPU0.wBRReadA
BR_Leitura1[3] <= CPU:CPU0.wBRReadA
BR_Leitura1[4] <= CPU:CPU0.wBRReadA
BR_Leitura1[5] <= CPU:CPU0.wBRReadA
BR_Leitura1[6] <= CPU:CPU0.wBRReadA
BR_Leitura1[7] <= CPU:CPU0.wBRReadA
BR_Leitura1[8] <= CPU:CPU0.wBRReadA
BR_Leitura1[9] <= CPU:CPU0.wBRReadA
BR_Leitura1[10] <= CPU:CPU0.wBRReadA
BR_Leitura1[11] <= CPU:CPU0.wBRReadA
BR_Leitura1[12] <= CPU:CPU0.wBRReadA
BR_Leitura1[13] <= CPU:CPU0.wBRReadA
BR_Leitura1[14] <= CPU:CPU0.wBRReadA
BR_Leitura1[15] <= CPU:CPU0.wBRReadA
BR_Leitura1[16] <= CPU:CPU0.wBRReadA
BR_Leitura1[17] <= CPU:CPU0.wBRReadA
BR_Leitura1[18] <= CPU:CPU0.wBRReadA
BR_Leitura1[19] <= CPU:CPU0.wBRReadA
BR_Leitura1[20] <= CPU:CPU0.wBRReadA
BR_Leitura1[21] <= CPU:CPU0.wBRReadA
BR_Leitura1[22] <= CPU:CPU0.wBRReadA
BR_Leitura1[23] <= CPU:CPU0.wBRReadA
BR_Leitura1[24] <= CPU:CPU0.wBRReadA
BR_Leitura1[25] <= CPU:CPU0.wBRReadA
BR_Leitura1[26] <= CPU:CPU0.wBRReadA
BR_Leitura1[27] <= CPU:CPU0.wBRReadA
BR_Leitura1[28] <= CPU:CPU0.wBRReadA
BR_Leitura1[29] <= CPU:CPU0.wBRReadA
BR_Leitura1[30] <= CPU:CPU0.wBRReadA
BR_Leitura1[31] <= CPU:CPU0.wBRReadA
BR_Leitura2[0] <= CPU:CPU0.wBRReadB
BR_Leitura2[1] <= CPU:CPU0.wBRReadB
BR_Leitura2[2] <= CPU:CPU0.wBRReadB
BR_Leitura2[3] <= CPU:CPU0.wBRReadB
BR_Leitura2[4] <= CPU:CPU0.wBRReadB
BR_Leitura2[5] <= CPU:CPU0.wBRReadB
BR_Leitura2[6] <= CPU:CPU0.wBRReadB
BR_Leitura2[7] <= CPU:CPU0.wBRReadB
BR_Leitura2[8] <= CPU:CPU0.wBRReadB
BR_Leitura2[9] <= CPU:CPU0.wBRReadB
BR_Leitura2[10] <= CPU:CPU0.wBRReadB
BR_Leitura2[11] <= CPU:CPU0.wBRReadB
BR_Leitura2[12] <= CPU:CPU0.wBRReadB
BR_Leitura2[13] <= CPU:CPU0.wBRReadB
BR_Leitura2[14] <= CPU:CPU0.wBRReadB
BR_Leitura2[15] <= CPU:CPU0.wBRReadB
BR_Leitura2[16] <= CPU:CPU0.wBRReadB
BR_Leitura2[17] <= CPU:CPU0.wBRReadB
BR_Leitura2[18] <= CPU:CPU0.wBRReadB
BR_Leitura2[19] <= CPU:CPU0.wBRReadB
BR_Leitura2[20] <= CPU:CPU0.wBRReadB
BR_Leitura2[21] <= CPU:CPU0.wBRReadB
BR_Leitura2[22] <= CPU:CPU0.wBRReadB
BR_Leitura2[23] <= CPU:CPU0.wBRReadB
BR_Leitura2[24] <= CPU:CPU0.wBRReadB
BR_Leitura2[25] <= CPU:CPU0.wBRReadB
BR_Leitura2[26] <= CPU:CPU0.wBRReadB
BR_Leitura2[27] <= CPU:CPU0.wBRReadB
BR_Leitura2[28] <= CPU:CPU0.wBRReadB
BR_Leitura2[29] <= CPU:CPU0.wBRReadB
BR_Leitura2[30] <= CPU:CPU0.wBRReadB
BR_Leitura2[31] <= CPU:CPU0.wBRReadB
BR_Escrita[0] <= CPU:CPU0.wBRWrite
BR_Escrita[1] <= CPU:CPU0.wBRWrite
BR_Escrita[2] <= CPU:CPU0.wBRWrite
BR_Escrita[3] <= CPU:CPU0.wBRWrite
BR_Escrita[4] <= CPU:CPU0.wBRWrite
BR_Escrita[5] <= CPU:CPU0.wBRWrite
BR_Escrita[6] <= CPU:CPU0.wBRWrite
BR_Escrita[7] <= CPU:CPU0.wBRWrite
BR_Escrita[8] <= CPU:CPU0.wBRWrite
BR_Escrita[9] <= CPU:CPU0.wBRWrite
BR_Escrita[10] <= CPU:CPU0.wBRWrite
BR_Escrita[11] <= CPU:CPU0.wBRWrite
BR_Escrita[12] <= CPU:CPU0.wBRWrite
BR_Escrita[13] <= CPU:CPU0.wBRWrite
BR_Escrita[14] <= CPU:CPU0.wBRWrite
BR_Escrita[15] <= CPU:CPU0.wBRWrite
BR_Escrita[16] <= CPU:CPU0.wBRWrite
BR_Escrita[17] <= CPU:CPU0.wBRWrite
BR_Escrita[18] <= CPU:CPU0.wBRWrite
BR_Escrita[19] <= CPU:CPU0.wBRWrite
BR_Escrita[20] <= CPU:CPU0.wBRWrite
BR_Escrita[21] <= CPU:CPU0.wBRWrite
BR_Escrita[22] <= CPU:CPU0.wBRWrite
BR_Escrita[23] <= CPU:CPU0.wBRWrite
BR_Escrita[24] <= CPU:CPU0.wBRWrite
BR_Escrita[25] <= CPU:CPU0.wBRWrite
BR_Escrita[26] <= CPU:CPU0.wBRWrite
BR_Escrita[27] <= CPU:CPU0.wBRWrite
BR_Escrita[28] <= CPU:CPU0.wBRWrite
BR_Escrita[29] <= CPU:CPU0.wBRWrite
BR_Escrita[30] <= CPU:CPU0.wBRWrite
BR_Escrita[31] <= CPU:CPU0.wBRWrite
Saida_ULA[0] <= CPU:CPU0.wULA
Saida_ULA[1] <= CPU:CPU0.wULA
Saida_ULA[2] <= CPU:CPU0.wULA
Saida_ULA[3] <= CPU:CPU0.wULA
Saida_ULA[4] <= CPU:CPU0.wULA
Saida_ULA[5] <= CPU:CPU0.wULA
Saida_ULA[6] <= CPU:CPU0.wULA
Saida_ULA[7] <= CPU:CPU0.wULA
Saida_ULA[8] <= CPU:CPU0.wULA
Saida_ULA[9] <= CPU:CPU0.wULA
Saida_ULA[10] <= CPU:CPU0.wULA
Saida_ULA[11] <= CPU:CPU0.wULA
Saida_ULA[12] <= CPU:CPU0.wULA
Saida_ULA[13] <= CPU:CPU0.wULA
Saida_ULA[14] <= CPU:CPU0.wULA
Saida_ULA[15] <= CPU:CPU0.wULA
Saida_ULA[16] <= CPU:CPU0.wULA
Saida_ULA[17] <= CPU:CPU0.wULA
Saida_ULA[18] <= CPU:CPU0.wULA
Saida_ULA[19] <= CPU:CPU0.wULA
Saida_ULA[20] <= CPU:CPU0.wULA
Saida_ULA[21] <= CPU:CPU0.wULA
Saida_ULA[22] <= CPU:CPU0.wULA
Saida_ULA[23] <= CPU:CPU0.wULA
Saida_ULA[24] <= CPU:CPU0.wULA
Saida_ULA[25] <= CPU:CPU0.wULA
Saida_ULA[26] <= CPU:CPU0.wULA
Saida_ULA[27] <= CPU:CPU0.wULA
Saida_ULA[28] <= CPU:CPU0.wULA
Saida_ULA[29] <= CPU:CPU0.wULA
Saida_ULA[30] <= CPU:CPU0.wULA
Saida_ULA[31] <= CPU:CPU0.wULA
RegDispSelect[0] => wRegDispSelect[0].IN1
RegDispSelect[1] => wRegDispSelect[1].IN1
RegDispSelect[2] => wRegDispSelect[2].IN1
RegDispSelect[3] => wRegDispSelect[3].IN1
RegDispSelect[4] => wRegDispSelect[4].IN1
RegDisp[0] <= CPU:CPU0.wRegDisp
RegDisp[1] <= CPU:CPU0.wRegDisp
RegDisp[2] <= CPU:CPU0.wRegDisp
RegDisp[3] <= CPU:CPU0.wRegDisp
RegDisp[4] <= CPU:CPU0.wRegDisp
RegDisp[5] <= CPU:CPU0.wRegDisp
RegDisp[6] <= CPU:CPU0.wRegDisp
RegDisp[7] <= CPU:CPU0.wRegDisp
RegDisp[8] <= CPU:CPU0.wRegDisp
RegDisp[9] <= CPU:CPU0.wRegDisp
RegDisp[10] <= CPU:CPU0.wRegDisp
RegDisp[11] <= CPU:CPU0.wRegDisp
RegDisp[12] <= CPU:CPU0.wRegDisp
RegDisp[13] <= CPU:CPU0.wRegDisp
RegDisp[14] <= CPU:CPU0.wRegDisp
RegDisp[15] <= CPU:CPU0.wRegDisp
RegDisp[16] <= CPU:CPU0.wRegDisp
RegDisp[17] <= CPU:CPU0.wRegDisp
RegDisp[18] <= CPU:CPU0.wRegDisp
RegDisp[19] <= CPU:CPU0.wRegDisp
RegDisp[20] <= CPU:CPU0.wRegDisp
RegDisp[21] <= CPU:CPU0.wRegDisp
RegDisp[22] <= CPU:CPU0.wRegDisp
RegDisp[23] <= CPU:CPU0.wRegDisp
RegDisp[24] <= CPU:CPU0.wRegDisp
RegDisp[25] <= CPU:CPU0.wRegDisp
RegDisp[26] <= CPU:CPU0.wRegDisp
RegDisp[27] <= CPU:CPU0.wRegDisp
RegDisp[28] <= CPU:CPU0.wRegDisp
RegDisp[29] <= CPU:CPU0.wRegDisp
RegDisp[30] <= CPU:CPU0.wRegDisp
RegDisp[31] <= CPU:CPU0.wRegDisp
LeMem <= DReadEnable.DB_MAX_OUTPUT_PORT_TYPE
EscreveMem <= DWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[0] <= DAddress[0].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[1] <= DAddress[1].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[2] <= DAddress[2].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[3] <= DAddress[3].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[4] <= DAddress[4].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[5] <= DAddress[5].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[6] <= DAddress[6].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[7] <= DAddress[7].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[8] <= DAddress[8].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[9] <= DAddress[9].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[10] <= DAddress[10].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[11] <= DAddress[11].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[12] <= DAddress[12].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[13] <= DAddress[13].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[14] <= DAddress[14].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[15] <= DAddress[15].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[16] <= DAddress[16].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[17] <= DAddress[17].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[18] <= DAddress[18].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[19] <= DAddress[19].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[20] <= DAddress[20].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[21] <= DAddress[21].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[22] <= DAddress[22].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[23] <= DAddress[23].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[24] <= DAddress[24].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[25] <= DAddress[25].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[26] <= DAddress[26].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[27] <= DAddress[27].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[28] <= DAddress[28].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[29] <= DAddress[29].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[30] <= DAddress[30].DB_MAX_OUTPUT_PORT_TYPE
MemD_Endereco[31] <= DAddress[31].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[0] <= DWriteData[0].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[1] <= DWriteData[1].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[2] <= DWriteData[2].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[3] <= DWriteData[3].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[4] <= DWriteData[4].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[5] <= DWriteData[5].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[6] <= DWriteData[6].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[7] <= DWriteData[7].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[8] <= DWriteData[8].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[9] <= DWriteData[9].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[10] <= DWriteData[10].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[11] <= DWriteData[11].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[12] <= DWriteData[12].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[13] <= DWriteData[13].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[14] <= DWriteData[14].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[15] <= DWriteData[15].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[16] <= DWriteData[16].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[17] <= DWriteData[17].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[18] <= DWriteData[18].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[19] <= DWriteData[19].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[20] <= DWriteData[20].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[21] <= DWriteData[21].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[22] <= DWriteData[22].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[23] <= DWriteData[23].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[24] <= DWriteData[24].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[25] <= DWriteData[25].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[26] <= DWriteData[26].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[27] <= DWriteData[27].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[28] <= DWriteData[28].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[29] <= DWriteData[29].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[30] <= DWriteData[30].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoEscrita[31] <= DWriteData[31].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[0] <= DReadData[0].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[1] <= DReadData[1].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[2] <= DReadData[2].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[3] <= DReadData[3].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[4] <= DReadData[4].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[5] <= DReadData[5].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[6] <= DReadData[6].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[7] <= DReadData[7].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[8] <= DReadData[8].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[9] <= DReadData[9].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[10] <= DReadData[10].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[11] <= DReadData[11].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[12] <= DReadData[12].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[13] <= DReadData[13].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[14] <= DReadData[14].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[15] <= DReadData[15].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[16] <= DReadData[16].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[17] <= DReadData[17].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[18] <= DReadData[18].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[19] <= DReadData[19].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[20] <= DReadData[20].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[21] <= DReadData[21].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[22] <= DReadData[22].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[23] <= DReadData[23].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[24] <= DReadData[24].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[25] <= DReadData[25].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[26] <= DReadData[26].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[27] <= DReadData[27].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[28] <= DReadData[28].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[29] <= DReadData[29].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[30] <= DReadData[30].DB_MAX_OUTPUT_PORT_TYPE
MemD_DadoLeitura[31] <= DReadData[31].DB_MAX_OUTPUT_PORT_TYPE
MemD_ByteEnable[0] <= DByteEnable[0].DB_MAX_OUTPUT_PORT_TYPE
MemD_ByteEnable[1] <= DByteEnable[1].DB_MAX_OUTPUT_PORT_TYPE
MemD_ByteEnable[2] <= DByteEnable[2].DB_MAX_OUTPUT_PORT_TYPE
MemD_ByteEnable[3] <= DByteEnable[3].DB_MAX_OUTPUT_PORT_TYPE
Estado[0] <= CPU:CPU0.wControlState
Estado[1] <= CPU:CPU0.wControlState
Estado[2] <= CPU:CPU0.wControlState
Estado[3] <= CPU:CPU0.wControlState
Estado[4] <= CPU:CPU0.wControlState
Estado[5] <= CPU:CPU0.wControlState
Estado[6] <= <GND>
Debug[0] <= CPU:CPU0.wDebug
Debug[1] <= CPU:CPU0.wDebug
Debug[2] <= CPU:CPU0.wDebug
Debug[3] <= CPU:CPU0.wDebug
Debug[4] <= CPU:CPU0.wDebug
Debug[5] <= CPU:CPU0.wDebug
Debug[6] <= CPU:CPU0.wDebug
Debug[7] <= CPU:CPU0.wDebug
Debug[8] <= CPU:CPU0.wDebug
Debug[9] <= CPU:CPU0.wDebug
Debug[10] <= CPU:CPU0.wDebug
Debug[11] <= CPU:CPU0.wDebug
Debug[12] <= CPU:CPU0.wDebug
Debug[13] <= CPU:CPU0.wDebug
Debug[14] <= CPU:CPU0.wDebug
Debug[15] <= CPU:CPU0.wDebug
Debug[16] <= CPU:CPU0.wDebug
Debug[17] <= CPU:CPU0.wDebug
Debug[18] <= CPU:CPU0.wDebug
Debug[19] <= CPU:CPU0.wDebug
Debug[20] <= CPU:CPU0.wDebug
Debug[21] <= CPU:CPU0.wDebug
Debug[22] <= CPU:CPU0.wDebug
Debug[23] <= CPU:CPU0.wDebug
Debug[24] <= CPU:CPU0.wDebug
Debug[25] <= CPU:CPU0.wDebug
Debug[26] <= CPU:CPU0.wDebug
Debug[27] <= CPU:CPU0.wDebug
Debug[28] <= CPU:CPU0.wDebug
Debug[29] <= CPU:CPU0.wDebug
Debug[30] <= CPU:CPU0.wDebug
Debug[31] <= CPU:CPU0.wDebug


|TopDE|CLOCK_Interface:CLOCK0
iCLK_50 => iCLK_50.IN1
oCLK_50 <= oCLK_50.DB_MAX_OUTPUT_PORT_TYPE
oCLK_25 <= PLL_Main:PLL1.outclk_0
oCLK_100 <= PLL_Main:PLL1.outclk_1
oCLK_150 <= PLL_Main:PLL1.outclk_2
oCLK_200 <= PLL_Main:PLL1.outclk_3
oCLK_27 <= PLL_Main:PLL1.outclk_5
oCLK_18 <= PLL_Main:PLL1.outclk_4
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
Reset <= Reset.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectFast <= CLKSelectFast~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectAuto <= CLKSelectAuto~reg0.DB_MAX_OUTPUT_PORT_TYPE
iKEY[0] => Reset.IN1
iKEY[1] => CLKSelectFast~reg0.CLK
iKEY[2] => CLKSelectAuto~reg0.CLK
iKEY[3] => CLKManual.CLK
fdiv[0] => Add1.IN16
fdiv[1] => Add1.IN15
fdiv[2] => Add1.IN14
fdiv[3] => Add1.IN13
fdiv[4] => Add1.IN12
fdiv[5] => Add1.IN11
fdiv[6] => Add1.IN10
fdiv[7] => Add1.IN9
Timer => Timer.IN1
iBreak => always3.IN1
CLKAutoFast <= CLKAutoFast~reg0.DB_MAX_OUTPUT_PORT_TYPE
wClk <= PLL_Main:PLL1.outclk_1


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL_Main_0002:pll_main_inst.outclk_0
outclk_1 <= PLL_Main_0002:pll_main_inst.outclk_1
outclk_2 <= PLL_Main_0002:pll_main_inst.outclk_2
outclk_3 <= PLL_Main_0002:pll_main_inst.outclk_3
outclk_4 <= PLL_Main_0002:pll_main_inst.outclk_4
outclk_5 <= PLL_Main_0002:pll_main_inst.outclk_5
locked <= PLL_Main_0002:pll_main_inst.locked


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
outclk_4 <= altera_pll:altera_pll_i.outclk
outclk_5 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk => general[4].gpll.I_REFCLK
refclk => general[5].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
rst => general[4].gpll.I_RST
rst => general[5].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
outclk[4] <= general[4].gpll.O_OUTCLK
outclk[5] <= general[5].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
cascade_out[4] <= <GND>
cascade_out[5] <= <GND>
zdbfbclk <> <GND>


|TopDE|CLOCK_Interface:CLOCK0|mono:Timer10
clock50 => contador[0].CLK
clock50 => contador[1].CLK
clock50 => contador[2].CLK
clock50 => contador[3].CLK
clock50 => contador[4].CLK
clock50 => contador[5].CLK
clock50 => contador[6].CLK
clock50 => contador[7].CLK
clock50 => contador[8].CLK
clock50 => contador[9].CLK
clock50 => contador[10].CLK
clock50 => contador[11].CLK
clock50 => contador[12].CLK
clock50 => contador[13].CLK
clock50 => contador[14].CLK
clock50 => contador[15].CLK
clock50 => contador[16].CLK
clock50 => contador[17].CLK
clock50 => contador[18].CLK
clock50 => contador[19].CLK
clock50 => contador[20].CLK
clock50 => contador[21].CLK
clock50 => contador[22].CLK
clock50 => contador[23].CLK
clock50 => contador[24].CLK
clock50 => contador[25].CLK
clock50 => contador[26].CLK
clock50 => contador[27].CLK
clock50 => contador[28].CLK
clock50 => contador[29].CLK
clock50 => contador[30].CLK
clock50 => contador[31].CLK
clock50 => stop~reg0.CLK
enable => stop.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
stop <= stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => stop.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT


|TopDE|CPU:CPU0
iCLK => iCLK.IN1
iCLK50 => iCLK50.IN1
iRST => iRST.IN1
iInitialPC[0] => iInitialPC[0].IN1
iInitialPC[1] => iInitialPC[1].IN1
iInitialPC[2] => iInitialPC[2].IN1
iInitialPC[3] => iInitialPC[3].IN1
iInitialPC[4] => iInitialPC[4].IN1
iInitialPC[5] => iInitialPC[5].IN1
iInitialPC[6] => iInitialPC[6].IN1
iInitialPC[7] => iInitialPC[7].IN1
iInitialPC[8] => iInitialPC[8].IN1
iInitialPC[9] => iInitialPC[9].IN1
iInitialPC[10] => iInitialPC[10].IN1
iInitialPC[11] => iInitialPC[11].IN1
iInitialPC[12] => iInitialPC[12].IN1
iInitialPC[13] => iInitialPC[13].IN1
iInitialPC[14] => iInitialPC[14].IN1
iInitialPC[15] => iInitialPC[15].IN1
iInitialPC[16] => iInitialPC[16].IN1
iInitialPC[17] => iInitialPC[17].IN1
iInitialPC[18] => iInitialPC[18].IN1
iInitialPC[19] => iInitialPC[19].IN1
iInitialPC[20] => iInitialPC[20].IN1
iInitialPC[21] => iInitialPC[21].IN1
iInitialPC[22] => iInitialPC[22].IN1
iInitialPC[23] => iInitialPC[23].IN1
iInitialPC[24] => iInitialPC[24].IN1
iInitialPC[25] => iInitialPC[25].IN1
iInitialPC[26] => iInitialPC[26].IN1
iInitialPC[27] => iInitialPC[27].IN1
iInitialPC[28] => iInitialPC[28].IN1
iInitialPC[29] => iInitialPC[29].IN1
iInitialPC[30] => iInitialPC[30].IN1
iInitialPC[31] => iInitialPC[31].IN1
wRegDisp[0] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[1] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[2] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[3] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[4] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[5] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[6] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[7] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[8] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[9] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[10] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[11] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[12] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[13] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[14] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[15] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[16] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[17] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[18] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[19] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[20] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[21] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[22] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[23] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[24] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[25] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[26] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[27] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[28] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[29] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[30] <= Datapath_MULTI:Processor.oRegDisp
wRegDisp[31] <= Datapath_MULTI:Processor.oRegDisp
wRegDispSelect[0] => wRegDispSelect[0].IN1
wRegDispSelect[1] => wRegDispSelect[1].IN1
wRegDispSelect[2] => wRegDispSelect[2].IN1
wRegDispSelect[3] => wRegDispSelect[3].IN1
wRegDispSelect[4] => wRegDispSelect[4].IN1
wDebug[0] <= Datapath_MULTI:Processor.oDebug
wDebug[1] <= Datapath_MULTI:Processor.oDebug
wDebug[2] <= Datapath_MULTI:Processor.oDebug
wDebug[3] <= Datapath_MULTI:Processor.oDebug
wDebug[4] <= Datapath_MULTI:Processor.oDebug
wDebug[5] <= Datapath_MULTI:Processor.oDebug
wDebug[6] <= Datapath_MULTI:Processor.oDebug
wDebug[7] <= Datapath_MULTI:Processor.oDebug
wDebug[8] <= Datapath_MULTI:Processor.oDebug
wDebug[9] <= Datapath_MULTI:Processor.oDebug
wDebug[10] <= Datapath_MULTI:Processor.oDebug
wDebug[11] <= Datapath_MULTI:Processor.oDebug
wDebug[12] <= Datapath_MULTI:Processor.oDebug
wDebug[13] <= Datapath_MULTI:Processor.oDebug
wDebug[14] <= Datapath_MULTI:Processor.oDebug
wDebug[15] <= Datapath_MULTI:Processor.oDebug
wDebug[16] <= Datapath_MULTI:Processor.oDebug
wDebug[17] <= Datapath_MULTI:Processor.oDebug
wDebug[18] <= Datapath_MULTI:Processor.oDebug
wDebug[19] <= Datapath_MULTI:Processor.oDebug
wDebug[20] <= Datapath_MULTI:Processor.oDebug
wDebug[21] <= Datapath_MULTI:Processor.oDebug
wDebug[22] <= Datapath_MULTI:Processor.oDebug
wDebug[23] <= Datapath_MULTI:Processor.oDebug
wDebug[24] <= Datapath_MULTI:Processor.oDebug
wDebug[25] <= Datapath_MULTI:Processor.oDebug
wDebug[26] <= Datapath_MULTI:Processor.oDebug
wDebug[27] <= Datapath_MULTI:Processor.oDebug
wDebug[28] <= Datapath_MULTI:Processor.oDebug
wDebug[29] <= Datapath_MULTI:Processor.oDebug
wDebug[30] <= Datapath_MULTI:Processor.oDebug
wDebug[31] <= Datapath_MULTI:Processor.oDebug
wPC[0] <= Datapath_MULTI:Processor.oPC
wPC[1] <= Datapath_MULTI:Processor.oPC
wPC[2] <= Datapath_MULTI:Processor.oPC
wPC[3] <= Datapath_MULTI:Processor.oPC
wPC[4] <= Datapath_MULTI:Processor.oPC
wPC[5] <= Datapath_MULTI:Processor.oPC
wPC[6] <= Datapath_MULTI:Processor.oPC
wPC[7] <= Datapath_MULTI:Processor.oPC
wPC[8] <= Datapath_MULTI:Processor.oPC
wPC[9] <= Datapath_MULTI:Processor.oPC
wPC[10] <= Datapath_MULTI:Processor.oPC
wPC[11] <= Datapath_MULTI:Processor.oPC
wPC[12] <= Datapath_MULTI:Processor.oPC
wPC[13] <= Datapath_MULTI:Processor.oPC
wPC[14] <= Datapath_MULTI:Processor.oPC
wPC[15] <= Datapath_MULTI:Processor.oPC
wPC[16] <= Datapath_MULTI:Processor.oPC
wPC[17] <= Datapath_MULTI:Processor.oPC
wPC[18] <= Datapath_MULTI:Processor.oPC
wPC[19] <= Datapath_MULTI:Processor.oPC
wPC[20] <= Datapath_MULTI:Processor.oPC
wPC[21] <= Datapath_MULTI:Processor.oPC
wPC[22] <= Datapath_MULTI:Processor.oPC
wPC[23] <= Datapath_MULTI:Processor.oPC
wPC[24] <= Datapath_MULTI:Processor.oPC
wPC[25] <= Datapath_MULTI:Processor.oPC
wPC[26] <= Datapath_MULTI:Processor.oPC
wPC[27] <= Datapath_MULTI:Processor.oPC
wPC[28] <= Datapath_MULTI:Processor.oPC
wPC[29] <= Datapath_MULTI:Processor.oPC
wPC[30] <= Datapath_MULTI:Processor.oPC
wPC[31] <= Datapath_MULTI:Processor.oPC
wInstr[0] <= Datapath_MULTI:Processor.oInstr
wInstr[1] <= Datapath_MULTI:Processor.oInstr
wInstr[2] <= Datapath_MULTI:Processor.oInstr
wInstr[3] <= Datapath_MULTI:Processor.oInstr
wInstr[4] <= Datapath_MULTI:Processor.oInstr
wInstr[5] <= Datapath_MULTI:Processor.oInstr
wInstr[6] <= Datapath_MULTI:Processor.oInstr
wInstr[7] <= Datapath_MULTI:Processor.oInstr
wInstr[8] <= Datapath_MULTI:Processor.oInstr
wInstr[9] <= Datapath_MULTI:Processor.oInstr
wInstr[10] <= Datapath_MULTI:Processor.oInstr
wInstr[11] <= Datapath_MULTI:Processor.oInstr
wInstr[12] <= Datapath_MULTI:Processor.oInstr
wInstr[13] <= Datapath_MULTI:Processor.oInstr
wInstr[14] <= Datapath_MULTI:Processor.oInstr
wInstr[15] <= Datapath_MULTI:Processor.oInstr
wInstr[16] <= Datapath_MULTI:Processor.oInstr
wInstr[17] <= Datapath_MULTI:Processor.oInstr
wInstr[18] <= Datapath_MULTI:Processor.oInstr
wInstr[19] <= Datapath_MULTI:Processor.oInstr
wInstr[20] <= Datapath_MULTI:Processor.oInstr
wInstr[21] <= Datapath_MULTI:Processor.oInstr
wInstr[22] <= Datapath_MULTI:Processor.oInstr
wInstr[23] <= Datapath_MULTI:Processor.oInstr
wInstr[24] <= Datapath_MULTI:Processor.oInstr
wInstr[25] <= Datapath_MULTI:Processor.oInstr
wInstr[26] <= Datapath_MULTI:Processor.oInstr
wInstr[27] <= Datapath_MULTI:Processor.oInstr
wInstr[28] <= Datapath_MULTI:Processor.oInstr
wInstr[29] <= Datapath_MULTI:Processor.oInstr
wInstr[30] <= Datapath_MULTI:Processor.oInstr
wInstr[31] <= Datapath_MULTI:Processor.oInstr
wControlSignals[0] <= Datapath_MULTI:Processor.oPCSource
wControlSignals[1] <= Datapath_MULTI:Processor.oPCSource
wControlSignals[2] <= Datapath_MULTI:Processor.oPCSource
wControlSignals[3] <= Datapath_MULTI:Processor.oPCWrite
wControlSignals[4] <= Datapath_MULTI:Processor.oIRWrite
wControlSignals[5] <= Datapath_MULTI:Processor.oIorD
wControlSignals[6] <= Datapath_MULTI:Processor.oALUSrcB
wControlSignals[7] <= Datapath_MULTI:Processor.oALUSrcB
wControlSignals[8] <= Datapath_MULTI:Processor.oALUSrcB
wControlSignals[9] <= Datapath_MULTI:Processor.oALUSrcA
wControlSignals[10] <= Datapath_MULTI:Processor.oALUSrcA
wControlSignals[11] <= Datapath_MULTI:Processor.oALUOp
wControlSignals[12] <= Datapath_MULTI:Processor.oALUOp
wControlSignals[13] <= Datapath_MULTI:Processor.oRegDst
wControlSignals[14] <= Datapath_MULTI:Processor.oRegWrite
wControlSignals[15] <= Datapath_MULTI:Processor.DwWriteEnable
wControlSignals[16] <= Datapath_MULTI:Processor.DwReadEnable
wControlSignals[17] <= <GND>
wControlState[0] <= Datapath_MULTI:Processor.owControlState
wControlState[1] <= Datapath_MULTI:Processor.owControlState
wControlState[2] <= Datapath_MULTI:Processor.owControlState
wControlState[3] <= Datapath_MULTI:Processor.owControlState
wControlState[4] <= Datapath_MULTI:Processor.owControlState
wControlState[5] <= Datapath_MULTI:Processor.owControlState
wVGASelect[0] => wVGASelect[0].IN1
wVGASelect[1] => wVGASelect[1].IN1
wVGASelect[2] => wVGASelect[2].IN1
wVGASelect[3] => wVGASelect[3].IN1
wVGASelect[4] => wVGASelect[4].IN1
wVGARead[0] <= Datapath_MULTI:Processor.wVGARead
wVGARead[1] <= Datapath_MULTI:Processor.wVGARead
wVGARead[2] <= Datapath_MULTI:Processor.wVGARead
wVGARead[3] <= Datapath_MULTI:Processor.wVGARead
wVGARead[4] <= Datapath_MULTI:Processor.wVGARead
wVGARead[5] <= Datapath_MULTI:Processor.wVGARead
wVGARead[6] <= Datapath_MULTI:Processor.wVGARead
wVGARead[7] <= Datapath_MULTI:Processor.wVGARead
wVGARead[8] <= Datapath_MULTI:Processor.wVGARead
wVGARead[9] <= Datapath_MULTI:Processor.wVGARead
wVGARead[10] <= Datapath_MULTI:Processor.wVGARead
wVGARead[11] <= Datapath_MULTI:Processor.wVGARead
wVGARead[12] <= Datapath_MULTI:Processor.wVGARead
wVGARead[13] <= Datapath_MULTI:Processor.wVGARead
wVGARead[14] <= Datapath_MULTI:Processor.wVGARead
wVGARead[15] <= Datapath_MULTI:Processor.wVGARead
wVGARead[16] <= Datapath_MULTI:Processor.wVGARead
wVGARead[17] <= Datapath_MULTI:Processor.wVGARead
wVGARead[18] <= Datapath_MULTI:Processor.wVGARead
wVGARead[19] <= Datapath_MULTI:Processor.wVGARead
wVGARead[20] <= Datapath_MULTI:Processor.wVGARead
wVGARead[21] <= Datapath_MULTI:Processor.wVGARead
wVGARead[22] <= Datapath_MULTI:Processor.wVGARead
wVGARead[23] <= Datapath_MULTI:Processor.wVGARead
wVGARead[24] <= Datapath_MULTI:Processor.wVGARead
wVGARead[25] <= Datapath_MULTI:Processor.wVGARead
wVGARead[26] <= Datapath_MULTI:Processor.wVGARead
wVGARead[27] <= Datapath_MULTI:Processor.wVGARead
wVGARead[28] <= Datapath_MULTI:Processor.wVGARead
wVGARead[29] <= Datapath_MULTI:Processor.wVGARead
wVGARead[30] <= Datapath_MULTI:Processor.wVGARead
wVGARead[31] <= Datapath_MULTI:Processor.wVGARead
wBRReadA[0] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[1] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[2] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[3] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[4] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[5] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[6] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[7] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[8] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[9] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[10] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[11] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[12] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[13] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[14] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[15] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[16] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[17] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[18] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[19] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[20] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[21] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[22] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[23] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[24] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[25] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[26] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[27] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[28] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[29] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[30] <= Datapath_MULTI:Processor.wBRReadA
wBRReadA[31] <= Datapath_MULTI:Processor.wBRReadA
wBRReadB[0] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[1] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[2] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[3] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[4] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[5] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[6] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[7] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[8] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[9] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[10] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[11] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[12] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[13] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[14] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[15] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[16] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[17] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[18] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[19] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[20] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[21] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[22] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[23] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[24] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[25] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[26] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[27] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[28] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[29] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[30] <= Datapath_MULTI:Processor.wBRReadB
wBRReadB[31] <= Datapath_MULTI:Processor.wBRReadB
wBRWrite[0] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[1] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[2] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[3] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[4] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[5] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[6] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[7] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[8] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[9] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[10] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[11] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[12] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[13] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[14] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[15] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[16] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[17] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[18] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[19] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[20] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[21] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[22] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[23] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[24] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[25] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[26] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[27] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[28] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[29] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[30] <= Datapath_MULTI:Processor.wBRWrite
wBRWrite[31] <= Datapath_MULTI:Processor.wBRWrite
wULA[0] <= Datapath_MULTI:Processor.wULA
wULA[1] <= Datapath_MULTI:Processor.wULA
wULA[2] <= Datapath_MULTI:Processor.wULA
wULA[3] <= Datapath_MULTI:Processor.wULA
wULA[4] <= Datapath_MULTI:Processor.wULA
wULA[5] <= Datapath_MULTI:Processor.wULA
wULA[6] <= Datapath_MULTI:Processor.wULA
wULA[7] <= Datapath_MULTI:Processor.wULA
wULA[8] <= Datapath_MULTI:Processor.wULA
wULA[9] <= Datapath_MULTI:Processor.wULA
wULA[10] <= Datapath_MULTI:Processor.wULA
wULA[11] <= Datapath_MULTI:Processor.wULA
wULA[12] <= Datapath_MULTI:Processor.wULA
wULA[13] <= Datapath_MULTI:Processor.wULA
wULA[14] <= Datapath_MULTI:Processor.wULA
wULA[15] <= Datapath_MULTI:Processor.wULA
wULA[16] <= Datapath_MULTI:Processor.wULA
wULA[17] <= Datapath_MULTI:Processor.wULA
wULA[18] <= Datapath_MULTI:Processor.wULA
wULA[19] <= Datapath_MULTI:Processor.wULA
wULA[20] <= Datapath_MULTI:Processor.wULA
wULA[21] <= Datapath_MULTI:Processor.wULA
wULA[22] <= Datapath_MULTI:Processor.wULA
wULA[23] <= Datapath_MULTI:Processor.wULA
wULA[24] <= Datapath_MULTI:Processor.wULA
wULA[25] <= Datapath_MULTI:Processor.wULA
wULA[26] <= Datapath_MULTI:Processor.wULA
wULA[27] <= Datapath_MULTI:Processor.wULA
wULA[28] <= Datapath_MULTI:Processor.wULA
wULA[29] <= Datapath_MULTI:Processor.wULA
wULA[30] <= Datapath_MULTI:Processor.wULA
wULA[31] <= Datapath_MULTI:Processor.wULA
DwReadEnable <= Datapath_MULTI:Processor.DwReadEnable
DwWriteEnable <= Datapath_MULTI:Processor.DwWriteEnable
DwByteEnable[0] <= Datapath_MULTI:Processor.DwByteEnable
DwByteEnable[1] <= Datapath_MULTI:Processor.DwByteEnable
DwByteEnable[2] <= Datapath_MULTI:Processor.DwByteEnable
DwByteEnable[3] <= Datapath_MULTI:Processor.DwByteEnable
DwWriteData[0] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[1] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[2] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[3] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[4] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[5] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[6] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[7] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[8] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[9] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[10] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[11] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[12] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[13] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[14] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[15] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[16] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[17] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[18] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[19] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[20] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[21] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[22] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[23] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[24] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[25] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[26] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[27] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[28] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[29] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[30] <= Datapath_MULTI:Processor.DwWriteData
DwWriteData[31] <= Datapath_MULTI:Processor.DwWriteData
DwReadData[0] => DwReadData[0].IN1
DwReadData[1] => DwReadData[1].IN1
DwReadData[2] => DwReadData[2].IN1
DwReadData[3] => DwReadData[3].IN1
DwReadData[4] => DwReadData[4].IN1
DwReadData[5] => DwReadData[5].IN1
DwReadData[6] => DwReadData[6].IN1
DwReadData[7] => DwReadData[7].IN1
DwReadData[8] => DwReadData[8].IN1
DwReadData[9] => DwReadData[9].IN1
DwReadData[10] => DwReadData[10].IN1
DwReadData[11] => DwReadData[11].IN1
DwReadData[12] => DwReadData[12].IN1
DwReadData[13] => DwReadData[13].IN1
DwReadData[14] => DwReadData[14].IN1
DwReadData[15] => DwReadData[15].IN1
DwReadData[16] => DwReadData[16].IN1
DwReadData[17] => DwReadData[17].IN1
DwReadData[18] => DwReadData[18].IN1
DwReadData[19] => DwReadData[19].IN1
DwReadData[20] => DwReadData[20].IN1
DwReadData[21] => DwReadData[21].IN1
DwReadData[22] => DwReadData[22].IN1
DwReadData[23] => DwReadData[23].IN1
DwReadData[24] => DwReadData[24].IN1
DwReadData[25] => DwReadData[25].IN1
DwReadData[26] => DwReadData[26].IN1
DwReadData[27] => DwReadData[27].IN1
DwReadData[28] => DwReadData[28].IN1
DwReadData[29] => DwReadData[29].IN1
DwReadData[30] => DwReadData[30].IN1
DwReadData[31] => DwReadData[31].IN1
DwAddress[0] <= Datapath_MULTI:Processor.DwAddress
DwAddress[1] <= Datapath_MULTI:Processor.DwAddress
DwAddress[2] <= Datapath_MULTI:Processor.DwAddress
DwAddress[3] <= Datapath_MULTI:Processor.DwAddress
DwAddress[4] <= Datapath_MULTI:Processor.DwAddress
DwAddress[5] <= Datapath_MULTI:Processor.DwAddress
DwAddress[6] <= Datapath_MULTI:Processor.DwAddress
DwAddress[7] <= Datapath_MULTI:Processor.DwAddress
DwAddress[8] <= Datapath_MULTI:Processor.DwAddress
DwAddress[9] <= Datapath_MULTI:Processor.DwAddress
DwAddress[10] <= Datapath_MULTI:Processor.DwAddress
DwAddress[11] <= Datapath_MULTI:Processor.DwAddress
DwAddress[12] <= Datapath_MULTI:Processor.DwAddress
DwAddress[13] <= Datapath_MULTI:Processor.DwAddress
DwAddress[14] <= Datapath_MULTI:Processor.DwAddress
DwAddress[15] <= Datapath_MULTI:Processor.DwAddress
DwAddress[16] <= Datapath_MULTI:Processor.DwAddress
DwAddress[17] <= Datapath_MULTI:Processor.DwAddress
DwAddress[18] <= Datapath_MULTI:Processor.DwAddress
DwAddress[19] <= Datapath_MULTI:Processor.DwAddress
DwAddress[20] <= Datapath_MULTI:Processor.DwAddress
DwAddress[21] <= Datapath_MULTI:Processor.DwAddress
DwAddress[22] <= Datapath_MULTI:Processor.DwAddress
DwAddress[23] <= Datapath_MULTI:Processor.DwAddress
DwAddress[24] <= Datapath_MULTI:Processor.DwAddress
DwAddress[25] <= Datapath_MULTI:Processor.DwAddress
DwAddress[26] <= Datapath_MULTI:Processor.DwAddress
DwAddress[27] <= Datapath_MULTI:Processor.DwAddress
DwAddress[28] <= Datapath_MULTI:Processor.DwAddress
DwAddress[29] <= Datapath_MULTI:Processor.DwAddress
DwAddress[30] <= Datapath_MULTI:Processor.DwAddress
DwAddress[31] <= Datapath_MULTI:Processor.DwAddress
IwReadEnable <= <GND>
IwWriteEnable <= <GND>
IwByteEnable[0] <= <GND>
IwByteEnable[1] <= <GND>
IwByteEnable[2] <= <GND>
IwByteEnable[3] <= <GND>
IwWriteData[0] <= <GND>
IwWriteData[1] <= <GND>
IwWriteData[2] <= <GND>
IwWriteData[3] <= <GND>
IwWriteData[4] <= <GND>
IwWriteData[5] <= <GND>
IwWriteData[6] <= <GND>
IwWriteData[7] <= <GND>
IwWriteData[8] <= <GND>
IwWriteData[9] <= <GND>
IwWriteData[10] <= <GND>
IwWriteData[11] <= <GND>
IwWriteData[12] <= <GND>
IwWriteData[13] <= <GND>
IwWriteData[14] <= <GND>
IwWriteData[15] <= <GND>
IwWriteData[16] <= <GND>
IwWriteData[17] <= <GND>
IwWriteData[18] <= <GND>
IwWriteData[19] <= <GND>
IwWriteData[20] <= <GND>
IwWriteData[21] <= <GND>
IwWriteData[22] <= <GND>
IwWriteData[23] <= <GND>
IwWriteData[24] <= <GND>
IwWriteData[25] <= <GND>
IwWriteData[26] <= <GND>
IwWriteData[27] <= <GND>
IwWriteData[28] <= <GND>
IwWriteData[29] <= <GND>
IwWriteData[30] <= <GND>
IwWriteData[31] <= <GND>
IwReadData[0] => ~NO_FANOUT~
IwReadData[1] => ~NO_FANOUT~
IwReadData[2] => ~NO_FANOUT~
IwReadData[3] => ~NO_FANOUT~
IwReadData[4] => ~NO_FANOUT~
IwReadData[5] => ~NO_FANOUT~
IwReadData[6] => ~NO_FANOUT~
IwReadData[7] => ~NO_FANOUT~
IwReadData[8] => ~NO_FANOUT~
IwReadData[9] => ~NO_FANOUT~
IwReadData[10] => ~NO_FANOUT~
IwReadData[11] => ~NO_FANOUT~
IwReadData[12] => ~NO_FANOUT~
IwReadData[13] => ~NO_FANOUT~
IwReadData[14] => ~NO_FANOUT~
IwReadData[15] => ~NO_FANOUT~
IwReadData[16] => ~NO_FANOUT~
IwReadData[17] => ~NO_FANOUT~
IwReadData[18] => ~NO_FANOUT~
IwReadData[19] => ~NO_FANOUT~
IwReadData[20] => ~NO_FANOUT~
IwReadData[21] => ~NO_FANOUT~
IwReadData[22] => ~NO_FANOUT~
IwReadData[23] => ~NO_FANOUT~
IwReadData[24] => ~NO_FANOUT~
IwReadData[25] => ~NO_FANOUT~
IwReadData[26] => ~NO_FANOUT~
IwReadData[27] => ~NO_FANOUT~
IwReadData[28] => ~NO_FANOUT~
IwReadData[29] => ~NO_FANOUT~
IwReadData[30] => ~NO_FANOUT~
IwReadData[31] => ~NO_FANOUT~
IwAddress[0] <= <GND>
IwAddress[1] <= <GND>
IwAddress[2] <= <GND>
IwAddress[3] <= <GND>
IwAddress[4] <= <GND>
IwAddress[5] <= <GND>
IwAddress[6] <= <GND>
IwAddress[7] <= <GND>
IwAddress[8] <= <GND>
IwAddress[9] <= <GND>
IwAddress[10] <= <GND>
IwAddress[11] <= <GND>
IwAddress[12] <= <GND>
IwAddress[13] <= <GND>
IwAddress[14] <= <GND>
IwAddress[15] <= <GND>
IwAddress[16] <= <GND>
IwAddress[17] <= <GND>
IwAddress[18] <= <GND>
IwAddress[19] <= <GND>
IwAddress[20] <= <GND>
IwAddress[21] <= <GND>
IwAddress[22] <= <GND>
IwAddress[23] <= <GND>
IwAddress[24] <= <GND>
IwAddress[25] <= <GND>
IwAddress[26] <= <GND>
IwAddress[27] <= <GND>
IwAddress[28] <= <GND>
IwAddress[29] <= <GND>
IwAddress[30] <= <GND>
IwAddress[31] <= <GND>
iPendingInterrupt[0] => ~NO_FANOUT~
iPendingInterrupt[1] => ~NO_FANOUT~
iPendingInterrupt[2] => ~NO_FANOUT~
iPendingInterrupt[3] => ~NO_FANOUT~
iPendingInterrupt[4] => ~NO_FANOUT~
iPendingInterrupt[5] => ~NO_FANOUT~
iPendingInterrupt[6] => ~NO_FANOUT~
iPendingInterrupt[7] => ~NO_FANOUT~


|TopDE|CPU:CPU0|Datapath_MULTI:Processor
iCLK => iCLK.IN3
iCLK50 => ~NO_FANOUT~
iRST => iRST.IN3
iInitialPC[0] => PC[0].ADATA
iInitialPC[1] => PC[1].ADATA
iInitialPC[2] => PC[2].ADATA
iInitialPC[3] => PC[3].ADATA
iInitialPC[4] => PC[4].ADATA
iInitialPC[5] => PC[5].ADATA
iInitialPC[6] => PC[6].ADATA
iInitialPC[7] => PC[7].ADATA
iInitialPC[8] => PC[8].ADATA
iInitialPC[9] => PC[9].ADATA
iInitialPC[10] => PC[10].ADATA
iInitialPC[11] => PC[11].ADATA
iInitialPC[12] => PC[12].ADATA
iInitialPC[13] => PC[13].ADATA
iInitialPC[14] => PC[14].ADATA
iInitialPC[15] => PC[15].ADATA
iInitialPC[16] => PC[16].ADATA
iInitialPC[17] => PC[17].ADATA
iInitialPC[18] => PC[18].ADATA
iInitialPC[19] => PC[19].ADATA
iInitialPC[20] => PC[20].ADATA
iInitialPC[21] => PC[21].ADATA
iInitialPC[22] => PC[22].ADATA
iInitialPC[23] => PC[23].ADATA
iInitialPC[24] => PC[24].ADATA
iInitialPC[25] => PC[25].ADATA
iInitialPC[26] => PC[26].ADATA
iInitialPC[27] => PC[27].ADATA
iInitialPC[28] => PC[28].ADATA
iInitialPC[29] => PC[29].ADATA
iInitialPC[30] => PC[30].ADATA
iInitialPC[31] => PC[31].ADATA
iRegDispSelect[0] => iRegDispSelect[0].IN1
iRegDispSelect[1] => iRegDispSelect[1].IN1
iRegDispSelect[2] => iRegDispSelect[2].IN1
iRegDispSelect[3] => iRegDispSelect[3].IN1
iRegDispSelect[4] => iRegDispSelect[4].IN1
oPC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
oPC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
oPC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
oPC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
oPC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
oPC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
oPC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
oPC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
oPC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
oPC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
oPC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
oPC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
oPC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
oPC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
oPC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
oPC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
oPC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
oPC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
oPC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
oPC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
oPC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
oPC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
oPC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
oPC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
oPC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
oPC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
oPC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
oPC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
oPC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
oPC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
oPC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
oPC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
oDebug[0] <= <GND>
oDebug[1] <= <GND>
oDebug[2] <= <GND>
oDebug[3] <= <GND>
oDebug[4] <= <GND>
oDebug[5] <= <GND>
oDebug[6] <= <GND>
oDebug[7] <= <GND>
oDebug[8] <= <GND>
oDebug[9] <= <GND>
oDebug[10] <= <GND>
oDebug[11] <= <GND>
oDebug[12] <= <GND>
oDebug[13] <= <GND>
oDebug[14] <= <GND>
oDebug[15] <= <GND>
oDebug[16] <= <GND>
oDebug[17] <= <GND>
oDebug[18] <= <GND>
oDebug[19] <= <GND>
oDebug[20] <= <GND>
oDebug[21] <= <GND>
oDebug[22] <= <GND>
oDebug[23] <= <GND>
oDebug[24] <= <GND>
oDebug[25] <= <GND>
oDebug[26] <= <GND>
oDebug[27] <= <GND>
oDebug[28] <= <GND>
oDebug[29] <= <GND>
oDebug[30] <= <GND>
oDebug[31] <= <GND>
oInstr[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
oInstr[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
oInstr[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
oInstr[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
oInstr[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
oInstr[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
oInstr[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
oInstr[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
oInstr[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
oInstr[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
oInstr[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
oInstr[11] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
oInstr[12] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
oInstr[13] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
oInstr[14] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
oInstr[15] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE
oInstr[16] <= IR[16].DB_MAX_OUTPUT_PORT_TYPE
oInstr[17] <= IR[17].DB_MAX_OUTPUT_PORT_TYPE
oInstr[18] <= IR[18].DB_MAX_OUTPUT_PORT_TYPE
oInstr[19] <= IR[19].DB_MAX_OUTPUT_PORT_TYPE
oInstr[20] <= IR[20].DB_MAX_OUTPUT_PORT_TYPE
oInstr[21] <= IR[21].DB_MAX_OUTPUT_PORT_TYPE
oInstr[22] <= IR[22].DB_MAX_OUTPUT_PORT_TYPE
oInstr[23] <= IR[23].DB_MAX_OUTPUT_PORT_TYPE
oInstr[24] <= IR[24].DB_MAX_OUTPUT_PORT_TYPE
oInstr[25] <= IR[25].DB_MAX_OUTPUT_PORT_TYPE
oInstr[26] <= IR[26].DB_MAX_OUTPUT_PORT_TYPE
oInstr[27] <= IR[27].DB_MAX_OUTPUT_PORT_TYPE
oInstr[28] <= IR[28].DB_MAX_OUTPUT_PORT_TYPE
oInstr[29] <= IR[29].DB_MAX_OUTPUT_PORT_TYPE
oInstr[30] <= IR[30].DB_MAX_OUTPUT_PORT_TYPE
oInstr[31] <= IR[31].DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[0] <= Registers:RegsMULTI.oRegDisp
oRegDisp[1] <= Registers:RegsMULTI.oRegDisp
oRegDisp[2] <= Registers:RegsMULTI.oRegDisp
oRegDisp[3] <= Registers:RegsMULTI.oRegDisp
oRegDisp[4] <= Registers:RegsMULTI.oRegDisp
oRegDisp[5] <= Registers:RegsMULTI.oRegDisp
oRegDisp[6] <= Registers:RegsMULTI.oRegDisp
oRegDisp[7] <= Registers:RegsMULTI.oRegDisp
oRegDisp[8] <= Registers:RegsMULTI.oRegDisp
oRegDisp[9] <= Registers:RegsMULTI.oRegDisp
oRegDisp[10] <= Registers:RegsMULTI.oRegDisp
oRegDisp[11] <= Registers:RegsMULTI.oRegDisp
oRegDisp[12] <= Registers:RegsMULTI.oRegDisp
oRegDisp[13] <= Registers:RegsMULTI.oRegDisp
oRegDisp[14] <= Registers:RegsMULTI.oRegDisp
oRegDisp[15] <= Registers:RegsMULTI.oRegDisp
oRegDisp[16] <= Registers:RegsMULTI.oRegDisp
oRegDisp[17] <= Registers:RegsMULTI.oRegDisp
oRegDisp[18] <= Registers:RegsMULTI.oRegDisp
oRegDisp[19] <= Registers:RegsMULTI.oRegDisp
oRegDisp[20] <= Registers:RegsMULTI.oRegDisp
oRegDisp[21] <= Registers:RegsMULTI.oRegDisp
oRegDisp[22] <= Registers:RegsMULTI.oRegDisp
oRegDisp[23] <= Registers:RegsMULTI.oRegDisp
oRegDisp[24] <= Registers:RegsMULTI.oRegDisp
oRegDisp[25] <= Registers:RegsMULTI.oRegDisp
oRegDisp[26] <= Registers:RegsMULTI.oRegDisp
oRegDisp[27] <= Registers:RegsMULTI.oRegDisp
oRegDisp[28] <= Registers:RegsMULTI.oRegDisp
oRegDisp[29] <= Registers:RegsMULTI.oRegDisp
oRegDisp[30] <= Registers:RegsMULTI.oRegDisp
oRegDisp[31] <= Registers:RegsMULTI.oRegDisp
wVGASelect[0] => wVGASelect[0].IN1
wVGASelect[1] => wVGASelect[1].IN1
wVGASelect[2] => wVGASelect[2].IN1
wVGASelect[3] => wVGASelect[3].IN1
wVGASelect[4] => wVGASelect[4].IN1
wVGARead[0] <= Registers:RegsMULTI.oVGARead
wVGARead[1] <= Registers:RegsMULTI.oVGARead
wVGARead[2] <= Registers:RegsMULTI.oVGARead
wVGARead[3] <= Registers:RegsMULTI.oVGARead
wVGARead[4] <= Registers:RegsMULTI.oVGARead
wVGARead[5] <= Registers:RegsMULTI.oVGARead
wVGARead[6] <= Registers:RegsMULTI.oVGARead
wVGARead[7] <= Registers:RegsMULTI.oVGARead
wVGARead[8] <= Registers:RegsMULTI.oVGARead
wVGARead[9] <= Registers:RegsMULTI.oVGARead
wVGARead[10] <= Registers:RegsMULTI.oVGARead
wVGARead[11] <= Registers:RegsMULTI.oVGARead
wVGARead[12] <= Registers:RegsMULTI.oVGARead
wVGARead[13] <= Registers:RegsMULTI.oVGARead
wVGARead[14] <= Registers:RegsMULTI.oVGARead
wVGARead[15] <= Registers:RegsMULTI.oVGARead
wVGARead[16] <= Registers:RegsMULTI.oVGARead
wVGARead[17] <= Registers:RegsMULTI.oVGARead
wVGARead[18] <= Registers:RegsMULTI.oVGARead
wVGARead[19] <= Registers:RegsMULTI.oVGARead
wVGARead[20] <= Registers:RegsMULTI.oVGARead
wVGARead[21] <= Registers:RegsMULTI.oVGARead
wVGARead[22] <= Registers:RegsMULTI.oVGARead
wVGARead[23] <= Registers:RegsMULTI.oVGARead
wVGARead[24] <= Registers:RegsMULTI.oVGARead
wVGARead[25] <= Registers:RegsMULTI.oVGARead
wVGARead[26] <= Registers:RegsMULTI.oVGARead
wVGARead[27] <= Registers:RegsMULTI.oVGARead
wVGARead[28] <= Registers:RegsMULTI.oVGARead
wVGARead[29] <= Registers:RegsMULTI.oVGARead
wVGARead[30] <= Registers:RegsMULTI.oVGARead
wVGARead[31] <= Registers:RegsMULTI.oVGARead
oALUOp[0] <= ALUOp[0].DB_MAX_OUTPUT_PORT_TYPE
oALUOp[1] <= ALUOp[1].DB_MAX_OUTPUT_PORT_TYPE
oALUSrcA[0] <= Control_MULTI:CrlMULTI.oALUSrcA
oALUSrcA[1] <= <GND>
oALUSrcB[0] <= Control_MULTI:CrlMULTI.oALUSrcB
oALUSrcB[1] <= <GND>
oALUSrcB[2] <= <GND>
oPCSource[0] <= Control_MULTI:CrlMULTI.oPCSource
oPCSource[1] <= <GND>
oPCSource[2] <= <GND>
oIRWrite <= Control_MULTI:CrlMULTI.oIRWrite
oIorD <= Control_MULTI:CrlMULTI.oIorD
oPCWrite <= Control_MULTI:CrlMULTI.oPCWrite
oRegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
owControlState[0] <= Control_MULTI:CrlMULTI.oState
owControlState[1] <= Control_MULTI:CrlMULTI.oState
owControlState[2] <= Control_MULTI:CrlMULTI.oState
owControlState[3] <= Control_MULTI:CrlMULTI.oState
owControlState[4] <= Control_MULTI:CrlMULTI.oState
owControlState[5] <= Control_MULTI:CrlMULTI.oState
wBRReadA[0] <= Registers:RegsMULTI.oReadData1
wBRReadA[1] <= Registers:RegsMULTI.oReadData1
wBRReadA[2] <= Registers:RegsMULTI.oReadData1
wBRReadA[3] <= Registers:RegsMULTI.oReadData1
wBRReadA[4] <= Registers:RegsMULTI.oReadData1
wBRReadA[5] <= Registers:RegsMULTI.oReadData1
wBRReadA[6] <= Registers:RegsMULTI.oReadData1
wBRReadA[7] <= Registers:RegsMULTI.oReadData1
wBRReadA[8] <= Registers:RegsMULTI.oReadData1
wBRReadA[9] <= Registers:RegsMULTI.oReadData1
wBRReadA[10] <= Registers:RegsMULTI.oReadData1
wBRReadA[11] <= Registers:RegsMULTI.oReadData1
wBRReadA[12] <= Registers:RegsMULTI.oReadData1
wBRReadA[13] <= Registers:RegsMULTI.oReadData1
wBRReadA[14] <= Registers:RegsMULTI.oReadData1
wBRReadA[15] <= Registers:RegsMULTI.oReadData1
wBRReadA[16] <= Registers:RegsMULTI.oReadData1
wBRReadA[17] <= Registers:RegsMULTI.oReadData1
wBRReadA[18] <= Registers:RegsMULTI.oReadData1
wBRReadA[19] <= Registers:RegsMULTI.oReadData1
wBRReadA[20] <= Registers:RegsMULTI.oReadData1
wBRReadA[21] <= Registers:RegsMULTI.oReadData1
wBRReadA[22] <= Registers:RegsMULTI.oReadData1
wBRReadA[23] <= Registers:RegsMULTI.oReadData1
wBRReadA[24] <= Registers:RegsMULTI.oReadData1
wBRReadA[25] <= Registers:RegsMULTI.oReadData1
wBRReadA[26] <= Registers:RegsMULTI.oReadData1
wBRReadA[27] <= Registers:RegsMULTI.oReadData1
wBRReadA[28] <= Registers:RegsMULTI.oReadData1
wBRReadA[29] <= Registers:RegsMULTI.oReadData1
wBRReadA[30] <= Registers:RegsMULTI.oReadData1
wBRReadA[31] <= Registers:RegsMULTI.oReadData1
wBRReadB[0] <= Registers:RegsMULTI.oReadData2
wBRReadB[1] <= Registers:RegsMULTI.oReadData2
wBRReadB[2] <= Registers:RegsMULTI.oReadData2
wBRReadB[3] <= Registers:RegsMULTI.oReadData2
wBRReadB[4] <= Registers:RegsMULTI.oReadData2
wBRReadB[5] <= Registers:RegsMULTI.oReadData2
wBRReadB[6] <= Registers:RegsMULTI.oReadData2
wBRReadB[7] <= Registers:RegsMULTI.oReadData2
wBRReadB[8] <= Registers:RegsMULTI.oReadData2
wBRReadB[9] <= Registers:RegsMULTI.oReadData2
wBRReadB[10] <= Registers:RegsMULTI.oReadData2
wBRReadB[11] <= Registers:RegsMULTI.oReadData2
wBRReadB[12] <= Registers:RegsMULTI.oReadData2
wBRReadB[13] <= Registers:RegsMULTI.oReadData2
wBRReadB[14] <= Registers:RegsMULTI.oReadData2
wBRReadB[15] <= Registers:RegsMULTI.oReadData2
wBRReadB[16] <= Registers:RegsMULTI.oReadData2
wBRReadB[17] <= Registers:RegsMULTI.oReadData2
wBRReadB[18] <= Registers:RegsMULTI.oReadData2
wBRReadB[19] <= Registers:RegsMULTI.oReadData2
wBRReadB[20] <= Registers:RegsMULTI.oReadData2
wBRReadB[21] <= Registers:RegsMULTI.oReadData2
wBRReadB[22] <= Registers:RegsMULTI.oReadData2
wBRReadB[23] <= Registers:RegsMULTI.oReadData2
wBRReadB[24] <= Registers:RegsMULTI.oReadData2
wBRReadB[25] <= Registers:RegsMULTI.oReadData2
wBRReadB[26] <= Registers:RegsMULTI.oReadData2
wBRReadB[27] <= Registers:RegsMULTI.oReadData2
wBRReadB[28] <= Registers:RegsMULTI.oReadData2
wBRReadB[29] <= Registers:RegsMULTI.oReadData2
wBRReadB[30] <= Registers:RegsMULTI.oReadData2
wBRReadB[31] <= Registers:RegsMULTI.oReadData2
wBRWrite[0] <= wTreatedToRegister.DB_MAX_OUTPUT_PORT_TYPE
wBRWrite[1] <= <GND>
wBRWrite[2] <= <GND>
wBRWrite[3] <= <GND>
wBRWrite[4] <= <GND>
wBRWrite[5] <= <GND>
wBRWrite[6] <= <GND>
wBRWrite[7] <= <GND>
wBRWrite[8] <= <GND>
wBRWrite[9] <= <GND>
wBRWrite[10] <= <GND>
wBRWrite[11] <= <GND>
wBRWrite[12] <= <GND>
wBRWrite[13] <= <GND>
wBRWrite[14] <= <GND>
wBRWrite[15] <= <GND>
wBRWrite[16] <= <GND>
wBRWrite[17] <= <GND>
wBRWrite[18] <= <GND>
wBRWrite[19] <= <GND>
wBRWrite[20] <= <GND>
wBRWrite[21] <= <GND>
wBRWrite[22] <= <GND>
wBRWrite[23] <= <GND>
wBRWrite[24] <= <GND>
wBRWrite[25] <= <GND>
wBRWrite[26] <= <GND>
wBRWrite[27] <= <GND>
wBRWrite[28] <= <GND>
wBRWrite[29] <= <GND>
wBRWrite[30] <= <GND>
wBRWrite[31] <= <GND>
wULA[0] <= ALU:ALU0.oALUresult
wULA[1] <= ALU:ALU0.oALUresult
wULA[2] <= ALU:ALU0.oALUresult
wULA[3] <= ALU:ALU0.oALUresult
wULA[4] <= ALU:ALU0.oALUresult
wULA[5] <= ALU:ALU0.oALUresult
wULA[6] <= ALU:ALU0.oALUresult
wULA[7] <= ALU:ALU0.oALUresult
wULA[8] <= ALU:ALU0.oALUresult
wULA[9] <= ALU:ALU0.oALUresult
wULA[10] <= ALU:ALU0.oALUresult
wULA[11] <= ALU:ALU0.oALUresult
wULA[12] <= ALU:ALU0.oALUresult
wULA[13] <= ALU:ALU0.oALUresult
wULA[14] <= ALU:ALU0.oALUresult
wULA[15] <= ALU:ALU0.oALUresult
wULA[16] <= ALU:ALU0.oALUresult
wULA[17] <= ALU:ALU0.oALUresult
wULA[18] <= ALU:ALU0.oALUresult
wULA[19] <= ALU:ALU0.oALUresult
wULA[20] <= ALU:ALU0.oALUresult
wULA[21] <= ALU:ALU0.oALUresult
wULA[22] <= ALU:ALU0.oALUresult
wULA[23] <= ALU:ALU0.oALUresult
wULA[24] <= ALU:ALU0.oALUresult
wULA[25] <= ALU:ALU0.oALUresult
wULA[26] <= ALU:ALU0.oALUresult
wULA[27] <= ALU:ALU0.oALUresult
wULA[28] <= ALU:ALU0.oALUresult
wULA[29] <= ALU:ALU0.oALUresult
wULA[30] <= ALU:ALU0.oALUresult
wULA[31] <= ALU:ALU0.oALUresult
DwAddress[0] <= MemStore:MemStore0.iAlignment
DwAddress[1] <= MemStore:MemStore0.iAlignment
DwAddress[2] <= <GND>
DwAddress[3] <= <GND>
DwAddress[4] <= <GND>
DwAddress[5] <= <GND>
DwAddress[6] <= <GND>
DwAddress[7] <= <GND>
DwAddress[8] <= <GND>
DwAddress[9] <= <GND>
DwAddress[10] <= <GND>
DwAddress[11] <= <GND>
DwAddress[12] <= <GND>
DwAddress[13] <= <GND>
DwAddress[14] <= <GND>
DwAddress[15] <= <GND>
DwAddress[16] <= <GND>
DwAddress[17] <= <GND>
DwAddress[18] <= <GND>
DwAddress[19] <= <GND>
DwAddress[20] <= <GND>
DwAddress[21] <= <GND>
DwAddress[22] <= <GND>
DwAddress[23] <= <GND>
DwAddress[24] <= <GND>
DwAddress[25] <= <GND>
DwAddress[26] <= <GND>
DwAddress[27] <= <GND>
DwAddress[28] <= <GND>
DwAddress[29] <= <GND>
DwAddress[30] <= <GND>
DwAddress[31] <= <GND>
DwWriteData[0] <= MemStore:MemStore0.oData
DwWriteData[1] <= <GND>
DwWriteData[2] <= <GND>
DwWriteData[3] <= <GND>
DwWriteData[4] <= <GND>
DwWriteData[5] <= <GND>
DwWriteData[6] <= <GND>
DwWriteData[7] <= <GND>
DwWriteData[8] <= <GND>
DwWriteData[9] <= <GND>
DwWriteData[10] <= <GND>
DwWriteData[11] <= <GND>
DwWriteData[12] <= <GND>
DwWriteData[13] <= <GND>
DwWriteData[14] <= <GND>
DwWriteData[15] <= <GND>
DwWriteData[16] <= <GND>
DwWriteData[17] <= <GND>
DwWriteData[18] <= <GND>
DwWriteData[19] <= <GND>
DwWriteData[20] <= <GND>
DwWriteData[21] <= <GND>
DwWriteData[22] <= <GND>
DwWriteData[23] <= <GND>
DwWriteData[24] <= <GND>
DwWriteData[25] <= <GND>
DwWriteData[26] <= <GND>
DwWriteData[27] <= <GND>
DwWriteData[28] <= <GND>
DwWriteData[29] <= <GND>
DwWriteData[30] <= <GND>
DwWriteData[31] <= <GND>
DwReadData[0] => IR[0].DATAIN
DwReadData[1] => IR[1].DATAIN
DwReadData[2] => IR[2].DATAIN
DwReadData[3] => IR[3].DATAIN
DwReadData[4] => IR[4].DATAIN
DwReadData[5] => IR[5].DATAIN
DwReadData[6] => IR[6].DATAIN
DwReadData[7] => IR[7].DATAIN
DwReadData[8] => IR[8].DATAIN
DwReadData[9] => IR[9].DATAIN
DwReadData[10] => IR[10].DATAIN
DwReadData[11] => IR[11].DATAIN
DwReadData[12] => IR[12].DATAIN
DwReadData[13] => IR[13].DATAIN
DwReadData[14] => IR[14].DATAIN
DwReadData[15] => IR[15].DATAIN
DwReadData[16] => IR[16].DATAIN
DwReadData[17] => IR[17].DATAIN
DwReadData[18] => IR[18].DATAIN
DwReadData[19] => IR[19].DATAIN
DwReadData[20] => IR[20].DATAIN
DwReadData[21] => IR[21].DATAIN
DwReadData[22] => IR[22].DATAIN
DwReadData[23] => IR[23].DATAIN
DwReadData[24] => IR[24].DATAIN
DwReadData[25] => IR[25].DATAIN
DwReadData[26] => IR[26].DATAIN
DwReadData[27] => IR[27].DATAIN
DwReadData[28] => IR[28].DATAIN
DwReadData[29] => IR[29].DATAIN
DwReadData[30] => IR[30].DATAIN
DwReadData[31] => IR[31].DATAIN
DwWriteEnable <= Control_MULTI:CrlMULTI.oMemWrite
DwReadEnable <= Control_MULTI:CrlMULTI.oMemRead
DwByteEnable[0] <= MemStore:MemStore0.oByteEnable
DwByteEnable[1] <= <GND>
DwByteEnable[2] <= <GND>
DwByteEnable[3] <= <GND>


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|Control_MULTI:CrlMULTI
iCLK => pr_state~1.DATAIN
iRST => pr_state~3.DATAIN
iOp[0] => ~NO_FANOUT~
iOp[1] => ~NO_FANOUT~
iOp[2] => ~NO_FANOUT~
iOp[3] => ~NO_FANOUT~
iOp[4] => ~NO_FANOUT~
iOp[5] => ~NO_FANOUT~
iOp[6] => ~NO_FANOUT~
iFunct7[0] => ~NO_FANOUT~
iFunct7[1] => ~NO_FANOUT~
iFunct7[2] => ~NO_FANOUT~
iFunct7[3] => ~NO_FANOUT~
iFunct7[4] => ~NO_FANOUT~
iFunct7[5] => ~NO_FANOUT~
iFunct7[6] => ~NO_FANOUT~
iFunct3[0] => ~NO_FANOUT~
iFunct3[1] => ~NO_FANOUT~
iFunct3[2] => ~NO_FANOUT~
oIRWrite <= oIRWrite.DB_MAX_OUTPUT_PORT_TYPE
oMemtoReg <= <GND>
oMemWrite <= <GND>
oMemRead <= oIRWrite.DB_MAX_OUTPUT_PORT_TYPE
oIorD <= <GND>
oPCWrite <= oIRWrite.DB_MAX_OUTPUT_PORT_TYPE
oPCWriteBEQ <= <GND>
oPCWriteBNE <= <GND>
oRegWrite <= <GND>
oALUOp[0] <= <GND>
oALUOp[1] <= <GND>
oALUSrcA[0] <= <GND>
oALUSrcA[1] <= <GND>
oALUSrcB[0] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oALUSrcB[1] <= oALUSrcB[1].DB_MAX_OUTPUT_PORT_TYPE
oALUSrcB[2] <= <GND>
oPCSource[0] <= <GND>
oPCSource[1] <= <GND>
oPCSource[2] <= <GND>
oStore[0] <= <GND>
oStore[1] <= <GND>
oStore[2] <= <GND>
oState[0] <= oIRWrite.DB_MAX_OUTPUT_PORT_TYPE
oState[1] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oState[2] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oState[3] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oState[4] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oState[5] <= oALUSrcB[0].DB_MAX_OUTPUT_PORT_TYPE
oLoadCase[0] <= <GND>
oLoadCase[1] <= <GND>
oLoadCase[2] <= <GND>
oWriteCase[0] <= <GND>
oWriteCase[1] <= <GND>


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|Registers:RegsMULTI
iCLK => registers[0][0].CLK
iCLK => registers[0][1].CLK
iCLK => registers[0][2].CLK
iCLK => registers[0][3].CLK
iCLK => registers[0][4].CLK
iCLK => registers[0][5].CLK
iCLK => registers[0][6].CLK
iCLK => registers[0][7].CLK
iCLK => registers[0][8].CLK
iCLK => registers[0][9].CLK
iCLK => registers[0][10].CLK
iCLK => registers[0][11].CLK
iCLK => registers[0][12].CLK
iCLK => registers[0][13].CLK
iCLK => registers[0][14].CLK
iCLK => registers[0][15].CLK
iCLK => registers[0][16].CLK
iCLK => registers[0][17].CLK
iCLK => registers[0][18].CLK
iCLK => registers[0][19].CLK
iCLK => registers[0][20].CLK
iCLK => registers[0][21].CLK
iCLK => registers[0][22].CLK
iCLK => registers[0][23].CLK
iCLK => registers[0][24].CLK
iCLK => registers[0][25].CLK
iCLK => registers[0][26].CLK
iCLK => registers[0][27].CLK
iCLK => registers[0][28].CLK
iCLK => registers[0][29].CLK
iCLK => registers[0][30].CLK
iCLK => registers[0][31].CLK
iCLK => registers[1][0].CLK
iCLK => registers[1][1].CLK
iCLK => registers[1][2].CLK
iCLK => registers[1][3].CLK
iCLK => registers[1][4].CLK
iCLK => registers[1][5].CLK
iCLK => registers[1][6].CLK
iCLK => registers[1][7].CLK
iCLK => registers[1][8].CLK
iCLK => registers[1][9].CLK
iCLK => registers[1][10].CLK
iCLK => registers[1][11].CLK
iCLK => registers[1][12].CLK
iCLK => registers[1][13].CLK
iCLK => registers[1][14].CLK
iCLK => registers[1][15].CLK
iCLK => registers[1][16].CLK
iCLK => registers[1][17].CLK
iCLK => registers[1][18].CLK
iCLK => registers[1][19].CLK
iCLK => registers[1][20].CLK
iCLK => registers[1][21].CLK
iCLK => registers[1][22].CLK
iCLK => registers[1][23].CLK
iCLK => registers[1][24].CLK
iCLK => registers[1][25].CLK
iCLK => registers[1][26].CLK
iCLK => registers[1][27].CLK
iCLK => registers[1][28].CLK
iCLK => registers[1][29].CLK
iCLK => registers[1][30].CLK
iCLK => registers[1][31].CLK
iCLK => registers[2][0].CLK
iCLK => registers[2][1].CLK
iCLK => registers[2][2].CLK
iCLK => registers[2][3].CLK
iCLK => registers[2][4].CLK
iCLK => registers[2][5].CLK
iCLK => registers[2][6].CLK
iCLK => registers[2][7].CLK
iCLK => registers[2][8].CLK
iCLK => registers[2][9].CLK
iCLK => registers[2][10].CLK
iCLK => registers[2][11].CLK
iCLK => registers[2][12].CLK
iCLK => registers[2][13].CLK
iCLK => registers[2][14].CLK
iCLK => registers[2][15].CLK
iCLK => registers[2][16].CLK
iCLK => registers[2][17].CLK
iCLK => registers[2][18].CLK
iCLK => registers[2][19].CLK
iCLK => registers[2][20].CLK
iCLK => registers[2][21].CLK
iCLK => registers[2][22].CLK
iCLK => registers[2][23].CLK
iCLK => registers[2][24].CLK
iCLK => registers[2][25].CLK
iCLK => registers[2][26].CLK
iCLK => registers[2][27].CLK
iCLK => registers[2][28].CLK
iCLK => registers[2][29].CLK
iCLK => registers[2][30].CLK
iCLK => registers[2][31].CLK
iCLK => registers[3][0].CLK
iCLK => registers[3][1].CLK
iCLK => registers[3][2].CLK
iCLK => registers[3][3].CLK
iCLK => registers[3][4].CLK
iCLK => registers[3][5].CLK
iCLK => registers[3][6].CLK
iCLK => registers[3][7].CLK
iCLK => registers[3][8].CLK
iCLK => registers[3][9].CLK
iCLK => registers[3][10].CLK
iCLK => registers[3][11].CLK
iCLK => registers[3][12].CLK
iCLK => registers[3][13].CLK
iCLK => registers[3][14].CLK
iCLK => registers[3][15].CLK
iCLK => registers[3][16].CLK
iCLK => registers[3][17].CLK
iCLK => registers[3][18].CLK
iCLK => registers[3][19].CLK
iCLK => registers[3][20].CLK
iCLK => registers[3][21].CLK
iCLK => registers[3][22].CLK
iCLK => registers[3][23].CLK
iCLK => registers[3][24].CLK
iCLK => registers[3][25].CLK
iCLK => registers[3][26].CLK
iCLK => registers[3][27].CLK
iCLK => registers[3][28].CLK
iCLK => registers[3][29].CLK
iCLK => registers[3][30].CLK
iCLK => registers[3][31].CLK
iCLK => registers[4][0].CLK
iCLK => registers[4][1].CLK
iCLK => registers[4][2].CLK
iCLK => registers[4][3].CLK
iCLK => registers[4][4].CLK
iCLK => registers[4][5].CLK
iCLK => registers[4][6].CLK
iCLK => registers[4][7].CLK
iCLK => registers[4][8].CLK
iCLK => registers[4][9].CLK
iCLK => registers[4][10].CLK
iCLK => registers[4][11].CLK
iCLK => registers[4][12].CLK
iCLK => registers[4][13].CLK
iCLK => registers[4][14].CLK
iCLK => registers[4][15].CLK
iCLK => registers[4][16].CLK
iCLK => registers[4][17].CLK
iCLK => registers[4][18].CLK
iCLK => registers[4][19].CLK
iCLK => registers[4][20].CLK
iCLK => registers[4][21].CLK
iCLK => registers[4][22].CLK
iCLK => registers[4][23].CLK
iCLK => registers[4][24].CLK
iCLK => registers[4][25].CLK
iCLK => registers[4][26].CLK
iCLK => registers[4][27].CLK
iCLK => registers[4][28].CLK
iCLK => registers[4][29].CLK
iCLK => registers[4][30].CLK
iCLK => registers[4][31].CLK
iCLK => registers[5][0].CLK
iCLK => registers[5][1].CLK
iCLK => registers[5][2].CLK
iCLK => registers[5][3].CLK
iCLK => registers[5][4].CLK
iCLK => registers[5][5].CLK
iCLK => registers[5][6].CLK
iCLK => registers[5][7].CLK
iCLK => registers[5][8].CLK
iCLK => registers[5][9].CLK
iCLK => registers[5][10].CLK
iCLK => registers[5][11].CLK
iCLK => registers[5][12].CLK
iCLK => registers[5][13].CLK
iCLK => registers[5][14].CLK
iCLK => registers[5][15].CLK
iCLK => registers[5][16].CLK
iCLK => registers[5][17].CLK
iCLK => registers[5][18].CLK
iCLK => registers[5][19].CLK
iCLK => registers[5][20].CLK
iCLK => registers[5][21].CLK
iCLK => registers[5][22].CLK
iCLK => registers[5][23].CLK
iCLK => registers[5][24].CLK
iCLK => registers[5][25].CLK
iCLK => registers[5][26].CLK
iCLK => registers[5][27].CLK
iCLK => registers[5][28].CLK
iCLK => registers[5][29].CLK
iCLK => registers[5][30].CLK
iCLK => registers[5][31].CLK
iCLK => registers[6][0].CLK
iCLK => registers[6][1].CLK
iCLK => registers[6][2].CLK
iCLK => registers[6][3].CLK
iCLK => registers[6][4].CLK
iCLK => registers[6][5].CLK
iCLK => registers[6][6].CLK
iCLK => registers[6][7].CLK
iCLK => registers[6][8].CLK
iCLK => registers[6][9].CLK
iCLK => registers[6][10].CLK
iCLK => registers[6][11].CLK
iCLK => registers[6][12].CLK
iCLK => registers[6][13].CLK
iCLK => registers[6][14].CLK
iCLK => registers[6][15].CLK
iCLK => registers[6][16].CLK
iCLK => registers[6][17].CLK
iCLK => registers[6][18].CLK
iCLK => registers[6][19].CLK
iCLK => registers[6][20].CLK
iCLK => registers[6][21].CLK
iCLK => registers[6][22].CLK
iCLK => registers[6][23].CLK
iCLK => registers[6][24].CLK
iCLK => registers[6][25].CLK
iCLK => registers[6][26].CLK
iCLK => registers[6][27].CLK
iCLK => registers[6][28].CLK
iCLK => registers[6][29].CLK
iCLK => registers[6][30].CLK
iCLK => registers[6][31].CLK
iCLK => registers[7][0].CLK
iCLK => registers[7][1].CLK
iCLK => registers[7][2].CLK
iCLK => registers[7][3].CLK
iCLK => registers[7][4].CLK
iCLK => registers[7][5].CLK
iCLK => registers[7][6].CLK
iCLK => registers[7][7].CLK
iCLK => registers[7][8].CLK
iCLK => registers[7][9].CLK
iCLK => registers[7][10].CLK
iCLK => registers[7][11].CLK
iCLK => registers[7][12].CLK
iCLK => registers[7][13].CLK
iCLK => registers[7][14].CLK
iCLK => registers[7][15].CLK
iCLK => registers[7][16].CLK
iCLK => registers[7][17].CLK
iCLK => registers[7][18].CLK
iCLK => registers[7][19].CLK
iCLK => registers[7][20].CLK
iCLK => registers[7][21].CLK
iCLK => registers[7][22].CLK
iCLK => registers[7][23].CLK
iCLK => registers[7][24].CLK
iCLK => registers[7][25].CLK
iCLK => registers[7][26].CLK
iCLK => registers[7][27].CLK
iCLK => registers[7][28].CLK
iCLK => registers[7][29].CLK
iCLK => registers[7][30].CLK
iCLK => registers[7][31].CLK
iCLK => registers[8][0].CLK
iCLK => registers[8][1].CLK
iCLK => registers[8][2].CLK
iCLK => registers[8][3].CLK
iCLK => registers[8][4].CLK
iCLK => registers[8][5].CLK
iCLK => registers[8][6].CLK
iCLK => registers[8][7].CLK
iCLK => registers[8][8].CLK
iCLK => registers[8][9].CLK
iCLK => registers[8][10].CLK
iCLK => registers[8][11].CLK
iCLK => registers[8][12].CLK
iCLK => registers[8][13].CLK
iCLK => registers[8][14].CLK
iCLK => registers[8][15].CLK
iCLK => registers[8][16].CLK
iCLK => registers[8][17].CLK
iCLK => registers[8][18].CLK
iCLK => registers[8][19].CLK
iCLK => registers[8][20].CLK
iCLK => registers[8][21].CLK
iCLK => registers[8][22].CLK
iCLK => registers[8][23].CLK
iCLK => registers[8][24].CLK
iCLK => registers[8][25].CLK
iCLK => registers[8][26].CLK
iCLK => registers[8][27].CLK
iCLK => registers[8][28].CLK
iCLK => registers[8][29].CLK
iCLK => registers[8][30].CLK
iCLK => registers[8][31].CLK
iCLK => registers[9][0].CLK
iCLK => registers[9][1].CLK
iCLK => registers[9][2].CLK
iCLK => registers[9][3].CLK
iCLK => registers[9][4].CLK
iCLK => registers[9][5].CLK
iCLK => registers[9][6].CLK
iCLK => registers[9][7].CLK
iCLK => registers[9][8].CLK
iCLK => registers[9][9].CLK
iCLK => registers[9][10].CLK
iCLK => registers[9][11].CLK
iCLK => registers[9][12].CLK
iCLK => registers[9][13].CLK
iCLK => registers[9][14].CLK
iCLK => registers[9][15].CLK
iCLK => registers[9][16].CLK
iCLK => registers[9][17].CLK
iCLK => registers[9][18].CLK
iCLK => registers[9][19].CLK
iCLK => registers[9][20].CLK
iCLK => registers[9][21].CLK
iCLK => registers[9][22].CLK
iCLK => registers[9][23].CLK
iCLK => registers[9][24].CLK
iCLK => registers[9][25].CLK
iCLK => registers[9][26].CLK
iCLK => registers[9][27].CLK
iCLK => registers[9][28].CLK
iCLK => registers[9][29].CLK
iCLK => registers[9][30].CLK
iCLK => registers[9][31].CLK
iCLK => registers[10][0].CLK
iCLK => registers[10][1].CLK
iCLK => registers[10][2].CLK
iCLK => registers[10][3].CLK
iCLK => registers[10][4].CLK
iCLK => registers[10][5].CLK
iCLK => registers[10][6].CLK
iCLK => registers[10][7].CLK
iCLK => registers[10][8].CLK
iCLK => registers[10][9].CLK
iCLK => registers[10][10].CLK
iCLK => registers[10][11].CLK
iCLK => registers[10][12].CLK
iCLK => registers[10][13].CLK
iCLK => registers[10][14].CLK
iCLK => registers[10][15].CLK
iCLK => registers[10][16].CLK
iCLK => registers[10][17].CLK
iCLK => registers[10][18].CLK
iCLK => registers[10][19].CLK
iCLK => registers[10][20].CLK
iCLK => registers[10][21].CLK
iCLK => registers[10][22].CLK
iCLK => registers[10][23].CLK
iCLK => registers[10][24].CLK
iCLK => registers[10][25].CLK
iCLK => registers[10][26].CLK
iCLK => registers[10][27].CLK
iCLK => registers[10][28].CLK
iCLK => registers[10][29].CLK
iCLK => registers[10][30].CLK
iCLK => registers[10][31].CLK
iCLK => registers[11][0].CLK
iCLK => registers[11][1].CLK
iCLK => registers[11][2].CLK
iCLK => registers[11][3].CLK
iCLK => registers[11][4].CLK
iCLK => registers[11][5].CLK
iCLK => registers[11][6].CLK
iCLK => registers[11][7].CLK
iCLK => registers[11][8].CLK
iCLK => registers[11][9].CLK
iCLK => registers[11][10].CLK
iCLK => registers[11][11].CLK
iCLK => registers[11][12].CLK
iCLK => registers[11][13].CLK
iCLK => registers[11][14].CLK
iCLK => registers[11][15].CLK
iCLK => registers[11][16].CLK
iCLK => registers[11][17].CLK
iCLK => registers[11][18].CLK
iCLK => registers[11][19].CLK
iCLK => registers[11][20].CLK
iCLK => registers[11][21].CLK
iCLK => registers[11][22].CLK
iCLK => registers[11][23].CLK
iCLK => registers[11][24].CLK
iCLK => registers[11][25].CLK
iCLK => registers[11][26].CLK
iCLK => registers[11][27].CLK
iCLK => registers[11][28].CLK
iCLK => registers[11][29].CLK
iCLK => registers[11][30].CLK
iCLK => registers[11][31].CLK
iCLK => registers[12][0].CLK
iCLK => registers[12][1].CLK
iCLK => registers[12][2].CLK
iCLK => registers[12][3].CLK
iCLK => registers[12][4].CLK
iCLK => registers[12][5].CLK
iCLK => registers[12][6].CLK
iCLK => registers[12][7].CLK
iCLK => registers[12][8].CLK
iCLK => registers[12][9].CLK
iCLK => registers[12][10].CLK
iCLK => registers[12][11].CLK
iCLK => registers[12][12].CLK
iCLK => registers[12][13].CLK
iCLK => registers[12][14].CLK
iCLK => registers[12][15].CLK
iCLK => registers[12][16].CLK
iCLK => registers[12][17].CLK
iCLK => registers[12][18].CLK
iCLK => registers[12][19].CLK
iCLK => registers[12][20].CLK
iCLK => registers[12][21].CLK
iCLK => registers[12][22].CLK
iCLK => registers[12][23].CLK
iCLK => registers[12][24].CLK
iCLK => registers[12][25].CLK
iCLK => registers[12][26].CLK
iCLK => registers[12][27].CLK
iCLK => registers[12][28].CLK
iCLK => registers[12][29].CLK
iCLK => registers[12][30].CLK
iCLK => registers[12][31].CLK
iCLK => registers[13][0].CLK
iCLK => registers[13][1].CLK
iCLK => registers[13][2].CLK
iCLK => registers[13][3].CLK
iCLK => registers[13][4].CLK
iCLK => registers[13][5].CLK
iCLK => registers[13][6].CLK
iCLK => registers[13][7].CLK
iCLK => registers[13][8].CLK
iCLK => registers[13][9].CLK
iCLK => registers[13][10].CLK
iCLK => registers[13][11].CLK
iCLK => registers[13][12].CLK
iCLK => registers[13][13].CLK
iCLK => registers[13][14].CLK
iCLK => registers[13][15].CLK
iCLK => registers[13][16].CLK
iCLK => registers[13][17].CLK
iCLK => registers[13][18].CLK
iCLK => registers[13][19].CLK
iCLK => registers[13][20].CLK
iCLK => registers[13][21].CLK
iCLK => registers[13][22].CLK
iCLK => registers[13][23].CLK
iCLK => registers[13][24].CLK
iCLK => registers[13][25].CLK
iCLK => registers[13][26].CLK
iCLK => registers[13][27].CLK
iCLK => registers[13][28].CLK
iCLK => registers[13][29].CLK
iCLK => registers[13][30].CLK
iCLK => registers[13][31].CLK
iCLK => registers[14][0].CLK
iCLK => registers[14][1].CLK
iCLK => registers[14][2].CLK
iCLK => registers[14][3].CLK
iCLK => registers[14][4].CLK
iCLK => registers[14][5].CLK
iCLK => registers[14][6].CLK
iCLK => registers[14][7].CLK
iCLK => registers[14][8].CLK
iCLK => registers[14][9].CLK
iCLK => registers[14][10].CLK
iCLK => registers[14][11].CLK
iCLK => registers[14][12].CLK
iCLK => registers[14][13].CLK
iCLK => registers[14][14].CLK
iCLK => registers[14][15].CLK
iCLK => registers[14][16].CLK
iCLK => registers[14][17].CLK
iCLK => registers[14][18].CLK
iCLK => registers[14][19].CLK
iCLK => registers[14][20].CLK
iCLK => registers[14][21].CLK
iCLK => registers[14][22].CLK
iCLK => registers[14][23].CLK
iCLK => registers[14][24].CLK
iCLK => registers[14][25].CLK
iCLK => registers[14][26].CLK
iCLK => registers[14][27].CLK
iCLK => registers[14][28].CLK
iCLK => registers[14][29].CLK
iCLK => registers[14][30].CLK
iCLK => registers[14][31].CLK
iCLK => registers[15][0].CLK
iCLK => registers[15][1].CLK
iCLK => registers[15][2].CLK
iCLK => registers[15][3].CLK
iCLK => registers[15][4].CLK
iCLK => registers[15][5].CLK
iCLK => registers[15][6].CLK
iCLK => registers[15][7].CLK
iCLK => registers[15][8].CLK
iCLK => registers[15][9].CLK
iCLK => registers[15][10].CLK
iCLK => registers[15][11].CLK
iCLK => registers[15][12].CLK
iCLK => registers[15][13].CLK
iCLK => registers[15][14].CLK
iCLK => registers[15][15].CLK
iCLK => registers[15][16].CLK
iCLK => registers[15][17].CLK
iCLK => registers[15][18].CLK
iCLK => registers[15][19].CLK
iCLK => registers[15][20].CLK
iCLK => registers[15][21].CLK
iCLK => registers[15][22].CLK
iCLK => registers[15][23].CLK
iCLK => registers[15][24].CLK
iCLK => registers[15][25].CLK
iCLK => registers[15][26].CLK
iCLK => registers[15][27].CLK
iCLK => registers[15][28].CLK
iCLK => registers[15][29].CLK
iCLK => registers[15][30].CLK
iCLK => registers[15][31].CLK
iCLK => registers[16][0].CLK
iCLK => registers[16][1].CLK
iCLK => registers[16][2].CLK
iCLK => registers[16][3].CLK
iCLK => registers[16][4].CLK
iCLK => registers[16][5].CLK
iCLK => registers[16][6].CLK
iCLK => registers[16][7].CLK
iCLK => registers[16][8].CLK
iCLK => registers[16][9].CLK
iCLK => registers[16][10].CLK
iCLK => registers[16][11].CLK
iCLK => registers[16][12].CLK
iCLK => registers[16][13].CLK
iCLK => registers[16][14].CLK
iCLK => registers[16][15].CLK
iCLK => registers[16][16].CLK
iCLK => registers[16][17].CLK
iCLK => registers[16][18].CLK
iCLK => registers[16][19].CLK
iCLK => registers[16][20].CLK
iCLK => registers[16][21].CLK
iCLK => registers[16][22].CLK
iCLK => registers[16][23].CLK
iCLK => registers[16][24].CLK
iCLK => registers[16][25].CLK
iCLK => registers[16][26].CLK
iCLK => registers[16][27].CLK
iCLK => registers[16][28].CLK
iCLK => registers[16][29].CLK
iCLK => registers[16][30].CLK
iCLK => registers[16][31].CLK
iCLK => registers[17][0].CLK
iCLK => registers[17][1].CLK
iCLK => registers[17][2].CLK
iCLK => registers[17][3].CLK
iCLK => registers[17][4].CLK
iCLK => registers[17][5].CLK
iCLK => registers[17][6].CLK
iCLK => registers[17][7].CLK
iCLK => registers[17][8].CLK
iCLK => registers[17][9].CLK
iCLK => registers[17][10].CLK
iCLK => registers[17][11].CLK
iCLK => registers[17][12].CLK
iCLK => registers[17][13].CLK
iCLK => registers[17][14].CLK
iCLK => registers[17][15].CLK
iCLK => registers[17][16].CLK
iCLK => registers[17][17].CLK
iCLK => registers[17][18].CLK
iCLK => registers[17][19].CLK
iCLK => registers[17][20].CLK
iCLK => registers[17][21].CLK
iCLK => registers[17][22].CLK
iCLK => registers[17][23].CLK
iCLK => registers[17][24].CLK
iCLK => registers[17][25].CLK
iCLK => registers[17][26].CLK
iCLK => registers[17][27].CLK
iCLK => registers[17][28].CLK
iCLK => registers[17][29].CLK
iCLK => registers[17][30].CLK
iCLK => registers[17][31].CLK
iCLK => registers[18][0].CLK
iCLK => registers[18][1].CLK
iCLK => registers[18][2].CLK
iCLK => registers[18][3].CLK
iCLK => registers[18][4].CLK
iCLK => registers[18][5].CLK
iCLK => registers[18][6].CLK
iCLK => registers[18][7].CLK
iCLK => registers[18][8].CLK
iCLK => registers[18][9].CLK
iCLK => registers[18][10].CLK
iCLK => registers[18][11].CLK
iCLK => registers[18][12].CLK
iCLK => registers[18][13].CLK
iCLK => registers[18][14].CLK
iCLK => registers[18][15].CLK
iCLK => registers[18][16].CLK
iCLK => registers[18][17].CLK
iCLK => registers[18][18].CLK
iCLK => registers[18][19].CLK
iCLK => registers[18][20].CLK
iCLK => registers[18][21].CLK
iCLK => registers[18][22].CLK
iCLK => registers[18][23].CLK
iCLK => registers[18][24].CLK
iCLK => registers[18][25].CLK
iCLK => registers[18][26].CLK
iCLK => registers[18][27].CLK
iCLK => registers[18][28].CLK
iCLK => registers[18][29].CLK
iCLK => registers[18][30].CLK
iCLK => registers[18][31].CLK
iCLK => registers[19][0].CLK
iCLK => registers[19][1].CLK
iCLK => registers[19][2].CLK
iCLK => registers[19][3].CLK
iCLK => registers[19][4].CLK
iCLK => registers[19][5].CLK
iCLK => registers[19][6].CLK
iCLK => registers[19][7].CLK
iCLK => registers[19][8].CLK
iCLK => registers[19][9].CLK
iCLK => registers[19][10].CLK
iCLK => registers[19][11].CLK
iCLK => registers[19][12].CLK
iCLK => registers[19][13].CLK
iCLK => registers[19][14].CLK
iCLK => registers[19][15].CLK
iCLK => registers[19][16].CLK
iCLK => registers[19][17].CLK
iCLK => registers[19][18].CLK
iCLK => registers[19][19].CLK
iCLK => registers[19][20].CLK
iCLK => registers[19][21].CLK
iCLK => registers[19][22].CLK
iCLK => registers[19][23].CLK
iCLK => registers[19][24].CLK
iCLK => registers[19][25].CLK
iCLK => registers[19][26].CLK
iCLK => registers[19][27].CLK
iCLK => registers[19][28].CLK
iCLK => registers[19][29].CLK
iCLK => registers[19][30].CLK
iCLK => registers[19][31].CLK
iCLK => registers[20][0].CLK
iCLK => registers[20][1].CLK
iCLK => registers[20][2].CLK
iCLK => registers[20][3].CLK
iCLK => registers[20][4].CLK
iCLK => registers[20][5].CLK
iCLK => registers[20][6].CLK
iCLK => registers[20][7].CLK
iCLK => registers[20][8].CLK
iCLK => registers[20][9].CLK
iCLK => registers[20][10].CLK
iCLK => registers[20][11].CLK
iCLK => registers[20][12].CLK
iCLK => registers[20][13].CLK
iCLK => registers[20][14].CLK
iCLK => registers[20][15].CLK
iCLK => registers[20][16].CLK
iCLK => registers[20][17].CLK
iCLK => registers[20][18].CLK
iCLK => registers[20][19].CLK
iCLK => registers[20][20].CLK
iCLK => registers[20][21].CLK
iCLK => registers[20][22].CLK
iCLK => registers[20][23].CLK
iCLK => registers[20][24].CLK
iCLK => registers[20][25].CLK
iCLK => registers[20][26].CLK
iCLK => registers[20][27].CLK
iCLK => registers[20][28].CLK
iCLK => registers[20][29].CLK
iCLK => registers[20][30].CLK
iCLK => registers[20][31].CLK
iCLK => registers[21][0].CLK
iCLK => registers[21][1].CLK
iCLK => registers[21][2].CLK
iCLK => registers[21][3].CLK
iCLK => registers[21][4].CLK
iCLK => registers[21][5].CLK
iCLK => registers[21][6].CLK
iCLK => registers[21][7].CLK
iCLK => registers[21][8].CLK
iCLK => registers[21][9].CLK
iCLK => registers[21][10].CLK
iCLK => registers[21][11].CLK
iCLK => registers[21][12].CLK
iCLK => registers[21][13].CLK
iCLK => registers[21][14].CLK
iCLK => registers[21][15].CLK
iCLK => registers[21][16].CLK
iCLK => registers[21][17].CLK
iCLK => registers[21][18].CLK
iCLK => registers[21][19].CLK
iCLK => registers[21][20].CLK
iCLK => registers[21][21].CLK
iCLK => registers[21][22].CLK
iCLK => registers[21][23].CLK
iCLK => registers[21][24].CLK
iCLK => registers[21][25].CLK
iCLK => registers[21][26].CLK
iCLK => registers[21][27].CLK
iCLK => registers[21][28].CLK
iCLK => registers[21][29].CLK
iCLK => registers[21][30].CLK
iCLK => registers[21][31].CLK
iCLK => registers[22][0].CLK
iCLK => registers[22][1].CLK
iCLK => registers[22][2].CLK
iCLK => registers[22][3].CLK
iCLK => registers[22][4].CLK
iCLK => registers[22][5].CLK
iCLK => registers[22][6].CLK
iCLK => registers[22][7].CLK
iCLK => registers[22][8].CLK
iCLK => registers[22][9].CLK
iCLK => registers[22][10].CLK
iCLK => registers[22][11].CLK
iCLK => registers[22][12].CLK
iCLK => registers[22][13].CLK
iCLK => registers[22][14].CLK
iCLK => registers[22][15].CLK
iCLK => registers[22][16].CLK
iCLK => registers[22][17].CLK
iCLK => registers[22][18].CLK
iCLK => registers[22][19].CLK
iCLK => registers[22][20].CLK
iCLK => registers[22][21].CLK
iCLK => registers[22][22].CLK
iCLK => registers[22][23].CLK
iCLK => registers[22][24].CLK
iCLK => registers[22][25].CLK
iCLK => registers[22][26].CLK
iCLK => registers[22][27].CLK
iCLK => registers[22][28].CLK
iCLK => registers[22][29].CLK
iCLK => registers[22][30].CLK
iCLK => registers[22][31].CLK
iCLK => registers[23][0].CLK
iCLK => registers[23][1].CLK
iCLK => registers[23][2].CLK
iCLK => registers[23][3].CLK
iCLK => registers[23][4].CLK
iCLK => registers[23][5].CLK
iCLK => registers[23][6].CLK
iCLK => registers[23][7].CLK
iCLK => registers[23][8].CLK
iCLK => registers[23][9].CLK
iCLK => registers[23][10].CLK
iCLK => registers[23][11].CLK
iCLK => registers[23][12].CLK
iCLK => registers[23][13].CLK
iCLK => registers[23][14].CLK
iCLK => registers[23][15].CLK
iCLK => registers[23][16].CLK
iCLK => registers[23][17].CLK
iCLK => registers[23][18].CLK
iCLK => registers[23][19].CLK
iCLK => registers[23][20].CLK
iCLK => registers[23][21].CLK
iCLK => registers[23][22].CLK
iCLK => registers[23][23].CLK
iCLK => registers[23][24].CLK
iCLK => registers[23][25].CLK
iCLK => registers[23][26].CLK
iCLK => registers[23][27].CLK
iCLK => registers[23][28].CLK
iCLK => registers[23][29].CLK
iCLK => registers[23][30].CLK
iCLK => registers[23][31].CLK
iCLK => registers[24][0].CLK
iCLK => registers[24][1].CLK
iCLK => registers[24][2].CLK
iCLK => registers[24][3].CLK
iCLK => registers[24][4].CLK
iCLK => registers[24][5].CLK
iCLK => registers[24][6].CLK
iCLK => registers[24][7].CLK
iCLK => registers[24][8].CLK
iCLK => registers[24][9].CLK
iCLK => registers[24][10].CLK
iCLK => registers[24][11].CLK
iCLK => registers[24][12].CLK
iCLK => registers[24][13].CLK
iCLK => registers[24][14].CLK
iCLK => registers[24][15].CLK
iCLK => registers[24][16].CLK
iCLK => registers[24][17].CLK
iCLK => registers[24][18].CLK
iCLK => registers[24][19].CLK
iCLK => registers[24][20].CLK
iCLK => registers[24][21].CLK
iCLK => registers[24][22].CLK
iCLK => registers[24][23].CLK
iCLK => registers[24][24].CLK
iCLK => registers[24][25].CLK
iCLK => registers[24][26].CLK
iCLK => registers[24][27].CLK
iCLK => registers[24][28].CLK
iCLK => registers[24][29].CLK
iCLK => registers[24][30].CLK
iCLK => registers[24][31].CLK
iCLK => registers[25][0].CLK
iCLK => registers[25][1].CLK
iCLK => registers[25][2].CLK
iCLK => registers[25][3].CLK
iCLK => registers[25][4].CLK
iCLK => registers[25][5].CLK
iCLK => registers[25][6].CLK
iCLK => registers[25][7].CLK
iCLK => registers[25][8].CLK
iCLK => registers[25][9].CLK
iCLK => registers[25][10].CLK
iCLK => registers[25][11].CLK
iCLK => registers[25][12].CLK
iCLK => registers[25][13].CLK
iCLK => registers[25][14].CLK
iCLK => registers[25][15].CLK
iCLK => registers[25][16].CLK
iCLK => registers[25][17].CLK
iCLK => registers[25][18].CLK
iCLK => registers[25][19].CLK
iCLK => registers[25][20].CLK
iCLK => registers[25][21].CLK
iCLK => registers[25][22].CLK
iCLK => registers[25][23].CLK
iCLK => registers[25][24].CLK
iCLK => registers[25][25].CLK
iCLK => registers[25][26].CLK
iCLK => registers[25][27].CLK
iCLK => registers[25][28].CLK
iCLK => registers[25][29].CLK
iCLK => registers[25][30].CLK
iCLK => registers[25][31].CLK
iCLK => registers[26][0].CLK
iCLK => registers[26][1].CLK
iCLK => registers[26][2].CLK
iCLK => registers[26][3].CLK
iCLK => registers[26][4].CLK
iCLK => registers[26][5].CLK
iCLK => registers[26][6].CLK
iCLK => registers[26][7].CLK
iCLK => registers[26][8].CLK
iCLK => registers[26][9].CLK
iCLK => registers[26][10].CLK
iCLK => registers[26][11].CLK
iCLK => registers[26][12].CLK
iCLK => registers[26][13].CLK
iCLK => registers[26][14].CLK
iCLK => registers[26][15].CLK
iCLK => registers[26][16].CLK
iCLK => registers[26][17].CLK
iCLK => registers[26][18].CLK
iCLK => registers[26][19].CLK
iCLK => registers[26][20].CLK
iCLK => registers[26][21].CLK
iCLK => registers[26][22].CLK
iCLK => registers[26][23].CLK
iCLK => registers[26][24].CLK
iCLK => registers[26][25].CLK
iCLK => registers[26][26].CLK
iCLK => registers[26][27].CLK
iCLK => registers[26][28].CLK
iCLK => registers[26][29].CLK
iCLK => registers[26][30].CLK
iCLK => registers[26][31].CLK
iCLK => registers[27][0].CLK
iCLK => registers[27][1].CLK
iCLK => registers[27][2].CLK
iCLK => registers[27][3].CLK
iCLK => registers[27][4].CLK
iCLK => registers[27][5].CLK
iCLK => registers[27][6].CLK
iCLK => registers[27][7].CLK
iCLK => registers[27][8].CLK
iCLK => registers[27][9].CLK
iCLK => registers[27][10].CLK
iCLK => registers[27][11].CLK
iCLK => registers[27][12].CLK
iCLK => registers[27][13].CLK
iCLK => registers[27][14].CLK
iCLK => registers[27][15].CLK
iCLK => registers[27][16].CLK
iCLK => registers[27][17].CLK
iCLK => registers[27][18].CLK
iCLK => registers[27][19].CLK
iCLK => registers[27][20].CLK
iCLK => registers[27][21].CLK
iCLK => registers[27][22].CLK
iCLK => registers[27][23].CLK
iCLK => registers[27][24].CLK
iCLK => registers[27][25].CLK
iCLK => registers[27][26].CLK
iCLK => registers[27][27].CLK
iCLK => registers[27][28].CLK
iCLK => registers[27][29].CLK
iCLK => registers[27][30].CLK
iCLK => registers[27][31].CLK
iCLK => registers[28][0].CLK
iCLK => registers[28][1].CLK
iCLK => registers[28][2].CLK
iCLK => registers[28][3].CLK
iCLK => registers[28][4].CLK
iCLK => registers[28][5].CLK
iCLK => registers[28][6].CLK
iCLK => registers[28][7].CLK
iCLK => registers[28][8].CLK
iCLK => registers[28][9].CLK
iCLK => registers[28][10].CLK
iCLK => registers[28][11].CLK
iCLK => registers[28][12].CLK
iCLK => registers[28][13].CLK
iCLK => registers[28][14].CLK
iCLK => registers[28][15].CLK
iCLK => registers[28][16].CLK
iCLK => registers[28][17].CLK
iCLK => registers[28][18].CLK
iCLK => registers[28][19].CLK
iCLK => registers[28][20].CLK
iCLK => registers[28][21].CLK
iCLK => registers[28][22].CLK
iCLK => registers[28][23].CLK
iCLK => registers[28][24].CLK
iCLK => registers[28][25].CLK
iCLK => registers[28][26].CLK
iCLK => registers[28][27].CLK
iCLK => registers[28][28].CLK
iCLK => registers[28][29].CLK
iCLK => registers[28][30].CLK
iCLK => registers[28][31].CLK
iCLK => registers[29][0].CLK
iCLK => registers[29][1].CLK
iCLK => registers[29][2].CLK
iCLK => registers[29][3].CLK
iCLK => registers[29][4].CLK
iCLK => registers[29][5].CLK
iCLK => registers[29][6].CLK
iCLK => registers[29][7].CLK
iCLK => registers[29][8].CLK
iCLK => registers[29][9].CLK
iCLK => registers[29][10].CLK
iCLK => registers[29][11].CLK
iCLK => registers[29][12].CLK
iCLK => registers[29][13].CLK
iCLK => registers[29][14].CLK
iCLK => registers[29][15].CLK
iCLK => registers[29][16].CLK
iCLK => registers[29][17].CLK
iCLK => registers[29][18].CLK
iCLK => registers[29][19].CLK
iCLK => registers[29][20].CLK
iCLK => registers[29][21].CLK
iCLK => registers[29][22].CLK
iCLK => registers[29][23].CLK
iCLK => registers[29][24].CLK
iCLK => registers[29][25].CLK
iCLK => registers[29][26].CLK
iCLK => registers[29][27].CLK
iCLK => registers[29][28].CLK
iCLK => registers[29][29].CLK
iCLK => registers[29][30].CLK
iCLK => registers[29][31].CLK
iCLK => registers[30][0].CLK
iCLK => registers[30][1].CLK
iCLK => registers[30][2].CLK
iCLK => registers[30][3].CLK
iCLK => registers[30][4].CLK
iCLK => registers[30][5].CLK
iCLK => registers[30][6].CLK
iCLK => registers[30][7].CLK
iCLK => registers[30][8].CLK
iCLK => registers[30][9].CLK
iCLK => registers[30][10].CLK
iCLK => registers[30][11].CLK
iCLK => registers[30][12].CLK
iCLK => registers[30][13].CLK
iCLK => registers[30][14].CLK
iCLK => registers[30][15].CLK
iCLK => registers[30][16].CLK
iCLK => registers[30][17].CLK
iCLK => registers[30][18].CLK
iCLK => registers[30][19].CLK
iCLK => registers[30][20].CLK
iCLK => registers[30][21].CLK
iCLK => registers[30][22].CLK
iCLK => registers[30][23].CLK
iCLK => registers[30][24].CLK
iCLK => registers[30][25].CLK
iCLK => registers[30][26].CLK
iCLK => registers[30][27].CLK
iCLK => registers[30][28].CLK
iCLK => registers[30][29].CLK
iCLK => registers[30][30].CLK
iCLK => registers[30][31].CLK
iCLK => registers[31][0].CLK
iCLK => registers[31][1].CLK
iCLK => registers[31][2].CLK
iCLK => registers[31][3].CLK
iCLK => registers[31][4].CLK
iCLK => registers[31][5].CLK
iCLK => registers[31][6].CLK
iCLK => registers[31][7].CLK
iCLK => registers[31][8].CLK
iCLK => registers[31][9].CLK
iCLK => registers[31][10].CLK
iCLK => registers[31][11].CLK
iCLK => registers[31][12].CLK
iCLK => registers[31][13].CLK
iCLK => registers[31][14].CLK
iCLK => registers[31][15].CLK
iCLK => registers[31][16].CLK
iCLK => registers[31][17].CLK
iCLK => registers[31][18].CLK
iCLK => registers[31][19].CLK
iCLK => registers[31][20].CLK
iCLK => registers[31][21].CLK
iCLK => registers[31][22].CLK
iCLK => registers[31][23].CLK
iCLK => registers[31][24].CLK
iCLK => registers[31][25].CLK
iCLK => registers[31][26].CLK
iCLK => registers[31][27].CLK
iCLK => registers[31][28].CLK
iCLK => registers[31][29].CLK
iCLK => registers[31][30].CLK
iCLK => registers[31][31].CLK
iCLR => registers[0][0].ACLR
iCLR => registers[0][1].ACLR
iCLR => registers[0][2].ACLR
iCLR => registers[0][3].ACLR
iCLR => registers[0][4].ACLR
iCLR => registers[0][5].ACLR
iCLR => registers[0][6].ACLR
iCLR => registers[0][7].ACLR
iCLR => registers[0][8].ACLR
iCLR => registers[0][9].ACLR
iCLR => registers[0][10].ACLR
iCLR => registers[0][11].ACLR
iCLR => registers[0][12].ACLR
iCLR => registers[0][13].ACLR
iCLR => registers[0][14].ACLR
iCLR => registers[0][15].ACLR
iCLR => registers[0][16].ACLR
iCLR => registers[0][17].ACLR
iCLR => registers[0][18].ACLR
iCLR => registers[0][19].ACLR
iCLR => registers[0][20].ACLR
iCLR => registers[0][21].ACLR
iCLR => registers[0][22].ACLR
iCLR => registers[0][23].ACLR
iCLR => registers[0][24].ACLR
iCLR => registers[0][25].ACLR
iCLR => registers[0][26].ACLR
iCLR => registers[0][27].ACLR
iCLR => registers[0][28].ACLR
iCLR => registers[0][29].ACLR
iCLR => registers[0][30].ACLR
iCLR => registers[0][31].ACLR
iCLR => registers[1][0].ACLR
iCLR => registers[1][1].ACLR
iCLR => registers[1][2].ACLR
iCLR => registers[1][3].ACLR
iCLR => registers[1][4].ACLR
iCLR => registers[1][5].ACLR
iCLR => registers[1][6].ACLR
iCLR => registers[1][7].ACLR
iCLR => registers[1][8].ACLR
iCLR => registers[1][9].ACLR
iCLR => registers[1][10].ACLR
iCLR => registers[1][11].ACLR
iCLR => registers[1][12].ACLR
iCLR => registers[1][13].ACLR
iCLR => registers[1][14].ACLR
iCLR => registers[1][15].ACLR
iCLR => registers[1][16].ACLR
iCLR => registers[1][17].ACLR
iCLR => registers[1][18].ACLR
iCLR => registers[1][19].ACLR
iCLR => registers[1][20].ACLR
iCLR => registers[1][21].ACLR
iCLR => registers[1][22].ACLR
iCLR => registers[1][23].ACLR
iCLR => registers[1][24].ACLR
iCLR => registers[1][25].ACLR
iCLR => registers[1][26].ACLR
iCLR => registers[1][27].ACLR
iCLR => registers[1][28].ACLR
iCLR => registers[1][29].ACLR
iCLR => registers[1][30].ACLR
iCLR => registers[1][31].ACLR
iCLR => registers[2][0].ACLR
iCLR => registers[2][1].ACLR
iCLR => registers[2][2].PRESET
iCLR => registers[2][3].PRESET
iCLR => registers[2][4].PRESET
iCLR => registers[2][5].PRESET
iCLR => registers[2][6].PRESET
iCLR => registers[2][7].PRESET
iCLR => registers[2][8].PRESET
iCLR => registers[2][9].PRESET
iCLR => registers[2][10].PRESET
iCLR => registers[2][11].PRESET
iCLR => registers[2][12].PRESET
iCLR => registers[2][13].ACLR
iCLR => registers[2][14].ACLR
iCLR => registers[2][15].ACLR
iCLR => registers[2][16].PRESET
iCLR => registers[2][17].ACLR
iCLR => registers[2][18].ACLR
iCLR => registers[2][19].ACLR
iCLR => registers[2][20].ACLR
iCLR => registers[2][21].ACLR
iCLR => registers[2][22].ACLR
iCLR => registers[2][23].ACLR
iCLR => registers[2][24].ACLR
iCLR => registers[2][25].ACLR
iCLR => registers[2][26].ACLR
iCLR => registers[2][27].ACLR
iCLR => registers[2][28].PRESET
iCLR => registers[2][29].ACLR
iCLR => registers[2][30].ACLR
iCLR => registers[2][31].ACLR
iCLR => registers[3][0].ACLR
iCLR => registers[3][1].ACLR
iCLR => registers[3][2].ACLR
iCLR => registers[3][3].ACLR
iCLR => registers[3][4].ACLR
iCLR => registers[3][5].ACLR
iCLR => registers[3][6].ACLR
iCLR => registers[3][7].ACLR
iCLR => registers[3][8].ACLR
iCLR => registers[3][9].ACLR
iCLR => registers[3][10].ACLR
iCLR => registers[3][11].ACLR
iCLR => registers[3][12].ACLR
iCLR => registers[3][13].ACLR
iCLR => registers[3][14].ACLR
iCLR => registers[3][15].ACLR
iCLR => registers[3][16].ACLR
iCLR => registers[3][17].ACLR
iCLR => registers[3][18].ACLR
iCLR => registers[3][19].ACLR
iCLR => registers[3][20].ACLR
iCLR => registers[3][21].ACLR
iCLR => registers[3][22].ACLR
iCLR => registers[3][23].ACLR
iCLR => registers[3][24].ACLR
iCLR => registers[3][25].ACLR
iCLR => registers[3][26].ACLR
iCLR => registers[3][27].ACLR
iCLR => registers[3][28].ACLR
iCLR => registers[3][29].ACLR
iCLR => registers[3][30].ACLR
iCLR => registers[3][31].ACLR
iCLR => registers[4][0].ACLR
iCLR => registers[4][1].ACLR
iCLR => registers[4][2].ACLR
iCLR => registers[4][3].ACLR
iCLR => registers[4][4].ACLR
iCLR => registers[4][5].ACLR
iCLR => registers[4][6].ACLR
iCLR => registers[4][7].ACLR
iCLR => registers[4][8].ACLR
iCLR => registers[4][9].ACLR
iCLR => registers[4][10].ACLR
iCLR => registers[4][11].ACLR
iCLR => registers[4][12].ACLR
iCLR => registers[4][13].ACLR
iCLR => registers[4][14].ACLR
iCLR => registers[4][15].ACLR
iCLR => registers[4][16].ACLR
iCLR => registers[4][17].ACLR
iCLR => registers[4][18].ACLR
iCLR => registers[4][19].ACLR
iCLR => registers[4][20].ACLR
iCLR => registers[4][21].ACLR
iCLR => registers[4][22].ACLR
iCLR => registers[4][23].ACLR
iCLR => registers[4][24].ACLR
iCLR => registers[4][25].ACLR
iCLR => registers[4][26].ACLR
iCLR => registers[4][27].ACLR
iCLR => registers[4][28].ACLR
iCLR => registers[4][29].ACLR
iCLR => registers[4][30].ACLR
iCLR => registers[4][31].ACLR
iCLR => registers[5][0].ACLR
iCLR => registers[5][1].ACLR
iCLR => registers[5][2].ACLR
iCLR => registers[5][3].ACLR
iCLR => registers[5][4].ACLR
iCLR => registers[5][5].ACLR
iCLR => registers[5][6].ACLR
iCLR => registers[5][7].ACLR
iCLR => registers[5][8].ACLR
iCLR => registers[5][9].ACLR
iCLR => registers[5][10].ACLR
iCLR => registers[5][11].ACLR
iCLR => registers[5][12].ACLR
iCLR => registers[5][13].ACLR
iCLR => registers[5][14].ACLR
iCLR => registers[5][15].ACLR
iCLR => registers[5][16].ACLR
iCLR => registers[5][17].ACLR
iCLR => registers[5][18].ACLR
iCLR => registers[5][19].ACLR
iCLR => registers[5][20].ACLR
iCLR => registers[5][21].ACLR
iCLR => registers[5][22].ACLR
iCLR => registers[5][23].ACLR
iCLR => registers[5][24].ACLR
iCLR => registers[5][25].ACLR
iCLR => registers[5][26].ACLR
iCLR => registers[5][27].ACLR
iCLR => registers[5][28].ACLR
iCLR => registers[5][29].ACLR
iCLR => registers[5][30].ACLR
iCLR => registers[5][31].ACLR
iCLR => registers[6][0].ACLR
iCLR => registers[6][1].ACLR
iCLR => registers[6][2].ACLR
iCLR => registers[6][3].ACLR
iCLR => registers[6][4].ACLR
iCLR => registers[6][5].ACLR
iCLR => registers[6][6].ACLR
iCLR => registers[6][7].ACLR
iCLR => registers[6][8].ACLR
iCLR => registers[6][9].ACLR
iCLR => registers[6][10].ACLR
iCLR => registers[6][11].ACLR
iCLR => registers[6][12].ACLR
iCLR => registers[6][13].ACLR
iCLR => registers[6][14].ACLR
iCLR => registers[6][15].ACLR
iCLR => registers[6][16].ACLR
iCLR => registers[6][17].ACLR
iCLR => registers[6][18].ACLR
iCLR => registers[6][19].ACLR
iCLR => registers[6][20].ACLR
iCLR => registers[6][21].ACLR
iCLR => registers[6][22].ACLR
iCLR => registers[6][23].ACLR
iCLR => registers[6][24].ACLR
iCLR => registers[6][25].ACLR
iCLR => registers[6][26].ACLR
iCLR => registers[6][27].ACLR
iCLR => registers[6][28].ACLR
iCLR => registers[6][29].ACLR
iCLR => registers[6][30].ACLR
iCLR => registers[6][31].ACLR
iCLR => registers[7][0].ACLR
iCLR => registers[7][1].ACLR
iCLR => registers[7][2].ACLR
iCLR => registers[7][3].ACLR
iCLR => registers[7][4].ACLR
iCLR => registers[7][5].ACLR
iCLR => registers[7][6].ACLR
iCLR => registers[7][7].ACLR
iCLR => registers[7][8].ACLR
iCLR => registers[7][9].ACLR
iCLR => registers[7][10].ACLR
iCLR => registers[7][11].ACLR
iCLR => registers[7][12].ACLR
iCLR => registers[7][13].ACLR
iCLR => registers[7][14].ACLR
iCLR => registers[7][15].ACLR
iCLR => registers[7][16].ACLR
iCLR => registers[7][17].ACLR
iCLR => registers[7][18].ACLR
iCLR => registers[7][19].ACLR
iCLR => registers[7][20].ACLR
iCLR => registers[7][21].ACLR
iCLR => registers[7][22].ACLR
iCLR => registers[7][23].ACLR
iCLR => registers[7][24].ACLR
iCLR => registers[7][25].ACLR
iCLR => registers[7][26].ACLR
iCLR => registers[7][27].ACLR
iCLR => registers[7][28].ACLR
iCLR => registers[7][29].ACLR
iCLR => registers[7][30].ACLR
iCLR => registers[7][31].ACLR
iCLR => registers[8][0].ACLR
iCLR => registers[8][1].ACLR
iCLR => registers[8][2].ACLR
iCLR => registers[8][3].ACLR
iCLR => registers[8][4].ACLR
iCLR => registers[8][5].ACLR
iCLR => registers[8][6].ACLR
iCLR => registers[8][7].ACLR
iCLR => registers[8][8].ACLR
iCLR => registers[8][9].ACLR
iCLR => registers[8][10].ACLR
iCLR => registers[8][11].ACLR
iCLR => registers[8][12].ACLR
iCLR => registers[8][13].ACLR
iCLR => registers[8][14].ACLR
iCLR => registers[8][15].ACLR
iCLR => registers[8][16].ACLR
iCLR => registers[8][17].ACLR
iCLR => registers[8][18].ACLR
iCLR => registers[8][19].ACLR
iCLR => registers[8][20].ACLR
iCLR => registers[8][21].ACLR
iCLR => registers[8][22].ACLR
iCLR => registers[8][23].ACLR
iCLR => registers[8][24].ACLR
iCLR => registers[8][25].ACLR
iCLR => registers[8][26].ACLR
iCLR => registers[8][27].ACLR
iCLR => registers[8][28].ACLR
iCLR => registers[8][29].ACLR
iCLR => registers[8][30].ACLR
iCLR => registers[8][31].ACLR
iCLR => registers[9][0].ACLR
iCLR => registers[9][1].ACLR
iCLR => registers[9][2].ACLR
iCLR => registers[9][3].ACLR
iCLR => registers[9][4].ACLR
iCLR => registers[9][5].ACLR
iCLR => registers[9][6].ACLR
iCLR => registers[9][7].ACLR
iCLR => registers[9][8].ACLR
iCLR => registers[9][9].ACLR
iCLR => registers[9][10].ACLR
iCLR => registers[9][11].ACLR
iCLR => registers[9][12].ACLR
iCLR => registers[9][13].ACLR
iCLR => registers[9][14].ACLR
iCLR => registers[9][15].ACLR
iCLR => registers[9][16].ACLR
iCLR => registers[9][17].ACLR
iCLR => registers[9][18].ACLR
iCLR => registers[9][19].ACLR
iCLR => registers[9][20].ACLR
iCLR => registers[9][21].ACLR
iCLR => registers[9][22].ACLR
iCLR => registers[9][23].ACLR
iCLR => registers[9][24].ACLR
iCLR => registers[9][25].ACLR
iCLR => registers[9][26].ACLR
iCLR => registers[9][27].ACLR
iCLR => registers[9][28].ACLR
iCLR => registers[9][29].ACLR
iCLR => registers[9][30].ACLR
iCLR => registers[9][31].ACLR
iCLR => registers[10][0].ACLR
iCLR => registers[10][1].ACLR
iCLR => registers[10][2].ACLR
iCLR => registers[10][3].ACLR
iCLR => registers[10][4].ACLR
iCLR => registers[10][5].ACLR
iCLR => registers[10][6].ACLR
iCLR => registers[10][7].ACLR
iCLR => registers[10][8].ACLR
iCLR => registers[10][9].ACLR
iCLR => registers[10][10].ACLR
iCLR => registers[10][11].ACLR
iCLR => registers[10][12].ACLR
iCLR => registers[10][13].ACLR
iCLR => registers[10][14].ACLR
iCLR => registers[10][15].ACLR
iCLR => registers[10][16].ACLR
iCLR => registers[10][17].ACLR
iCLR => registers[10][18].ACLR
iCLR => registers[10][19].ACLR
iCLR => registers[10][20].ACLR
iCLR => registers[10][21].ACLR
iCLR => registers[10][22].ACLR
iCLR => registers[10][23].ACLR
iCLR => registers[10][24].ACLR
iCLR => registers[10][25].ACLR
iCLR => registers[10][26].ACLR
iCLR => registers[10][27].ACLR
iCLR => registers[10][28].ACLR
iCLR => registers[10][29].ACLR
iCLR => registers[10][30].ACLR
iCLR => registers[10][31].ACLR
iCLR => registers[11][0].ACLR
iCLR => registers[11][1].ACLR
iCLR => registers[11][2].ACLR
iCLR => registers[11][3].ACLR
iCLR => registers[11][4].ACLR
iCLR => registers[11][5].ACLR
iCLR => registers[11][6].ACLR
iCLR => registers[11][7].ACLR
iCLR => registers[11][8].ACLR
iCLR => registers[11][9].ACLR
iCLR => registers[11][10].ACLR
iCLR => registers[11][11].ACLR
iCLR => registers[11][12].ACLR
iCLR => registers[11][13].ACLR
iCLR => registers[11][14].ACLR
iCLR => registers[11][15].ACLR
iCLR => registers[11][16].ACLR
iCLR => registers[11][17].ACLR
iCLR => registers[11][18].ACLR
iCLR => registers[11][19].ACLR
iCLR => registers[11][20].ACLR
iCLR => registers[11][21].ACLR
iCLR => registers[11][22].ACLR
iCLR => registers[11][23].ACLR
iCLR => registers[11][24].ACLR
iCLR => registers[11][25].ACLR
iCLR => registers[11][26].ACLR
iCLR => registers[11][27].ACLR
iCLR => registers[11][28].ACLR
iCLR => registers[11][29].ACLR
iCLR => registers[11][30].ACLR
iCLR => registers[11][31].ACLR
iCLR => registers[12][0].ACLR
iCLR => registers[12][1].ACLR
iCLR => registers[12][2].ACLR
iCLR => registers[12][3].ACLR
iCLR => registers[12][4].ACLR
iCLR => registers[12][5].ACLR
iCLR => registers[12][6].ACLR
iCLR => registers[12][7].ACLR
iCLR => registers[12][8].ACLR
iCLR => registers[12][9].ACLR
iCLR => registers[12][10].ACLR
iCLR => registers[12][11].ACLR
iCLR => registers[12][12].ACLR
iCLR => registers[12][13].ACLR
iCLR => registers[12][14].ACLR
iCLR => registers[12][15].ACLR
iCLR => registers[12][16].ACLR
iCLR => registers[12][17].ACLR
iCLR => registers[12][18].ACLR
iCLR => registers[12][19].ACLR
iCLR => registers[12][20].ACLR
iCLR => registers[12][21].ACLR
iCLR => registers[12][22].ACLR
iCLR => registers[12][23].ACLR
iCLR => registers[12][24].ACLR
iCLR => registers[12][25].ACLR
iCLR => registers[12][26].ACLR
iCLR => registers[12][27].ACLR
iCLR => registers[12][28].ACLR
iCLR => registers[12][29].ACLR
iCLR => registers[12][30].ACLR
iCLR => registers[12][31].ACLR
iCLR => registers[13][0].ACLR
iCLR => registers[13][1].ACLR
iCLR => registers[13][2].ACLR
iCLR => registers[13][3].ACLR
iCLR => registers[13][4].ACLR
iCLR => registers[13][5].ACLR
iCLR => registers[13][6].ACLR
iCLR => registers[13][7].ACLR
iCLR => registers[13][8].ACLR
iCLR => registers[13][9].ACLR
iCLR => registers[13][10].ACLR
iCLR => registers[13][11].ACLR
iCLR => registers[13][12].ACLR
iCLR => registers[13][13].ACLR
iCLR => registers[13][14].ACLR
iCLR => registers[13][15].ACLR
iCLR => registers[13][16].ACLR
iCLR => registers[13][17].ACLR
iCLR => registers[13][18].ACLR
iCLR => registers[13][19].ACLR
iCLR => registers[13][20].ACLR
iCLR => registers[13][21].ACLR
iCLR => registers[13][22].ACLR
iCLR => registers[13][23].ACLR
iCLR => registers[13][24].ACLR
iCLR => registers[13][25].ACLR
iCLR => registers[13][26].ACLR
iCLR => registers[13][27].ACLR
iCLR => registers[13][28].ACLR
iCLR => registers[13][29].ACLR
iCLR => registers[13][30].ACLR
iCLR => registers[13][31].ACLR
iCLR => registers[14][0].ACLR
iCLR => registers[14][1].ACLR
iCLR => registers[14][2].ACLR
iCLR => registers[14][3].ACLR
iCLR => registers[14][4].ACLR
iCLR => registers[14][5].ACLR
iCLR => registers[14][6].ACLR
iCLR => registers[14][7].ACLR
iCLR => registers[14][8].ACLR
iCLR => registers[14][9].ACLR
iCLR => registers[14][10].ACLR
iCLR => registers[14][11].ACLR
iCLR => registers[14][12].ACLR
iCLR => registers[14][13].ACLR
iCLR => registers[14][14].ACLR
iCLR => registers[14][15].ACLR
iCLR => registers[14][16].ACLR
iCLR => registers[14][17].ACLR
iCLR => registers[14][18].ACLR
iCLR => registers[14][19].ACLR
iCLR => registers[14][20].ACLR
iCLR => registers[14][21].ACLR
iCLR => registers[14][22].ACLR
iCLR => registers[14][23].ACLR
iCLR => registers[14][24].ACLR
iCLR => registers[14][25].ACLR
iCLR => registers[14][26].ACLR
iCLR => registers[14][27].ACLR
iCLR => registers[14][28].ACLR
iCLR => registers[14][29].ACLR
iCLR => registers[14][30].ACLR
iCLR => registers[14][31].ACLR
iCLR => registers[15][0].ACLR
iCLR => registers[15][1].ACLR
iCLR => registers[15][2].ACLR
iCLR => registers[15][3].ACLR
iCLR => registers[15][4].ACLR
iCLR => registers[15][5].ACLR
iCLR => registers[15][6].ACLR
iCLR => registers[15][7].ACLR
iCLR => registers[15][8].ACLR
iCLR => registers[15][9].ACLR
iCLR => registers[15][10].ACLR
iCLR => registers[15][11].ACLR
iCLR => registers[15][12].ACLR
iCLR => registers[15][13].ACLR
iCLR => registers[15][14].ACLR
iCLR => registers[15][15].ACLR
iCLR => registers[15][16].ACLR
iCLR => registers[15][17].ACLR
iCLR => registers[15][18].ACLR
iCLR => registers[15][19].ACLR
iCLR => registers[15][20].ACLR
iCLR => registers[15][21].ACLR
iCLR => registers[15][22].ACLR
iCLR => registers[15][23].ACLR
iCLR => registers[15][24].ACLR
iCLR => registers[15][25].ACLR
iCLR => registers[15][26].ACLR
iCLR => registers[15][27].ACLR
iCLR => registers[15][28].ACLR
iCLR => registers[15][29].ACLR
iCLR => registers[15][30].ACLR
iCLR => registers[15][31].ACLR
iCLR => registers[16][0].ACLR
iCLR => registers[16][1].ACLR
iCLR => registers[16][2].ACLR
iCLR => registers[16][3].ACLR
iCLR => registers[16][4].ACLR
iCLR => registers[16][5].ACLR
iCLR => registers[16][6].ACLR
iCLR => registers[16][7].ACLR
iCLR => registers[16][8].ACLR
iCLR => registers[16][9].ACLR
iCLR => registers[16][10].ACLR
iCLR => registers[16][11].ACLR
iCLR => registers[16][12].ACLR
iCLR => registers[16][13].ACLR
iCLR => registers[16][14].ACLR
iCLR => registers[16][15].ACLR
iCLR => registers[16][16].ACLR
iCLR => registers[16][17].ACLR
iCLR => registers[16][18].ACLR
iCLR => registers[16][19].ACLR
iCLR => registers[16][20].ACLR
iCLR => registers[16][21].ACLR
iCLR => registers[16][22].ACLR
iCLR => registers[16][23].ACLR
iCLR => registers[16][24].ACLR
iCLR => registers[16][25].ACLR
iCLR => registers[16][26].ACLR
iCLR => registers[16][27].ACLR
iCLR => registers[16][28].ACLR
iCLR => registers[16][29].ACLR
iCLR => registers[16][30].ACLR
iCLR => registers[16][31].ACLR
iCLR => registers[17][0].ACLR
iCLR => registers[17][1].ACLR
iCLR => registers[17][2].ACLR
iCLR => registers[17][3].ACLR
iCLR => registers[17][4].ACLR
iCLR => registers[17][5].ACLR
iCLR => registers[17][6].ACLR
iCLR => registers[17][7].ACLR
iCLR => registers[17][8].ACLR
iCLR => registers[17][9].ACLR
iCLR => registers[17][10].ACLR
iCLR => registers[17][11].ACLR
iCLR => registers[17][12].ACLR
iCLR => registers[17][13].ACLR
iCLR => registers[17][14].ACLR
iCLR => registers[17][15].ACLR
iCLR => registers[17][16].ACLR
iCLR => registers[17][17].ACLR
iCLR => registers[17][18].ACLR
iCLR => registers[17][19].ACLR
iCLR => registers[17][20].ACLR
iCLR => registers[17][21].ACLR
iCLR => registers[17][22].ACLR
iCLR => registers[17][23].ACLR
iCLR => registers[17][24].ACLR
iCLR => registers[17][25].ACLR
iCLR => registers[17][26].ACLR
iCLR => registers[17][27].ACLR
iCLR => registers[17][28].ACLR
iCLR => registers[17][29].ACLR
iCLR => registers[17][30].ACLR
iCLR => registers[17][31].ACLR
iCLR => registers[18][0].ACLR
iCLR => registers[18][1].ACLR
iCLR => registers[18][2].ACLR
iCLR => registers[18][3].ACLR
iCLR => registers[18][4].ACLR
iCLR => registers[18][5].ACLR
iCLR => registers[18][6].ACLR
iCLR => registers[18][7].ACLR
iCLR => registers[18][8].ACLR
iCLR => registers[18][9].ACLR
iCLR => registers[18][10].ACLR
iCLR => registers[18][11].ACLR
iCLR => registers[18][12].ACLR
iCLR => registers[18][13].ACLR
iCLR => registers[18][14].ACLR
iCLR => registers[18][15].ACLR
iCLR => registers[18][16].ACLR
iCLR => registers[18][17].ACLR
iCLR => registers[18][18].ACLR
iCLR => registers[18][19].ACLR
iCLR => registers[18][20].ACLR
iCLR => registers[18][21].ACLR
iCLR => registers[18][22].ACLR
iCLR => registers[18][23].ACLR
iCLR => registers[18][24].ACLR
iCLR => registers[18][25].ACLR
iCLR => registers[18][26].ACLR
iCLR => registers[18][27].ACLR
iCLR => registers[18][28].ACLR
iCLR => registers[18][29].ACLR
iCLR => registers[18][30].ACLR
iCLR => registers[18][31].ACLR
iCLR => registers[19][0].ACLR
iCLR => registers[19][1].ACLR
iCLR => registers[19][2].ACLR
iCLR => registers[19][3].ACLR
iCLR => registers[19][4].ACLR
iCLR => registers[19][5].ACLR
iCLR => registers[19][6].ACLR
iCLR => registers[19][7].ACLR
iCLR => registers[19][8].ACLR
iCLR => registers[19][9].ACLR
iCLR => registers[19][10].ACLR
iCLR => registers[19][11].ACLR
iCLR => registers[19][12].ACLR
iCLR => registers[19][13].ACLR
iCLR => registers[19][14].ACLR
iCLR => registers[19][15].ACLR
iCLR => registers[19][16].ACLR
iCLR => registers[19][17].ACLR
iCLR => registers[19][18].ACLR
iCLR => registers[19][19].ACLR
iCLR => registers[19][20].ACLR
iCLR => registers[19][21].ACLR
iCLR => registers[19][22].ACLR
iCLR => registers[19][23].ACLR
iCLR => registers[19][24].ACLR
iCLR => registers[19][25].ACLR
iCLR => registers[19][26].ACLR
iCLR => registers[19][27].ACLR
iCLR => registers[19][28].ACLR
iCLR => registers[19][29].ACLR
iCLR => registers[19][30].ACLR
iCLR => registers[19][31].ACLR
iCLR => registers[20][0].ACLR
iCLR => registers[20][1].ACLR
iCLR => registers[20][2].ACLR
iCLR => registers[20][3].ACLR
iCLR => registers[20][4].ACLR
iCLR => registers[20][5].ACLR
iCLR => registers[20][6].ACLR
iCLR => registers[20][7].ACLR
iCLR => registers[20][8].ACLR
iCLR => registers[20][9].ACLR
iCLR => registers[20][10].ACLR
iCLR => registers[20][11].ACLR
iCLR => registers[20][12].ACLR
iCLR => registers[20][13].ACLR
iCLR => registers[20][14].ACLR
iCLR => registers[20][15].ACLR
iCLR => registers[20][16].ACLR
iCLR => registers[20][17].ACLR
iCLR => registers[20][18].ACLR
iCLR => registers[20][19].ACLR
iCLR => registers[20][20].ACLR
iCLR => registers[20][21].ACLR
iCLR => registers[20][22].ACLR
iCLR => registers[20][23].ACLR
iCLR => registers[20][24].ACLR
iCLR => registers[20][25].ACLR
iCLR => registers[20][26].ACLR
iCLR => registers[20][27].ACLR
iCLR => registers[20][28].ACLR
iCLR => registers[20][29].ACLR
iCLR => registers[20][30].ACLR
iCLR => registers[20][31].ACLR
iCLR => registers[21][0].ACLR
iCLR => registers[21][1].ACLR
iCLR => registers[21][2].ACLR
iCLR => registers[21][3].ACLR
iCLR => registers[21][4].ACLR
iCLR => registers[21][5].ACLR
iCLR => registers[21][6].ACLR
iCLR => registers[21][7].ACLR
iCLR => registers[21][8].ACLR
iCLR => registers[21][9].ACLR
iCLR => registers[21][10].ACLR
iCLR => registers[21][11].ACLR
iCLR => registers[21][12].ACLR
iCLR => registers[21][13].ACLR
iCLR => registers[21][14].ACLR
iCLR => registers[21][15].ACLR
iCLR => registers[21][16].ACLR
iCLR => registers[21][17].ACLR
iCLR => registers[21][18].ACLR
iCLR => registers[21][19].ACLR
iCLR => registers[21][20].ACLR
iCLR => registers[21][21].ACLR
iCLR => registers[21][22].ACLR
iCLR => registers[21][23].ACLR
iCLR => registers[21][24].ACLR
iCLR => registers[21][25].ACLR
iCLR => registers[21][26].ACLR
iCLR => registers[21][27].ACLR
iCLR => registers[21][28].ACLR
iCLR => registers[21][29].ACLR
iCLR => registers[21][30].ACLR
iCLR => registers[21][31].ACLR
iCLR => registers[22][0].ACLR
iCLR => registers[22][1].ACLR
iCLR => registers[22][2].ACLR
iCLR => registers[22][3].ACLR
iCLR => registers[22][4].ACLR
iCLR => registers[22][5].ACLR
iCLR => registers[22][6].ACLR
iCLR => registers[22][7].ACLR
iCLR => registers[22][8].ACLR
iCLR => registers[22][9].ACLR
iCLR => registers[22][10].ACLR
iCLR => registers[22][11].ACLR
iCLR => registers[22][12].ACLR
iCLR => registers[22][13].ACLR
iCLR => registers[22][14].ACLR
iCLR => registers[22][15].ACLR
iCLR => registers[22][16].ACLR
iCLR => registers[22][17].ACLR
iCLR => registers[22][18].ACLR
iCLR => registers[22][19].ACLR
iCLR => registers[22][20].ACLR
iCLR => registers[22][21].ACLR
iCLR => registers[22][22].ACLR
iCLR => registers[22][23].ACLR
iCLR => registers[22][24].ACLR
iCLR => registers[22][25].ACLR
iCLR => registers[22][26].ACLR
iCLR => registers[22][27].ACLR
iCLR => registers[22][28].ACLR
iCLR => registers[22][29].ACLR
iCLR => registers[22][30].ACLR
iCLR => registers[22][31].ACLR
iCLR => registers[23][0].ACLR
iCLR => registers[23][1].ACLR
iCLR => registers[23][2].ACLR
iCLR => registers[23][3].ACLR
iCLR => registers[23][4].ACLR
iCLR => registers[23][5].ACLR
iCLR => registers[23][6].ACLR
iCLR => registers[23][7].ACLR
iCLR => registers[23][8].ACLR
iCLR => registers[23][9].ACLR
iCLR => registers[23][10].ACLR
iCLR => registers[23][11].ACLR
iCLR => registers[23][12].ACLR
iCLR => registers[23][13].ACLR
iCLR => registers[23][14].ACLR
iCLR => registers[23][15].ACLR
iCLR => registers[23][16].ACLR
iCLR => registers[23][17].ACLR
iCLR => registers[23][18].ACLR
iCLR => registers[23][19].ACLR
iCLR => registers[23][20].ACLR
iCLR => registers[23][21].ACLR
iCLR => registers[23][22].ACLR
iCLR => registers[23][23].ACLR
iCLR => registers[23][24].ACLR
iCLR => registers[23][25].ACLR
iCLR => registers[23][26].ACLR
iCLR => registers[23][27].ACLR
iCLR => registers[23][28].ACLR
iCLR => registers[23][29].ACLR
iCLR => registers[23][30].ACLR
iCLR => registers[23][31].ACLR
iCLR => registers[24][0].ACLR
iCLR => registers[24][1].ACLR
iCLR => registers[24][2].ACLR
iCLR => registers[24][3].ACLR
iCLR => registers[24][4].ACLR
iCLR => registers[24][5].ACLR
iCLR => registers[24][6].ACLR
iCLR => registers[24][7].ACLR
iCLR => registers[24][8].ACLR
iCLR => registers[24][9].ACLR
iCLR => registers[24][10].ACLR
iCLR => registers[24][11].ACLR
iCLR => registers[24][12].ACLR
iCLR => registers[24][13].ACLR
iCLR => registers[24][14].ACLR
iCLR => registers[24][15].ACLR
iCLR => registers[24][16].ACLR
iCLR => registers[24][17].ACLR
iCLR => registers[24][18].ACLR
iCLR => registers[24][19].ACLR
iCLR => registers[24][20].ACLR
iCLR => registers[24][21].ACLR
iCLR => registers[24][22].ACLR
iCLR => registers[24][23].ACLR
iCLR => registers[24][24].ACLR
iCLR => registers[24][25].ACLR
iCLR => registers[24][26].ACLR
iCLR => registers[24][27].ACLR
iCLR => registers[24][28].ACLR
iCLR => registers[24][29].ACLR
iCLR => registers[24][30].ACLR
iCLR => registers[24][31].ACLR
iCLR => registers[25][0].ACLR
iCLR => registers[25][1].ACLR
iCLR => registers[25][2].ACLR
iCLR => registers[25][3].ACLR
iCLR => registers[25][4].ACLR
iCLR => registers[25][5].ACLR
iCLR => registers[25][6].ACLR
iCLR => registers[25][7].ACLR
iCLR => registers[25][8].ACLR
iCLR => registers[25][9].ACLR
iCLR => registers[25][10].ACLR
iCLR => registers[25][11].ACLR
iCLR => registers[25][12].ACLR
iCLR => registers[25][13].ACLR
iCLR => registers[25][14].ACLR
iCLR => registers[25][15].ACLR
iCLR => registers[25][16].ACLR
iCLR => registers[25][17].ACLR
iCLR => registers[25][18].ACLR
iCLR => registers[25][19].ACLR
iCLR => registers[25][20].ACLR
iCLR => registers[25][21].ACLR
iCLR => registers[25][22].ACLR
iCLR => registers[25][23].ACLR
iCLR => registers[25][24].ACLR
iCLR => registers[25][25].ACLR
iCLR => registers[25][26].ACLR
iCLR => registers[25][27].ACLR
iCLR => registers[25][28].ACLR
iCLR => registers[25][29].ACLR
iCLR => registers[25][30].ACLR
iCLR => registers[25][31].ACLR
iCLR => registers[26][0].ACLR
iCLR => registers[26][1].ACLR
iCLR => registers[26][2].ACLR
iCLR => registers[26][3].ACLR
iCLR => registers[26][4].ACLR
iCLR => registers[26][5].ACLR
iCLR => registers[26][6].ACLR
iCLR => registers[26][7].ACLR
iCLR => registers[26][8].ACLR
iCLR => registers[26][9].ACLR
iCLR => registers[26][10].ACLR
iCLR => registers[26][11].ACLR
iCLR => registers[26][12].ACLR
iCLR => registers[26][13].ACLR
iCLR => registers[26][14].ACLR
iCLR => registers[26][15].ACLR
iCLR => registers[26][16].ACLR
iCLR => registers[26][17].ACLR
iCLR => registers[26][18].ACLR
iCLR => registers[26][19].ACLR
iCLR => registers[26][20].ACLR
iCLR => registers[26][21].ACLR
iCLR => registers[26][22].ACLR
iCLR => registers[26][23].ACLR
iCLR => registers[26][24].ACLR
iCLR => registers[26][25].ACLR
iCLR => registers[26][26].ACLR
iCLR => registers[26][27].ACLR
iCLR => registers[26][28].ACLR
iCLR => registers[26][29].ACLR
iCLR => registers[26][30].ACLR
iCLR => registers[26][31].ACLR
iCLR => registers[27][0].ACLR
iCLR => registers[27][1].ACLR
iCLR => registers[27][2].ACLR
iCLR => registers[27][3].ACLR
iCLR => registers[27][4].ACLR
iCLR => registers[27][5].ACLR
iCLR => registers[27][6].ACLR
iCLR => registers[27][7].ACLR
iCLR => registers[27][8].ACLR
iCLR => registers[27][9].ACLR
iCLR => registers[27][10].ACLR
iCLR => registers[27][11].ACLR
iCLR => registers[27][12].ACLR
iCLR => registers[27][13].ACLR
iCLR => registers[27][14].ACLR
iCLR => registers[27][15].ACLR
iCLR => registers[27][16].ACLR
iCLR => registers[27][17].ACLR
iCLR => registers[27][18].ACLR
iCLR => registers[27][19].ACLR
iCLR => registers[27][20].ACLR
iCLR => registers[27][21].ACLR
iCLR => registers[27][22].ACLR
iCLR => registers[27][23].ACLR
iCLR => registers[27][24].ACLR
iCLR => registers[27][25].ACLR
iCLR => registers[27][26].ACLR
iCLR => registers[27][27].ACLR
iCLR => registers[27][28].ACLR
iCLR => registers[27][29].ACLR
iCLR => registers[27][30].ACLR
iCLR => registers[27][31].ACLR
iCLR => registers[28][0].ACLR
iCLR => registers[28][1].ACLR
iCLR => registers[28][2].ACLR
iCLR => registers[28][3].ACLR
iCLR => registers[28][4].ACLR
iCLR => registers[28][5].ACLR
iCLR => registers[28][6].ACLR
iCLR => registers[28][7].ACLR
iCLR => registers[28][8].ACLR
iCLR => registers[28][9].ACLR
iCLR => registers[28][10].ACLR
iCLR => registers[28][11].ACLR
iCLR => registers[28][12].ACLR
iCLR => registers[28][13].ACLR
iCLR => registers[28][14].ACLR
iCLR => registers[28][15].ACLR
iCLR => registers[28][16].ACLR
iCLR => registers[28][17].ACLR
iCLR => registers[28][18].ACLR
iCLR => registers[28][19].ACLR
iCLR => registers[28][20].ACLR
iCLR => registers[28][21].ACLR
iCLR => registers[28][22].ACLR
iCLR => registers[28][23].ACLR
iCLR => registers[28][24].ACLR
iCLR => registers[28][25].ACLR
iCLR => registers[28][26].ACLR
iCLR => registers[28][27].ACLR
iCLR => registers[28][28].ACLR
iCLR => registers[28][29].ACLR
iCLR => registers[28][30].ACLR
iCLR => registers[28][31].ACLR
iCLR => registers[29][0].ACLR
iCLR => registers[29][1].ACLR
iCLR => registers[29][2].ACLR
iCLR => registers[29][3].ACLR
iCLR => registers[29][4].ACLR
iCLR => registers[29][5].ACLR
iCLR => registers[29][6].ACLR
iCLR => registers[29][7].ACLR
iCLR => registers[29][8].ACLR
iCLR => registers[29][9].ACLR
iCLR => registers[29][10].ACLR
iCLR => registers[29][11].ACLR
iCLR => registers[29][12].ACLR
iCLR => registers[29][13].ACLR
iCLR => registers[29][14].ACLR
iCLR => registers[29][15].ACLR
iCLR => registers[29][16].ACLR
iCLR => registers[29][17].ACLR
iCLR => registers[29][18].ACLR
iCLR => registers[29][19].ACLR
iCLR => registers[29][20].ACLR
iCLR => registers[29][21].ACLR
iCLR => registers[29][22].ACLR
iCLR => registers[29][23].ACLR
iCLR => registers[29][24].ACLR
iCLR => registers[29][25].ACLR
iCLR => registers[29][26].ACLR
iCLR => registers[29][27].ACLR
iCLR => registers[29][28].ACLR
iCLR => registers[29][29].ACLR
iCLR => registers[29][30].ACLR
iCLR => registers[29][31].ACLR
iCLR => registers[30][0].ACLR
iCLR => registers[30][1].ACLR
iCLR => registers[30][2].ACLR
iCLR => registers[30][3].ACLR
iCLR => registers[30][4].ACLR
iCLR => registers[30][5].ACLR
iCLR => registers[30][6].ACLR
iCLR => registers[30][7].ACLR
iCLR => registers[30][8].ACLR
iCLR => registers[30][9].ACLR
iCLR => registers[30][10].ACLR
iCLR => registers[30][11].ACLR
iCLR => registers[30][12].ACLR
iCLR => registers[30][13].ACLR
iCLR => registers[30][14].ACLR
iCLR => registers[30][15].ACLR
iCLR => registers[30][16].ACLR
iCLR => registers[30][17].ACLR
iCLR => registers[30][18].ACLR
iCLR => registers[30][19].ACLR
iCLR => registers[30][20].ACLR
iCLR => registers[30][21].ACLR
iCLR => registers[30][22].ACLR
iCLR => registers[30][23].ACLR
iCLR => registers[30][24].ACLR
iCLR => registers[30][25].ACLR
iCLR => registers[30][26].ACLR
iCLR => registers[30][27].ACLR
iCLR => registers[30][28].ACLR
iCLR => registers[30][29].ACLR
iCLR => registers[30][30].ACLR
iCLR => registers[30][31].ACLR
iCLR => registers[31][0].ACLR
iCLR => registers[31][1].ACLR
iCLR => registers[31][2].ACLR
iCLR => registers[31][3].ACLR
iCLR => registers[31][4].ACLR
iCLR => registers[31][5].ACLR
iCLR => registers[31][6].ACLR
iCLR => registers[31][7].ACLR
iCLR => registers[31][8].ACLR
iCLR => registers[31][9].ACLR
iCLR => registers[31][10].ACLR
iCLR => registers[31][11].ACLR
iCLR => registers[31][12].ACLR
iCLR => registers[31][13].ACLR
iCLR => registers[31][14].ACLR
iCLR => registers[31][15].ACLR
iCLR => registers[31][16].ACLR
iCLR => registers[31][17].ACLR
iCLR => registers[31][18].ACLR
iCLR => registers[31][19].ACLR
iCLR => registers[31][20].ACLR
iCLR => registers[31][21].ACLR
iCLR => registers[31][22].ACLR
iCLR => registers[31][23].ACLR
iCLR => registers[31][24].ACLR
iCLR => registers[31][25].ACLR
iCLR => registers[31][26].ACLR
iCLR => registers[31][27].ACLR
iCLR => registers[31][28].ACLR
iCLR => registers[31][29].ACLR
iCLR => registers[31][30].ACLR
iCLR => registers[31][31].ACLR
iRegWrite => always0.IN1
iReadRegister1[0] => Mux0.IN4
iReadRegister1[0] => Mux1.IN4
iReadRegister1[0] => Mux2.IN4
iReadRegister1[0] => Mux3.IN4
iReadRegister1[0] => Mux4.IN4
iReadRegister1[0] => Mux5.IN4
iReadRegister1[0] => Mux6.IN4
iReadRegister1[0] => Mux7.IN4
iReadRegister1[0] => Mux8.IN4
iReadRegister1[0] => Mux9.IN4
iReadRegister1[0] => Mux10.IN4
iReadRegister1[0] => Mux11.IN4
iReadRegister1[0] => Mux12.IN4
iReadRegister1[0] => Mux13.IN4
iReadRegister1[0] => Mux14.IN4
iReadRegister1[0] => Mux15.IN4
iReadRegister1[0] => Mux16.IN4
iReadRegister1[0] => Mux17.IN4
iReadRegister1[0] => Mux18.IN4
iReadRegister1[0] => Mux19.IN4
iReadRegister1[0] => Mux20.IN4
iReadRegister1[0] => Mux21.IN4
iReadRegister1[0] => Mux22.IN4
iReadRegister1[0] => Mux23.IN4
iReadRegister1[0] => Mux24.IN4
iReadRegister1[0] => Mux25.IN4
iReadRegister1[0] => Mux26.IN4
iReadRegister1[0] => Mux27.IN4
iReadRegister1[0] => Mux28.IN4
iReadRegister1[0] => Mux29.IN4
iReadRegister1[0] => Mux30.IN4
iReadRegister1[0] => Mux31.IN4
iReadRegister1[1] => Mux0.IN3
iReadRegister1[1] => Mux1.IN3
iReadRegister1[1] => Mux2.IN3
iReadRegister1[1] => Mux3.IN3
iReadRegister1[1] => Mux4.IN3
iReadRegister1[1] => Mux5.IN3
iReadRegister1[1] => Mux6.IN3
iReadRegister1[1] => Mux7.IN3
iReadRegister1[1] => Mux8.IN3
iReadRegister1[1] => Mux9.IN3
iReadRegister1[1] => Mux10.IN3
iReadRegister1[1] => Mux11.IN3
iReadRegister1[1] => Mux12.IN3
iReadRegister1[1] => Mux13.IN3
iReadRegister1[1] => Mux14.IN3
iReadRegister1[1] => Mux15.IN3
iReadRegister1[1] => Mux16.IN3
iReadRegister1[1] => Mux17.IN3
iReadRegister1[1] => Mux18.IN3
iReadRegister1[1] => Mux19.IN3
iReadRegister1[1] => Mux20.IN3
iReadRegister1[1] => Mux21.IN3
iReadRegister1[1] => Mux22.IN3
iReadRegister1[1] => Mux23.IN3
iReadRegister1[1] => Mux24.IN3
iReadRegister1[1] => Mux25.IN3
iReadRegister1[1] => Mux26.IN3
iReadRegister1[1] => Mux27.IN3
iReadRegister1[1] => Mux28.IN3
iReadRegister1[1] => Mux29.IN3
iReadRegister1[1] => Mux30.IN3
iReadRegister1[1] => Mux31.IN3
iReadRegister1[2] => Mux0.IN2
iReadRegister1[2] => Mux1.IN2
iReadRegister1[2] => Mux2.IN2
iReadRegister1[2] => Mux3.IN2
iReadRegister1[2] => Mux4.IN2
iReadRegister1[2] => Mux5.IN2
iReadRegister1[2] => Mux6.IN2
iReadRegister1[2] => Mux7.IN2
iReadRegister1[2] => Mux8.IN2
iReadRegister1[2] => Mux9.IN2
iReadRegister1[2] => Mux10.IN2
iReadRegister1[2] => Mux11.IN2
iReadRegister1[2] => Mux12.IN2
iReadRegister1[2] => Mux13.IN2
iReadRegister1[2] => Mux14.IN2
iReadRegister1[2] => Mux15.IN2
iReadRegister1[2] => Mux16.IN2
iReadRegister1[2] => Mux17.IN2
iReadRegister1[2] => Mux18.IN2
iReadRegister1[2] => Mux19.IN2
iReadRegister1[2] => Mux20.IN2
iReadRegister1[2] => Mux21.IN2
iReadRegister1[2] => Mux22.IN2
iReadRegister1[2] => Mux23.IN2
iReadRegister1[2] => Mux24.IN2
iReadRegister1[2] => Mux25.IN2
iReadRegister1[2] => Mux26.IN2
iReadRegister1[2] => Mux27.IN2
iReadRegister1[2] => Mux28.IN2
iReadRegister1[2] => Mux29.IN2
iReadRegister1[2] => Mux30.IN2
iReadRegister1[2] => Mux31.IN2
iReadRegister1[3] => Mux0.IN1
iReadRegister1[3] => Mux1.IN1
iReadRegister1[3] => Mux2.IN1
iReadRegister1[3] => Mux3.IN1
iReadRegister1[3] => Mux4.IN1
iReadRegister1[3] => Mux5.IN1
iReadRegister1[3] => Mux6.IN1
iReadRegister1[3] => Mux7.IN1
iReadRegister1[3] => Mux8.IN1
iReadRegister1[3] => Mux9.IN1
iReadRegister1[3] => Mux10.IN1
iReadRegister1[3] => Mux11.IN1
iReadRegister1[3] => Mux12.IN1
iReadRegister1[3] => Mux13.IN1
iReadRegister1[3] => Mux14.IN1
iReadRegister1[3] => Mux15.IN1
iReadRegister1[3] => Mux16.IN1
iReadRegister1[3] => Mux17.IN1
iReadRegister1[3] => Mux18.IN1
iReadRegister1[3] => Mux19.IN1
iReadRegister1[3] => Mux20.IN1
iReadRegister1[3] => Mux21.IN1
iReadRegister1[3] => Mux22.IN1
iReadRegister1[3] => Mux23.IN1
iReadRegister1[3] => Mux24.IN1
iReadRegister1[3] => Mux25.IN1
iReadRegister1[3] => Mux26.IN1
iReadRegister1[3] => Mux27.IN1
iReadRegister1[3] => Mux28.IN1
iReadRegister1[3] => Mux29.IN1
iReadRegister1[3] => Mux30.IN1
iReadRegister1[3] => Mux31.IN1
iReadRegister1[4] => Mux0.IN0
iReadRegister1[4] => Mux1.IN0
iReadRegister1[4] => Mux2.IN0
iReadRegister1[4] => Mux3.IN0
iReadRegister1[4] => Mux4.IN0
iReadRegister1[4] => Mux5.IN0
iReadRegister1[4] => Mux6.IN0
iReadRegister1[4] => Mux7.IN0
iReadRegister1[4] => Mux8.IN0
iReadRegister1[4] => Mux9.IN0
iReadRegister1[4] => Mux10.IN0
iReadRegister1[4] => Mux11.IN0
iReadRegister1[4] => Mux12.IN0
iReadRegister1[4] => Mux13.IN0
iReadRegister1[4] => Mux14.IN0
iReadRegister1[4] => Mux15.IN0
iReadRegister1[4] => Mux16.IN0
iReadRegister1[4] => Mux17.IN0
iReadRegister1[4] => Mux18.IN0
iReadRegister1[4] => Mux19.IN0
iReadRegister1[4] => Mux20.IN0
iReadRegister1[4] => Mux21.IN0
iReadRegister1[4] => Mux22.IN0
iReadRegister1[4] => Mux23.IN0
iReadRegister1[4] => Mux24.IN0
iReadRegister1[4] => Mux25.IN0
iReadRegister1[4] => Mux26.IN0
iReadRegister1[4] => Mux27.IN0
iReadRegister1[4] => Mux28.IN0
iReadRegister1[4] => Mux29.IN0
iReadRegister1[4] => Mux30.IN0
iReadRegister1[4] => Mux31.IN0
iReadRegister2[0] => Mux32.IN4
iReadRegister2[0] => Mux33.IN4
iReadRegister2[0] => Mux34.IN4
iReadRegister2[0] => Mux35.IN4
iReadRegister2[0] => Mux36.IN4
iReadRegister2[0] => Mux37.IN4
iReadRegister2[0] => Mux38.IN4
iReadRegister2[0] => Mux39.IN4
iReadRegister2[0] => Mux40.IN4
iReadRegister2[0] => Mux41.IN4
iReadRegister2[0] => Mux42.IN4
iReadRegister2[0] => Mux43.IN4
iReadRegister2[0] => Mux44.IN4
iReadRegister2[0] => Mux45.IN4
iReadRegister2[0] => Mux46.IN4
iReadRegister2[0] => Mux47.IN4
iReadRegister2[0] => Mux48.IN4
iReadRegister2[0] => Mux49.IN4
iReadRegister2[0] => Mux50.IN4
iReadRegister2[0] => Mux51.IN4
iReadRegister2[0] => Mux52.IN4
iReadRegister2[0] => Mux53.IN4
iReadRegister2[0] => Mux54.IN4
iReadRegister2[0] => Mux55.IN4
iReadRegister2[0] => Mux56.IN4
iReadRegister2[0] => Mux57.IN4
iReadRegister2[0] => Mux58.IN4
iReadRegister2[0] => Mux59.IN4
iReadRegister2[0] => Mux60.IN4
iReadRegister2[0] => Mux61.IN4
iReadRegister2[0] => Mux62.IN4
iReadRegister2[0] => Mux63.IN4
iReadRegister2[1] => Mux32.IN3
iReadRegister2[1] => Mux33.IN3
iReadRegister2[1] => Mux34.IN3
iReadRegister2[1] => Mux35.IN3
iReadRegister2[1] => Mux36.IN3
iReadRegister2[1] => Mux37.IN3
iReadRegister2[1] => Mux38.IN3
iReadRegister2[1] => Mux39.IN3
iReadRegister2[1] => Mux40.IN3
iReadRegister2[1] => Mux41.IN3
iReadRegister2[1] => Mux42.IN3
iReadRegister2[1] => Mux43.IN3
iReadRegister2[1] => Mux44.IN3
iReadRegister2[1] => Mux45.IN3
iReadRegister2[1] => Mux46.IN3
iReadRegister2[1] => Mux47.IN3
iReadRegister2[1] => Mux48.IN3
iReadRegister2[1] => Mux49.IN3
iReadRegister2[1] => Mux50.IN3
iReadRegister2[1] => Mux51.IN3
iReadRegister2[1] => Mux52.IN3
iReadRegister2[1] => Mux53.IN3
iReadRegister2[1] => Mux54.IN3
iReadRegister2[1] => Mux55.IN3
iReadRegister2[1] => Mux56.IN3
iReadRegister2[1] => Mux57.IN3
iReadRegister2[1] => Mux58.IN3
iReadRegister2[1] => Mux59.IN3
iReadRegister2[1] => Mux60.IN3
iReadRegister2[1] => Mux61.IN3
iReadRegister2[1] => Mux62.IN3
iReadRegister2[1] => Mux63.IN3
iReadRegister2[2] => Mux32.IN2
iReadRegister2[2] => Mux33.IN2
iReadRegister2[2] => Mux34.IN2
iReadRegister2[2] => Mux35.IN2
iReadRegister2[2] => Mux36.IN2
iReadRegister2[2] => Mux37.IN2
iReadRegister2[2] => Mux38.IN2
iReadRegister2[2] => Mux39.IN2
iReadRegister2[2] => Mux40.IN2
iReadRegister2[2] => Mux41.IN2
iReadRegister2[2] => Mux42.IN2
iReadRegister2[2] => Mux43.IN2
iReadRegister2[2] => Mux44.IN2
iReadRegister2[2] => Mux45.IN2
iReadRegister2[2] => Mux46.IN2
iReadRegister2[2] => Mux47.IN2
iReadRegister2[2] => Mux48.IN2
iReadRegister2[2] => Mux49.IN2
iReadRegister2[2] => Mux50.IN2
iReadRegister2[2] => Mux51.IN2
iReadRegister2[2] => Mux52.IN2
iReadRegister2[2] => Mux53.IN2
iReadRegister2[2] => Mux54.IN2
iReadRegister2[2] => Mux55.IN2
iReadRegister2[2] => Mux56.IN2
iReadRegister2[2] => Mux57.IN2
iReadRegister2[2] => Mux58.IN2
iReadRegister2[2] => Mux59.IN2
iReadRegister2[2] => Mux60.IN2
iReadRegister2[2] => Mux61.IN2
iReadRegister2[2] => Mux62.IN2
iReadRegister2[2] => Mux63.IN2
iReadRegister2[3] => Mux32.IN1
iReadRegister2[3] => Mux33.IN1
iReadRegister2[3] => Mux34.IN1
iReadRegister2[3] => Mux35.IN1
iReadRegister2[3] => Mux36.IN1
iReadRegister2[3] => Mux37.IN1
iReadRegister2[3] => Mux38.IN1
iReadRegister2[3] => Mux39.IN1
iReadRegister2[3] => Mux40.IN1
iReadRegister2[3] => Mux41.IN1
iReadRegister2[3] => Mux42.IN1
iReadRegister2[3] => Mux43.IN1
iReadRegister2[3] => Mux44.IN1
iReadRegister2[3] => Mux45.IN1
iReadRegister2[3] => Mux46.IN1
iReadRegister2[3] => Mux47.IN1
iReadRegister2[3] => Mux48.IN1
iReadRegister2[3] => Mux49.IN1
iReadRegister2[3] => Mux50.IN1
iReadRegister2[3] => Mux51.IN1
iReadRegister2[3] => Mux52.IN1
iReadRegister2[3] => Mux53.IN1
iReadRegister2[3] => Mux54.IN1
iReadRegister2[3] => Mux55.IN1
iReadRegister2[3] => Mux56.IN1
iReadRegister2[3] => Mux57.IN1
iReadRegister2[3] => Mux58.IN1
iReadRegister2[3] => Mux59.IN1
iReadRegister2[3] => Mux60.IN1
iReadRegister2[3] => Mux61.IN1
iReadRegister2[3] => Mux62.IN1
iReadRegister2[3] => Mux63.IN1
iReadRegister2[4] => Mux32.IN0
iReadRegister2[4] => Mux33.IN0
iReadRegister2[4] => Mux34.IN0
iReadRegister2[4] => Mux35.IN0
iReadRegister2[4] => Mux36.IN0
iReadRegister2[4] => Mux37.IN0
iReadRegister2[4] => Mux38.IN0
iReadRegister2[4] => Mux39.IN0
iReadRegister2[4] => Mux40.IN0
iReadRegister2[4] => Mux41.IN0
iReadRegister2[4] => Mux42.IN0
iReadRegister2[4] => Mux43.IN0
iReadRegister2[4] => Mux44.IN0
iReadRegister2[4] => Mux45.IN0
iReadRegister2[4] => Mux46.IN0
iReadRegister2[4] => Mux47.IN0
iReadRegister2[4] => Mux48.IN0
iReadRegister2[4] => Mux49.IN0
iReadRegister2[4] => Mux50.IN0
iReadRegister2[4] => Mux51.IN0
iReadRegister2[4] => Mux52.IN0
iReadRegister2[4] => Mux53.IN0
iReadRegister2[4] => Mux54.IN0
iReadRegister2[4] => Mux55.IN0
iReadRegister2[4] => Mux56.IN0
iReadRegister2[4] => Mux57.IN0
iReadRegister2[4] => Mux58.IN0
iReadRegister2[4] => Mux59.IN0
iReadRegister2[4] => Mux60.IN0
iReadRegister2[4] => Mux61.IN0
iReadRegister2[4] => Mux62.IN0
iReadRegister2[4] => Mux63.IN0
iWriteRegister[0] => Decoder0.IN4
iWriteRegister[0] => Equal0.IN4
iWriteRegister[1] => Decoder0.IN3
iWriteRegister[1] => Equal0.IN3
iWriteRegister[2] => Decoder0.IN2
iWriteRegister[2] => Equal0.IN2
iWriteRegister[3] => Decoder0.IN1
iWriteRegister[3] => Equal0.IN1
iWriteRegister[4] => Decoder0.IN0
iWriteRegister[4] => Equal0.IN0
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
oReadData1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
iVGASelect[0] => Mux96.IN4
iVGASelect[0] => Mux97.IN4
iVGASelect[0] => Mux98.IN4
iVGASelect[0] => Mux99.IN4
iVGASelect[0] => Mux100.IN4
iVGASelect[0] => Mux101.IN4
iVGASelect[0] => Mux102.IN4
iVGASelect[0] => Mux103.IN4
iVGASelect[0] => Mux104.IN4
iVGASelect[0] => Mux105.IN4
iVGASelect[0] => Mux106.IN4
iVGASelect[0] => Mux107.IN4
iVGASelect[0] => Mux108.IN4
iVGASelect[0] => Mux109.IN4
iVGASelect[0] => Mux110.IN4
iVGASelect[0] => Mux111.IN4
iVGASelect[0] => Mux112.IN4
iVGASelect[0] => Mux113.IN4
iVGASelect[0] => Mux114.IN4
iVGASelect[0] => Mux115.IN4
iVGASelect[0] => Mux116.IN4
iVGASelect[0] => Mux117.IN4
iVGASelect[0] => Mux118.IN4
iVGASelect[0] => Mux119.IN4
iVGASelect[0] => Mux120.IN4
iVGASelect[0] => Mux121.IN4
iVGASelect[0] => Mux122.IN4
iVGASelect[0] => Mux123.IN4
iVGASelect[0] => Mux124.IN4
iVGASelect[0] => Mux125.IN4
iVGASelect[0] => Mux126.IN4
iVGASelect[0] => Mux127.IN4
iVGASelect[1] => Mux96.IN3
iVGASelect[1] => Mux97.IN3
iVGASelect[1] => Mux98.IN3
iVGASelect[1] => Mux99.IN3
iVGASelect[1] => Mux100.IN3
iVGASelect[1] => Mux101.IN3
iVGASelect[1] => Mux102.IN3
iVGASelect[1] => Mux103.IN3
iVGASelect[1] => Mux104.IN3
iVGASelect[1] => Mux105.IN3
iVGASelect[1] => Mux106.IN3
iVGASelect[1] => Mux107.IN3
iVGASelect[1] => Mux108.IN3
iVGASelect[1] => Mux109.IN3
iVGASelect[1] => Mux110.IN3
iVGASelect[1] => Mux111.IN3
iVGASelect[1] => Mux112.IN3
iVGASelect[1] => Mux113.IN3
iVGASelect[1] => Mux114.IN3
iVGASelect[1] => Mux115.IN3
iVGASelect[1] => Mux116.IN3
iVGASelect[1] => Mux117.IN3
iVGASelect[1] => Mux118.IN3
iVGASelect[1] => Mux119.IN3
iVGASelect[1] => Mux120.IN3
iVGASelect[1] => Mux121.IN3
iVGASelect[1] => Mux122.IN3
iVGASelect[1] => Mux123.IN3
iVGASelect[1] => Mux124.IN3
iVGASelect[1] => Mux125.IN3
iVGASelect[1] => Mux126.IN3
iVGASelect[1] => Mux127.IN3
iVGASelect[2] => Mux96.IN2
iVGASelect[2] => Mux97.IN2
iVGASelect[2] => Mux98.IN2
iVGASelect[2] => Mux99.IN2
iVGASelect[2] => Mux100.IN2
iVGASelect[2] => Mux101.IN2
iVGASelect[2] => Mux102.IN2
iVGASelect[2] => Mux103.IN2
iVGASelect[2] => Mux104.IN2
iVGASelect[2] => Mux105.IN2
iVGASelect[2] => Mux106.IN2
iVGASelect[2] => Mux107.IN2
iVGASelect[2] => Mux108.IN2
iVGASelect[2] => Mux109.IN2
iVGASelect[2] => Mux110.IN2
iVGASelect[2] => Mux111.IN2
iVGASelect[2] => Mux112.IN2
iVGASelect[2] => Mux113.IN2
iVGASelect[2] => Mux114.IN2
iVGASelect[2] => Mux115.IN2
iVGASelect[2] => Mux116.IN2
iVGASelect[2] => Mux117.IN2
iVGASelect[2] => Mux118.IN2
iVGASelect[2] => Mux119.IN2
iVGASelect[2] => Mux120.IN2
iVGASelect[2] => Mux121.IN2
iVGASelect[2] => Mux122.IN2
iVGASelect[2] => Mux123.IN2
iVGASelect[2] => Mux124.IN2
iVGASelect[2] => Mux125.IN2
iVGASelect[2] => Mux126.IN2
iVGASelect[2] => Mux127.IN2
iVGASelect[3] => Mux96.IN1
iVGASelect[3] => Mux97.IN1
iVGASelect[3] => Mux98.IN1
iVGASelect[3] => Mux99.IN1
iVGASelect[3] => Mux100.IN1
iVGASelect[3] => Mux101.IN1
iVGASelect[3] => Mux102.IN1
iVGASelect[3] => Mux103.IN1
iVGASelect[3] => Mux104.IN1
iVGASelect[3] => Mux105.IN1
iVGASelect[3] => Mux106.IN1
iVGASelect[3] => Mux107.IN1
iVGASelect[3] => Mux108.IN1
iVGASelect[3] => Mux109.IN1
iVGASelect[3] => Mux110.IN1
iVGASelect[3] => Mux111.IN1
iVGASelect[3] => Mux112.IN1
iVGASelect[3] => Mux113.IN1
iVGASelect[3] => Mux114.IN1
iVGASelect[3] => Mux115.IN1
iVGASelect[3] => Mux116.IN1
iVGASelect[3] => Mux117.IN1
iVGASelect[3] => Mux118.IN1
iVGASelect[3] => Mux119.IN1
iVGASelect[3] => Mux120.IN1
iVGASelect[3] => Mux121.IN1
iVGASelect[3] => Mux122.IN1
iVGASelect[3] => Mux123.IN1
iVGASelect[3] => Mux124.IN1
iVGASelect[3] => Mux125.IN1
iVGASelect[3] => Mux126.IN1
iVGASelect[3] => Mux127.IN1
iVGASelect[4] => Mux96.IN0
iVGASelect[4] => Mux97.IN0
iVGASelect[4] => Mux98.IN0
iVGASelect[4] => Mux99.IN0
iVGASelect[4] => Mux100.IN0
iVGASelect[4] => Mux101.IN0
iVGASelect[4] => Mux102.IN0
iVGASelect[4] => Mux103.IN0
iVGASelect[4] => Mux104.IN0
iVGASelect[4] => Mux105.IN0
iVGASelect[4] => Mux106.IN0
iVGASelect[4] => Mux107.IN0
iVGASelect[4] => Mux108.IN0
iVGASelect[4] => Mux109.IN0
iVGASelect[4] => Mux110.IN0
iVGASelect[4] => Mux111.IN0
iVGASelect[4] => Mux112.IN0
iVGASelect[4] => Mux113.IN0
iVGASelect[4] => Mux114.IN0
iVGASelect[4] => Mux115.IN0
iVGASelect[4] => Mux116.IN0
iVGASelect[4] => Mux117.IN0
iVGASelect[4] => Mux118.IN0
iVGASelect[4] => Mux119.IN0
iVGASelect[4] => Mux120.IN0
iVGASelect[4] => Mux121.IN0
iVGASelect[4] => Mux122.IN0
iVGASelect[4] => Mux123.IN0
iVGASelect[4] => Mux124.IN0
iVGASelect[4] => Mux125.IN0
iVGASelect[4] => Mux126.IN0
iVGASelect[4] => Mux127.IN0
iRegDispSelect[0] => Mux64.IN4
iRegDispSelect[0] => Mux65.IN4
iRegDispSelect[0] => Mux66.IN4
iRegDispSelect[0] => Mux67.IN4
iRegDispSelect[0] => Mux68.IN4
iRegDispSelect[0] => Mux69.IN4
iRegDispSelect[0] => Mux70.IN4
iRegDispSelect[0] => Mux71.IN4
iRegDispSelect[0] => Mux72.IN4
iRegDispSelect[0] => Mux73.IN4
iRegDispSelect[0] => Mux74.IN4
iRegDispSelect[0] => Mux75.IN4
iRegDispSelect[0] => Mux76.IN4
iRegDispSelect[0] => Mux77.IN4
iRegDispSelect[0] => Mux78.IN4
iRegDispSelect[0] => Mux79.IN4
iRegDispSelect[0] => Mux80.IN4
iRegDispSelect[0] => Mux81.IN4
iRegDispSelect[0] => Mux82.IN4
iRegDispSelect[0] => Mux83.IN4
iRegDispSelect[0] => Mux84.IN4
iRegDispSelect[0] => Mux85.IN4
iRegDispSelect[0] => Mux86.IN4
iRegDispSelect[0] => Mux87.IN4
iRegDispSelect[0] => Mux88.IN4
iRegDispSelect[0] => Mux89.IN4
iRegDispSelect[0] => Mux90.IN4
iRegDispSelect[0] => Mux91.IN4
iRegDispSelect[0] => Mux92.IN4
iRegDispSelect[0] => Mux93.IN4
iRegDispSelect[0] => Mux94.IN4
iRegDispSelect[0] => Mux95.IN4
iRegDispSelect[1] => Mux64.IN3
iRegDispSelect[1] => Mux65.IN3
iRegDispSelect[1] => Mux66.IN3
iRegDispSelect[1] => Mux67.IN3
iRegDispSelect[1] => Mux68.IN3
iRegDispSelect[1] => Mux69.IN3
iRegDispSelect[1] => Mux70.IN3
iRegDispSelect[1] => Mux71.IN3
iRegDispSelect[1] => Mux72.IN3
iRegDispSelect[1] => Mux73.IN3
iRegDispSelect[1] => Mux74.IN3
iRegDispSelect[1] => Mux75.IN3
iRegDispSelect[1] => Mux76.IN3
iRegDispSelect[1] => Mux77.IN3
iRegDispSelect[1] => Mux78.IN3
iRegDispSelect[1] => Mux79.IN3
iRegDispSelect[1] => Mux80.IN3
iRegDispSelect[1] => Mux81.IN3
iRegDispSelect[1] => Mux82.IN3
iRegDispSelect[1] => Mux83.IN3
iRegDispSelect[1] => Mux84.IN3
iRegDispSelect[1] => Mux85.IN3
iRegDispSelect[1] => Mux86.IN3
iRegDispSelect[1] => Mux87.IN3
iRegDispSelect[1] => Mux88.IN3
iRegDispSelect[1] => Mux89.IN3
iRegDispSelect[1] => Mux90.IN3
iRegDispSelect[1] => Mux91.IN3
iRegDispSelect[1] => Mux92.IN3
iRegDispSelect[1] => Mux93.IN3
iRegDispSelect[1] => Mux94.IN3
iRegDispSelect[1] => Mux95.IN3
iRegDispSelect[2] => Mux64.IN2
iRegDispSelect[2] => Mux65.IN2
iRegDispSelect[2] => Mux66.IN2
iRegDispSelect[2] => Mux67.IN2
iRegDispSelect[2] => Mux68.IN2
iRegDispSelect[2] => Mux69.IN2
iRegDispSelect[2] => Mux70.IN2
iRegDispSelect[2] => Mux71.IN2
iRegDispSelect[2] => Mux72.IN2
iRegDispSelect[2] => Mux73.IN2
iRegDispSelect[2] => Mux74.IN2
iRegDispSelect[2] => Mux75.IN2
iRegDispSelect[2] => Mux76.IN2
iRegDispSelect[2] => Mux77.IN2
iRegDispSelect[2] => Mux78.IN2
iRegDispSelect[2] => Mux79.IN2
iRegDispSelect[2] => Mux80.IN2
iRegDispSelect[2] => Mux81.IN2
iRegDispSelect[2] => Mux82.IN2
iRegDispSelect[2] => Mux83.IN2
iRegDispSelect[2] => Mux84.IN2
iRegDispSelect[2] => Mux85.IN2
iRegDispSelect[2] => Mux86.IN2
iRegDispSelect[2] => Mux87.IN2
iRegDispSelect[2] => Mux88.IN2
iRegDispSelect[2] => Mux89.IN2
iRegDispSelect[2] => Mux90.IN2
iRegDispSelect[2] => Mux91.IN2
iRegDispSelect[2] => Mux92.IN2
iRegDispSelect[2] => Mux93.IN2
iRegDispSelect[2] => Mux94.IN2
iRegDispSelect[2] => Mux95.IN2
iRegDispSelect[3] => Mux64.IN1
iRegDispSelect[3] => Mux65.IN1
iRegDispSelect[3] => Mux66.IN1
iRegDispSelect[3] => Mux67.IN1
iRegDispSelect[3] => Mux68.IN1
iRegDispSelect[3] => Mux69.IN1
iRegDispSelect[3] => Mux70.IN1
iRegDispSelect[3] => Mux71.IN1
iRegDispSelect[3] => Mux72.IN1
iRegDispSelect[3] => Mux73.IN1
iRegDispSelect[3] => Mux74.IN1
iRegDispSelect[3] => Mux75.IN1
iRegDispSelect[3] => Mux76.IN1
iRegDispSelect[3] => Mux77.IN1
iRegDispSelect[3] => Mux78.IN1
iRegDispSelect[3] => Mux79.IN1
iRegDispSelect[3] => Mux80.IN1
iRegDispSelect[3] => Mux81.IN1
iRegDispSelect[3] => Mux82.IN1
iRegDispSelect[3] => Mux83.IN1
iRegDispSelect[3] => Mux84.IN1
iRegDispSelect[3] => Mux85.IN1
iRegDispSelect[3] => Mux86.IN1
iRegDispSelect[3] => Mux87.IN1
iRegDispSelect[3] => Mux88.IN1
iRegDispSelect[3] => Mux89.IN1
iRegDispSelect[3] => Mux90.IN1
iRegDispSelect[3] => Mux91.IN1
iRegDispSelect[3] => Mux92.IN1
iRegDispSelect[3] => Mux93.IN1
iRegDispSelect[3] => Mux94.IN1
iRegDispSelect[3] => Mux95.IN1
iRegDispSelect[4] => Mux64.IN0
iRegDispSelect[4] => Mux65.IN0
iRegDispSelect[4] => Mux66.IN0
iRegDispSelect[4] => Mux67.IN0
iRegDispSelect[4] => Mux68.IN0
iRegDispSelect[4] => Mux69.IN0
iRegDispSelect[4] => Mux70.IN0
iRegDispSelect[4] => Mux71.IN0
iRegDispSelect[4] => Mux72.IN0
iRegDispSelect[4] => Mux73.IN0
iRegDispSelect[4] => Mux74.IN0
iRegDispSelect[4] => Mux75.IN0
iRegDispSelect[4] => Mux76.IN0
iRegDispSelect[4] => Mux77.IN0
iRegDispSelect[4] => Mux78.IN0
iRegDispSelect[4] => Mux79.IN0
iRegDispSelect[4] => Mux80.IN0
iRegDispSelect[4] => Mux81.IN0
iRegDispSelect[4] => Mux82.IN0
iRegDispSelect[4] => Mux83.IN0
iRegDispSelect[4] => Mux84.IN0
iRegDispSelect[4] => Mux85.IN0
iRegDispSelect[4] => Mux86.IN0
iRegDispSelect[4] => Mux87.IN0
iRegDispSelect[4] => Mux88.IN0
iRegDispSelect[4] => Mux89.IN0
iRegDispSelect[4] => Mux90.IN0
iRegDispSelect[4] => Mux91.IN0
iRegDispSelect[4] => Mux92.IN0
iRegDispSelect[4] => Mux93.IN0
iRegDispSelect[4] => Mux94.IN0
iRegDispSelect[4] => Mux95.IN0
oVGARead[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALU:ALU0
iControl[0] => Mux0.IN35
iControl[0] => Mux1.IN35
iControl[0] => Mux2.IN35
iControl[0] => Mux3.IN35
iControl[0] => Mux4.IN35
iControl[0] => Mux5.IN35
iControl[0] => Mux6.IN35
iControl[0] => Mux7.IN35
iControl[0] => Mux8.IN35
iControl[0] => Mux9.IN35
iControl[0] => Mux10.IN35
iControl[0] => Mux11.IN35
iControl[0] => Mux12.IN35
iControl[0] => Mux13.IN35
iControl[0] => Mux14.IN35
iControl[0] => Mux15.IN35
iControl[0] => Mux16.IN35
iControl[0] => Mux17.IN35
iControl[0] => Mux18.IN35
iControl[0] => Mux19.IN35
iControl[0] => Mux20.IN36
iControl[0] => Mux21.IN36
iControl[0] => Mux22.IN36
iControl[0] => Mux23.IN36
iControl[0] => Mux24.IN36
iControl[0] => Mux25.IN36
iControl[0] => Mux26.IN36
iControl[0] => Mux27.IN36
iControl[0] => Mux28.IN36
iControl[0] => Mux29.IN36
iControl[0] => Mux30.IN36
iControl[0] => Mux31.IN36
iControl[1] => Mux0.IN34
iControl[1] => Mux1.IN34
iControl[1] => Mux2.IN34
iControl[1] => Mux3.IN34
iControl[1] => Mux4.IN34
iControl[1] => Mux5.IN34
iControl[1] => Mux6.IN34
iControl[1] => Mux7.IN34
iControl[1] => Mux8.IN34
iControl[1] => Mux9.IN34
iControl[1] => Mux10.IN34
iControl[1] => Mux11.IN34
iControl[1] => Mux12.IN34
iControl[1] => Mux13.IN34
iControl[1] => Mux14.IN34
iControl[1] => Mux15.IN34
iControl[1] => Mux16.IN34
iControl[1] => Mux17.IN34
iControl[1] => Mux18.IN34
iControl[1] => Mux19.IN34
iControl[1] => Mux20.IN35
iControl[1] => Mux21.IN35
iControl[1] => Mux22.IN35
iControl[1] => Mux23.IN35
iControl[1] => Mux24.IN35
iControl[1] => Mux25.IN35
iControl[1] => Mux26.IN35
iControl[1] => Mux27.IN35
iControl[1] => Mux28.IN35
iControl[1] => Mux29.IN35
iControl[1] => Mux30.IN35
iControl[1] => Mux31.IN35
iControl[2] => Mux0.IN33
iControl[2] => Mux1.IN33
iControl[2] => Mux2.IN33
iControl[2] => Mux3.IN33
iControl[2] => Mux4.IN33
iControl[2] => Mux5.IN33
iControl[2] => Mux6.IN33
iControl[2] => Mux7.IN33
iControl[2] => Mux8.IN33
iControl[2] => Mux9.IN33
iControl[2] => Mux10.IN33
iControl[2] => Mux11.IN33
iControl[2] => Mux12.IN33
iControl[2] => Mux13.IN33
iControl[2] => Mux14.IN33
iControl[2] => Mux15.IN33
iControl[2] => Mux16.IN33
iControl[2] => Mux17.IN33
iControl[2] => Mux18.IN33
iControl[2] => Mux19.IN33
iControl[2] => Mux20.IN34
iControl[2] => Mux21.IN34
iControl[2] => Mux22.IN34
iControl[2] => Mux23.IN34
iControl[2] => Mux24.IN34
iControl[2] => Mux25.IN34
iControl[2] => Mux26.IN34
iControl[2] => Mux27.IN34
iControl[2] => Mux28.IN34
iControl[2] => Mux29.IN34
iControl[2] => Mux30.IN34
iControl[2] => Mux31.IN34
iControl[3] => Mux0.IN32
iControl[3] => Mux1.IN32
iControl[3] => Mux2.IN32
iControl[3] => Mux3.IN32
iControl[3] => Mux4.IN32
iControl[3] => Mux5.IN32
iControl[3] => Mux6.IN32
iControl[3] => Mux7.IN32
iControl[3] => Mux8.IN32
iControl[3] => Mux9.IN32
iControl[3] => Mux10.IN32
iControl[3] => Mux11.IN32
iControl[3] => Mux12.IN32
iControl[3] => Mux13.IN32
iControl[3] => Mux14.IN32
iControl[3] => Mux15.IN32
iControl[3] => Mux16.IN32
iControl[3] => Mux17.IN32
iControl[3] => Mux18.IN32
iControl[3] => Mux19.IN32
iControl[3] => Mux20.IN33
iControl[3] => Mux21.IN33
iControl[3] => Mux22.IN33
iControl[3] => Mux23.IN33
iControl[3] => Mux24.IN33
iControl[3] => Mux25.IN33
iControl[3] => Mux26.IN33
iControl[3] => Mux27.IN33
iControl[3] => Mux28.IN33
iControl[3] => Mux29.IN33
iControl[3] => Mux30.IN33
iControl[3] => Mux31.IN33
iControl[4] => Mux0.IN31
iControl[4] => Mux1.IN31
iControl[4] => Mux2.IN31
iControl[4] => Mux3.IN31
iControl[4] => Mux4.IN31
iControl[4] => Mux5.IN31
iControl[4] => Mux6.IN31
iControl[4] => Mux7.IN31
iControl[4] => Mux8.IN31
iControl[4] => Mux9.IN31
iControl[4] => Mux10.IN31
iControl[4] => Mux11.IN31
iControl[4] => Mux12.IN31
iControl[4] => Mux13.IN31
iControl[4] => Mux14.IN31
iControl[4] => Mux15.IN31
iControl[4] => Mux16.IN31
iControl[4] => Mux17.IN31
iControl[4] => Mux18.IN31
iControl[4] => Mux19.IN31
iControl[4] => Mux20.IN32
iControl[4] => Mux21.IN32
iControl[4] => Mux22.IN32
iControl[4] => Mux23.IN32
iControl[4] => Mux24.IN32
iControl[4] => Mux25.IN32
iControl[4] => Mux26.IN32
iControl[4] => Mux27.IN32
iControl[4] => Mux28.IN32
iControl[4] => Mux29.IN32
iControl[4] => Mux30.IN32
iControl[4] => Mux31.IN32
iA[0] => oResult.IN0
iA[0] => oResult.IN0
iA[0] => oResult.IN0
iA[0] => Add0.IN32
iA[0] => Add1.IN64
iA[0] => LessThan0.IN32
iA[0] => LessThan1.IN32
iA[0] => LessThan2.IN32
iA[0] => LessThan3.IN32
iA[0] => ShiftLeft0.IN32
iA[0] => ShiftRight0.IN32
iA[0] => ShiftRight1.IN32
iA[0] => Mux19.IN36
iA[1] => oResult.IN0
iA[1] => oResult.IN0
iA[1] => oResult.IN0
iA[1] => Add0.IN31
iA[1] => Add1.IN63
iA[1] => LessThan0.IN31
iA[1] => LessThan1.IN31
iA[1] => LessThan2.IN31
iA[1] => LessThan3.IN31
iA[1] => ShiftLeft0.IN31
iA[1] => ShiftRight0.IN31
iA[1] => ShiftRight1.IN31
iA[1] => Mux18.IN36
iA[2] => oResult.IN0
iA[2] => oResult.IN0
iA[2] => oResult.IN0
iA[2] => Add0.IN30
iA[2] => Add1.IN62
iA[2] => LessThan0.IN30
iA[2] => LessThan1.IN30
iA[2] => LessThan2.IN30
iA[2] => LessThan3.IN30
iA[2] => ShiftLeft0.IN30
iA[2] => ShiftRight0.IN30
iA[2] => ShiftRight1.IN30
iA[2] => Mux17.IN36
iA[3] => oResult.IN0
iA[3] => oResult.IN0
iA[3] => oResult.IN0
iA[3] => Add0.IN29
iA[3] => Add1.IN61
iA[3] => LessThan0.IN29
iA[3] => LessThan1.IN29
iA[3] => LessThan2.IN29
iA[3] => LessThan3.IN29
iA[3] => ShiftLeft0.IN29
iA[3] => ShiftRight0.IN29
iA[3] => ShiftRight1.IN29
iA[3] => Mux16.IN36
iA[4] => oResult.IN0
iA[4] => oResult.IN0
iA[4] => oResult.IN0
iA[4] => Add0.IN28
iA[4] => Add1.IN60
iA[4] => LessThan0.IN28
iA[4] => LessThan1.IN28
iA[4] => LessThan2.IN28
iA[4] => LessThan3.IN28
iA[4] => ShiftLeft0.IN28
iA[4] => ShiftRight0.IN28
iA[4] => ShiftRight1.IN28
iA[4] => Mux15.IN36
iA[5] => oResult.IN0
iA[5] => oResult.IN0
iA[5] => oResult.IN0
iA[5] => Add0.IN27
iA[5] => Add1.IN59
iA[5] => LessThan0.IN27
iA[5] => LessThan1.IN27
iA[5] => LessThan2.IN27
iA[5] => LessThan3.IN27
iA[5] => ShiftLeft0.IN27
iA[5] => ShiftRight0.IN27
iA[5] => ShiftRight1.IN27
iA[5] => Mux14.IN36
iA[6] => oResult.IN0
iA[6] => oResult.IN0
iA[6] => oResult.IN0
iA[6] => Add0.IN26
iA[6] => Add1.IN58
iA[6] => LessThan0.IN26
iA[6] => LessThan1.IN26
iA[6] => LessThan2.IN26
iA[6] => LessThan3.IN26
iA[6] => ShiftLeft0.IN26
iA[6] => ShiftRight0.IN26
iA[6] => ShiftRight1.IN26
iA[6] => Mux13.IN36
iA[7] => oResult.IN0
iA[7] => oResult.IN0
iA[7] => oResult.IN0
iA[7] => Add0.IN25
iA[7] => Add1.IN57
iA[7] => LessThan0.IN25
iA[7] => LessThan1.IN25
iA[7] => LessThan2.IN25
iA[7] => LessThan3.IN25
iA[7] => ShiftLeft0.IN25
iA[7] => ShiftRight0.IN25
iA[7] => ShiftRight1.IN25
iA[7] => Mux12.IN36
iA[8] => oResult.IN0
iA[8] => oResult.IN0
iA[8] => oResult.IN0
iA[8] => Add0.IN24
iA[8] => Add1.IN56
iA[8] => LessThan0.IN24
iA[8] => LessThan1.IN24
iA[8] => LessThan2.IN24
iA[8] => LessThan3.IN24
iA[8] => ShiftLeft0.IN24
iA[8] => ShiftRight0.IN24
iA[8] => ShiftRight1.IN24
iA[8] => Mux11.IN36
iA[9] => oResult.IN0
iA[9] => oResult.IN0
iA[9] => oResult.IN0
iA[9] => Add0.IN23
iA[9] => Add1.IN55
iA[9] => LessThan0.IN23
iA[9] => LessThan1.IN23
iA[9] => LessThan2.IN23
iA[9] => LessThan3.IN23
iA[9] => ShiftLeft0.IN23
iA[9] => ShiftRight0.IN23
iA[9] => ShiftRight1.IN23
iA[9] => Mux10.IN36
iA[10] => oResult.IN0
iA[10] => oResult.IN0
iA[10] => oResult.IN0
iA[10] => Add0.IN22
iA[10] => Add1.IN54
iA[10] => LessThan0.IN22
iA[10] => LessThan1.IN22
iA[10] => LessThan2.IN22
iA[10] => LessThan3.IN22
iA[10] => ShiftLeft0.IN22
iA[10] => ShiftRight0.IN22
iA[10] => ShiftRight1.IN22
iA[10] => Mux9.IN36
iA[11] => oResult.IN0
iA[11] => oResult.IN0
iA[11] => oResult.IN0
iA[11] => Add0.IN21
iA[11] => Add1.IN53
iA[11] => LessThan0.IN21
iA[11] => LessThan1.IN21
iA[11] => LessThan2.IN21
iA[11] => LessThan3.IN21
iA[11] => ShiftLeft0.IN21
iA[11] => ShiftRight0.IN21
iA[11] => ShiftRight1.IN21
iA[11] => Mux8.IN36
iA[12] => oResult.IN0
iA[12] => oResult.IN0
iA[12] => oResult.IN0
iA[12] => Add0.IN20
iA[12] => Add1.IN52
iA[12] => LessThan0.IN20
iA[12] => LessThan1.IN20
iA[12] => LessThan2.IN20
iA[12] => LessThan3.IN20
iA[12] => ShiftLeft0.IN20
iA[12] => ShiftRight0.IN20
iA[12] => ShiftRight1.IN20
iA[12] => Mux7.IN36
iA[13] => oResult.IN0
iA[13] => oResult.IN0
iA[13] => oResult.IN0
iA[13] => Add0.IN19
iA[13] => Add1.IN51
iA[13] => LessThan0.IN19
iA[13] => LessThan1.IN19
iA[13] => LessThan2.IN19
iA[13] => LessThan3.IN19
iA[13] => ShiftLeft0.IN19
iA[13] => ShiftRight0.IN19
iA[13] => ShiftRight1.IN19
iA[13] => Mux6.IN36
iA[14] => oResult.IN0
iA[14] => oResult.IN0
iA[14] => oResult.IN0
iA[14] => Add0.IN18
iA[14] => Add1.IN50
iA[14] => LessThan0.IN18
iA[14] => LessThan1.IN18
iA[14] => LessThan2.IN18
iA[14] => LessThan3.IN18
iA[14] => ShiftLeft0.IN18
iA[14] => ShiftRight0.IN18
iA[14] => ShiftRight1.IN18
iA[14] => Mux5.IN36
iA[15] => oResult.IN0
iA[15] => oResult.IN0
iA[15] => oResult.IN0
iA[15] => Add0.IN17
iA[15] => Add1.IN49
iA[15] => LessThan0.IN17
iA[15] => LessThan1.IN17
iA[15] => LessThan2.IN17
iA[15] => LessThan3.IN17
iA[15] => ShiftLeft0.IN17
iA[15] => ShiftRight0.IN17
iA[15] => ShiftRight1.IN17
iA[15] => Mux4.IN36
iA[16] => oResult.IN0
iA[16] => oResult.IN0
iA[16] => oResult.IN0
iA[16] => Add0.IN16
iA[16] => Add1.IN48
iA[16] => LessThan0.IN16
iA[16] => LessThan1.IN16
iA[16] => LessThan2.IN16
iA[16] => LessThan3.IN16
iA[16] => ShiftLeft0.IN16
iA[16] => ShiftRight0.IN16
iA[16] => ShiftRight1.IN16
iA[16] => Mux3.IN36
iA[17] => oResult.IN0
iA[17] => oResult.IN0
iA[17] => oResult.IN0
iA[17] => Add0.IN15
iA[17] => Add1.IN47
iA[17] => LessThan0.IN15
iA[17] => LessThan1.IN15
iA[17] => LessThan2.IN15
iA[17] => LessThan3.IN15
iA[17] => ShiftLeft0.IN15
iA[17] => ShiftRight0.IN15
iA[17] => ShiftRight1.IN15
iA[17] => Mux2.IN36
iA[18] => oResult.IN0
iA[18] => oResult.IN0
iA[18] => oResult.IN0
iA[18] => Add0.IN14
iA[18] => Add1.IN46
iA[18] => LessThan0.IN14
iA[18] => LessThan1.IN14
iA[18] => LessThan2.IN14
iA[18] => LessThan3.IN14
iA[18] => ShiftLeft0.IN14
iA[18] => ShiftRight0.IN14
iA[18] => ShiftRight1.IN14
iA[18] => Mux1.IN36
iA[19] => oResult.IN0
iA[19] => oResult.IN0
iA[19] => oResult.IN0
iA[19] => Add0.IN13
iA[19] => Add1.IN45
iA[19] => LessThan0.IN13
iA[19] => LessThan1.IN13
iA[19] => LessThan2.IN13
iA[19] => LessThan3.IN13
iA[19] => ShiftLeft0.IN13
iA[19] => ShiftRight0.IN13
iA[19] => ShiftRight1.IN13
iA[19] => Mux0.IN36
iA[20] => oResult.IN0
iA[20] => oResult.IN0
iA[20] => oResult.IN0
iA[20] => Add0.IN12
iA[20] => Add1.IN44
iA[20] => LessThan0.IN12
iA[20] => LessThan1.IN12
iA[20] => LessThan2.IN12
iA[20] => LessThan3.IN12
iA[20] => ShiftLeft0.IN12
iA[20] => ShiftRight0.IN12
iA[20] => ShiftRight1.IN12
iA[21] => oResult.IN0
iA[21] => oResult.IN0
iA[21] => oResult.IN0
iA[21] => Add0.IN11
iA[21] => Add1.IN43
iA[21] => LessThan0.IN11
iA[21] => LessThan1.IN11
iA[21] => LessThan2.IN11
iA[21] => LessThan3.IN11
iA[21] => ShiftLeft0.IN11
iA[21] => ShiftRight0.IN11
iA[21] => ShiftRight1.IN11
iA[22] => oResult.IN0
iA[22] => oResult.IN0
iA[22] => oResult.IN0
iA[22] => Add0.IN10
iA[22] => Add1.IN42
iA[22] => LessThan0.IN10
iA[22] => LessThan1.IN10
iA[22] => LessThan2.IN10
iA[22] => LessThan3.IN10
iA[22] => ShiftLeft0.IN10
iA[22] => ShiftRight0.IN10
iA[22] => ShiftRight1.IN10
iA[23] => oResult.IN0
iA[23] => oResult.IN0
iA[23] => oResult.IN0
iA[23] => Add0.IN9
iA[23] => Add1.IN41
iA[23] => LessThan0.IN9
iA[23] => LessThan1.IN9
iA[23] => LessThan2.IN9
iA[23] => LessThan3.IN9
iA[23] => ShiftLeft0.IN9
iA[23] => ShiftRight0.IN9
iA[23] => ShiftRight1.IN9
iA[24] => oResult.IN0
iA[24] => oResult.IN0
iA[24] => oResult.IN0
iA[24] => Add0.IN8
iA[24] => Add1.IN40
iA[24] => LessThan0.IN8
iA[24] => LessThan1.IN8
iA[24] => LessThan2.IN8
iA[24] => LessThan3.IN8
iA[24] => ShiftLeft0.IN8
iA[24] => ShiftRight0.IN8
iA[24] => ShiftRight1.IN8
iA[25] => oResult.IN0
iA[25] => oResult.IN0
iA[25] => oResult.IN0
iA[25] => Add0.IN7
iA[25] => Add1.IN39
iA[25] => LessThan0.IN7
iA[25] => LessThan1.IN7
iA[25] => LessThan2.IN7
iA[25] => LessThan3.IN7
iA[25] => ShiftLeft0.IN7
iA[25] => ShiftRight0.IN7
iA[25] => ShiftRight1.IN7
iA[26] => oResult.IN0
iA[26] => oResult.IN0
iA[26] => oResult.IN0
iA[26] => Add0.IN6
iA[26] => Add1.IN38
iA[26] => LessThan0.IN6
iA[26] => LessThan1.IN6
iA[26] => LessThan2.IN6
iA[26] => LessThan3.IN6
iA[26] => ShiftLeft0.IN6
iA[26] => ShiftRight0.IN6
iA[26] => ShiftRight1.IN6
iA[27] => oResult.IN0
iA[27] => oResult.IN0
iA[27] => oResult.IN0
iA[27] => Add0.IN5
iA[27] => Add1.IN37
iA[27] => LessThan0.IN5
iA[27] => LessThan1.IN5
iA[27] => LessThan2.IN5
iA[27] => LessThan3.IN5
iA[27] => ShiftLeft0.IN5
iA[27] => ShiftRight0.IN5
iA[27] => ShiftRight1.IN5
iA[28] => oResult.IN0
iA[28] => oResult.IN0
iA[28] => oResult.IN0
iA[28] => Add0.IN4
iA[28] => Add1.IN36
iA[28] => LessThan0.IN4
iA[28] => LessThan1.IN4
iA[28] => LessThan2.IN4
iA[28] => LessThan3.IN4
iA[28] => ShiftLeft0.IN4
iA[28] => ShiftRight0.IN4
iA[28] => ShiftRight1.IN4
iA[29] => oResult.IN0
iA[29] => oResult.IN0
iA[29] => oResult.IN0
iA[29] => Add0.IN3
iA[29] => Add1.IN35
iA[29] => LessThan0.IN3
iA[29] => LessThan1.IN3
iA[29] => LessThan2.IN3
iA[29] => LessThan3.IN3
iA[29] => ShiftLeft0.IN3
iA[29] => ShiftRight0.IN3
iA[29] => ShiftRight1.IN3
iA[30] => oResult.IN0
iA[30] => oResult.IN0
iA[30] => oResult.IN0
iA[30] => Add0.IN2
iA[30] => Add1.IN34
iA[30] => LessThan0.IN2
iA[30] => LessThan1.IN2
iA[30] => LessThan2.IN2
iA[30] => LessThan3.IN2
iA[30] => ShiftLeft0.IN2
iA[30] => ShiftRight0.IN2
iA[30] => ShiftRight1.IN2
iA[31] => oResult.IN0
iA[31] => oResult.IN0
iA[31] => oResult.IN0
iA[31] => Add0.IN1
iA[31] => Add1.IN33
iA[31] => LessThan0.IN1
iA[31] => LessThan1.IN1
iA[31] => LessThan2.IN1
iA[31] => LessThan3.IN1
iA[31] => ShiftLeft0.IN1
iA[31] => ShiftRight0.IN1
iA[31] => ShiftRight1.IN0
iA[31] => ShiftRight1.IN1
iB[0] => oResult.IN1
iB[0] => oResult.IN1
iB[0] => oResult.IN1
iB[0] => Add0.IN64
iB[0] => LessThan0.IN64
iB[0] => LessThan1.IN64
iB[0] => LessThan2.IN64
iB[0] => LessThan3.IN64
iB[0] => ShiftLeft0.IN37
iB[0] => ShiftRight0.IN37
iB[0] => ShiftRight1.IN37
iB[0] => Add1.IN32
iB[1] => oResult.IN1
iB[1] => oResult.IN1
iB[1] => oResult.IN1
iB[1] => Add0.IN63
iB[1] => LessThan0.IN63
iB[1] => LessThan1.IN63
iB[1] => LessThan2.IN63
iB[1] => LessThan3.IN63
iB[1] => ShiftLeft0.IN36
iB[1] => ShiftRight0.IN36
iB[1] => ShiftRight1.IN36
iB[1] => Add1.IN31
iB[2] => oResult.IN1
iB[2] => oResult.IN1
iB[2] => oResult.IN1
iB[2] => Add0.IN62
iB[2] => LessThan0.IN62
iB[2] => LessThan1.IN62
iB[2] => LessThan2.IN62
iB[2] => LessThan3.IN62
iB[2] => ShiftLeft0.IN35
iB[2] => ShiftRight0.IN35
iB[2] => ShiftRight1.IN35
iB[2] => Add1.IN30
iB[3] => oResult.IN1
iB[3] => oResult.IN1
iB[3] => oResult.IN1
iB[3] => Add0.IN61
iB[3] => LessThan0.IN61
iB[3] => LessThan1.IN61
iB[3] => LessThan2.IN61
iB[3] => LessThan3.IN61
iB[3] => ShiftLeft0.IN34
iB[3] => ShiftRight0.IN34
iB[3] => ShiftRight1.IN34
iB[3] => Add1.IN29
iB[4] => oResult.IN1
iB[4] => oResult.IN1
iB[4] => oResult.IN1
iB[4] => Add0.IN60
iB[4] => LessThan0.IN60
iB[4] => LessThan1.IN60
iB[4] => LessThan2.IN60
iB[4] => LessThan3.IN60
iB[4] => ShiftLeft0.IN33
iB[4] => ShiftRight0.IN33
iB[4] => ShiftRight1.IN33
iB[4] => Add1.IN28
iB[5] => oResult.IN1
iB[5] => oResult.IN1
iB[5] => oResult.IN1
iB[5] => Add0.IN59
iB[5] => LessThan0.IN59
iB[5] => LessThan1.IN59
iB[5] => LessThan2.IN59
iB[5] => LessThan3.IN59
iB[5] => Add1.IN27
iB[6] => oResult.IN1
iB[6] => oResult.IN1
iB[6] => oResult.IN1
iB[6] => Add0.IN58
iB[6] => LessThan0.IN58
iB[6] => LessThan1.IN58
iB[6] => LessThan2.IN58
iB[6] => LessThan3.IN58
iB[6] => Add1.IN26
iB[7] => oResult.IN1
iB[7] => oResult.IN1
iB[7] => oResult.IN1
iB[7] => Add0.IN57
iB[7] => LessThan0.IN57
iB[7] => LessThan1.IN57
iB[7] => LessThan2.IN57
iB[7] => LessThan3.IN57
iB[7] => Add1.IN25
iB[8] => oResult.IN1
iB[8] => oResult.IN1
iB[8] => oResult.IN1
iB[8] => Add0.IN56
iB[8] => LessThan0.IN56
iB[8] => LessThan1.IN56
iB[8] => LessThan2.IN56
iB[8] => LessThan3.IN56
iB[8] => Add1.IN24
iB[9] => oResult.IN1
iB[9] => oResult.IN1
iB[9] => oResult.IN1
iB[9] => Add0.IN55
iB[9] => LessThan0.IN55
iB[9] => LessThan1.IN55
iB[9] => LessThan2.IN55
iB[9] => LessThan3.IN55
iB[9] => Add1.IN23
iB[10] => oResult.IN1
iB[10] => oResult.IN1
iB[10] => oResult.IN1
iB[10] => Add0.IN54
iB[10] => LessThan0.IN54
iB[10] => LessThan1.IN54
iB[10] => LessThan2.IN54
iB[10] => LessThan3.IN54
iB[10] => Add1.IN22
iB[11] => oResult.IN1
iB[11] => oResult.IN1
iB[11] => oResult.IN1
iB[11] => Add0.IN53
iB[11] => LessThan0.IN53
iB[11] => LessThan1.IN53
iB[11] => LessThan2.IN53
iB[11] => LessThan3.IN53
iB[11] => Add1.IN21
iB[12] => oResult.IN1
iB[12] => oResult.IN1
iB[12] => oResult.IN1
iB[12] => Add0.IN52
iB[12] => LessThan0.IN52
iB[12] => LessThan1.IN52
iB[12] => LessThan2.IN52
iB[12] => LessThan3.IN52
iB[12] => Add1.IN20
iB[13] => oResult.IN1
iB[13] => oResult.IN1
iB[13] => oResult.IN1
iB[13] => Add0.IN51
iB[13] => LessThan0.IN51
iB[13] => LessThan1.IN51
iB[13] => LessThan2.IN51
iB[13] => LessThan3.IN51
iB[13] => Add1.IN19
iB[14] => oResult.IN1
iB[14] => oResult.IN1
iB[14] => oResult.IN1
iB[14] => Add0.IN50
iB[14] => LessThan0.IN50
iB[14] => LessThan1.IN50
iB[14] => LessThan2.IN50
iB[14] => LessThan3.IN50
iB[14] => Add1.IN18
iB[15] => oResult.IN1
iB[15] => oResult.IN1
iB[15] => oResult.IN1
iB[15] => Add0.IN49
iB[15] => LessThan0.IN49
iB[15] => LessThan1.IN49
iB[15] => LessThan2.IN49
iB[15] => LessThan3.IN49
iB[15] => Add1.IN17
iB[16] => oResult.IN1
iB[16] => oResult.IN1
iB[16] => oResult.IN1
iB[16] => Add0.IN48
iB[16] => LessThan0.IN48
iB[16] => LessThan1.IN48
iB[16] => LessThan2.IN48
iB[16] => LessThan3.IN48
iB[16] => Add1.IN16
iB[17] => oResult.IN1
iB[17] => oResult.IN1
iB[17] => oResult.IN1
iB[17] => Add0.IN47
iB[17] => LessThan0.IN47
iB[17] => LessThan1.IN47
iB[17] => LessThan2.IN47
iB[17] => LessThan3.IN47
iB[17] => Add1.IN15
iB[18] => oResult.IN1
iB[18] => oResult.IN1
iB[18] => oResult.IN1
iB[18] => Add0.IN46
iB[18] => LessThan0.IN46
iB[18] => LessThan1.IN46
iB[18] => LessThan2.IN46
iB[18] => LessThan3.IN46
iB[18] => Add1.IN14
iB[19] => oResult.IN1
iB[19] => oResult.IN1
iB[19] => oResult.IN1
iB[19] => Add0.IN45
iB[19] => LessThan0.IN45
iB[19] => LessThan1.IN45
iB[19] => LessThan2.IN45
iB[19] => LessThan3.IN45
iB[19] => Add1.IN13
iB[20] => oResult.IN1
iB[20] => oResult.IN1
iB[20] => oResult.IN1
iB[20] => Add0.IN44
iB[20] => LessThan0.IN44
iB[20] => LessThan1.IN44
iB[20] => LessThan2.IN44
iB[20] => LessThan3.IN44
iB[20] => Add1.IN12
iB[21] => oResult.IN1
iB[21] => oResult.IN1
iB[21] => oResult.IN1
iB[21] => Add0.IN43
iB[21] => LessThan0.IN43
iB[21] => LessThan1.IN43
iB[21] => LessThan2.IN43
iB[21] => LessThan3.IN43
iB[21] => Add1.IN11
iB[22] => oResult.IN1
iB[22] => oResult.IN1
iB[22] => oResult.IN1
iB[22] => Add0.IN42
iB[22] => LessThan0.IN42
iB[22] => LessThan1.IN42
iB[22] => LessThan2.IN42
iB[22] => LessThan3.IN42
iB[22] => Add1.IN10
iB[23] => oResult.IN1
iB[23] => oResult.IN1
iB[23] => oResult.IN1
iB[23] => Add0.IN41
iB[23] => LessThan0.IN41
iB[23] => LessThan1.IN41
iB[23] => LessThan2.IN41
iB[23] => LessThan3.IN41
iB[23] => Add1.IN9
iB[24] => oResult.IN1
iB[24] => oResult.IN1
iB[24] => oResult.IN1
iB[24] => Add0.IN40
iB[24] => LessThan0.IN40
iB[24] => LessThan1.IN40
iB[24] => LessThan2.IN40
iB[24] => LessThan3.IN40
iB[24] => Add1.IN8
iB[25] => oResult.IN1
iB[25] => oResult.IN1
iB[25] => oResult.IN1
iB[25] => Add0.IN39
iB[25] => LessThan0.IN39
iB[25] => LessThan1.IN39
iB[25] => LessThan2.IN39
iB[25] => LessThan3.IN39
iB[25] => Add1.IN7
iB[26] => oResult.IN1
iB[26] => oResult.IN1
iB[26] => oResult.IN1
iB[26] => Add0.IN38
iB[26] => LessThan0.IN38
iB[26] => LessThan1.IN38
iB[26] => LessThan2.IN38
iB[26] => LessThan3.IN38
iB[26] => Add1.IN6
iB[27] => oResult.IN1
iB[27] => oResult.IN1
iB[27] => oResult.IN1
iB[27] => Add0.IN37
iB[27] => LessThan0.IN37
iB[27] => LessThan1.IN37
iB[27] => LessThan2.IN37
iB[27] => LessThan3.IN37
iB[27] => Add1.IN5
iB[28] => oResult.IN1
iB[28] => oResult.IN1
iB[28] => oResult.IN1
iB[28] => Add0.IN36
iB[28] => LessThan0.IN36
iB[28] => LessThan1.IN36
iB[28] => LessThan2.IN36
iB[28] => LessThan3.IN36
iB[28] => Add1.IN4
iB[29] => oResult.IN1
iB[29] => oResult.IN1
iB[29] => oResult.IN1
iB[29] => Add0.IN35
iB[29] => LessThan0.IN35
iB[29] => LessThan1.IN35
iB[29] => LessThan2.IN35
iB[29] => LessThan3.IN35
iB[29] => Add1.IN3
iB[30] => oResult.IN1
iB[30] => oResult.IN1
iB[30] => oResult.IN1
iB[30] => Add0.IN34
iB[30] => LessThan0.IN34
iB[30] => LessThan1.IN34
iB[30] => LessThan2.IN34
iB[30] => LessThan3.IN34
iB[30] => Add1.IN2
iB[31] => oResult.IN1
iB[31] => oResult.IN1
iB[31] => oResult.IN1
iB[31] => Add0.IN33
iB[31] => LessThan0.IN33
iB[31] => LessThan1.IN33
iB[31] => LessThan2.IN33
iB[31] => LessThan3.IN33
iB[31] => Add1.IN1
oZero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
oResult[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oResult[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oResult[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oResult[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oResult[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oResult[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oResult[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oResult[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oResult[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oResult[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oResult[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oResult[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oResult[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oResult[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oResult[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oResult[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oResult[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oResult[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oResult[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oResult[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oResult[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oResult[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oResult[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oResult[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oResult[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oResult[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oResult[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oResult[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oResult[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oResult[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oResult[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oResult[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|ALUControl:ALUcont0
iFunct7[0] => Equal0.IN16
iFunct7[0] => Equal1.IN16
iFunct7[0] => Equal2.IN16
iFunct7[0] => Equal3.IN16
iFunct7[0] => Equal4.IN16
iFunct7[0] => Equal5.IN16
iFunct7[0] => Equal6.IN16
iFunct7[0] => Equal7.IN16
iFunct7[0] => Equal8.IN16
iFunct7[0] => Equal9.IN16
iFunct7[0] => Equal10.IN16
iFunct7[0] => Equal11.IN16
iFunct7[0] => Equal12.IN16
iFunct7[0] => Equal13.IN16
iFunct7[1] => Equal0.IN15
iFunct7[1] => Equal1.IN15
iFunct7[1] => Equal2.IN15
iFunct7[1] => Equal3.IN15
iFunct7[1] => Equal4.IN15
iFunct7[1] => Equal5.IN15
iFunct7[1] => Equal6.IN15
iFunct7[1] => Equal7.IN15
iFunct7[1] => Equal8.IN15
iFunct7[1] => Equal9.IN15
iFunct7[1] => Equal10.IN15
iFunct7[1] => Equal11.IN15
iFunct7[1] => Equal12.IN15
iFunct7[1] => Equal13.IN15
iFunct7[2] => Equal0.IN14
iFunct7[2] => Equal1.IN14
iFunct7[2] => Equal2.IN14
iFunct7[2] => Equal3.IN14
iFunct7[2] => Equal4.IN14
iFunct7[2] => Equal5.IN14
iFunct7[2] => Equal6.IN14
iFunct7[2] => Equal7.IN14
iFunct7[2] => Equal8.IN14
iFunct7[2] => Equal9.IN14
iFunct7[2] => Equal10.IN14
iFunct7[2] => Equal11.IN14
iFunct7[2] => Equal12.IN14
iFunct7[2] => Equal13.IN14
iFunct7[3] => Equal0.IN13
iFunct7[3] => Equal1.IN13
iFunct7[3] => Equal2.IN13
iFunct7[3] => Equal3.IN13
iFunct7[3] => Equal4.IN13
iFunct7[3] => Equal5.IN13
iFunct7[3] => Equal6.IN13
iFunct7[3] => Equal7.IN13
iFunct7[3] => Equal8.IN13
iFunct7[3] => Equal9.IN13
iFunct7[3] => Equal10.IN13
iFunct7[3] => Equal11.IN13
iFunct7[3] => Equal12.IN13
iFunct7[3] => Equal13.IN13
iFunct7[4] => Equal0.IN12
iFunct7[4] => Equal1.IN12
iFunct7[4] => Equal2.IN12
iFunct7[4] => Equal3.IN12
iFunct7[4] => Equal4.IN12
iFunct7[4] => Equal5.IN12
iFunct7[4] => Equal6.IN12
iFunct7[4] => Equal7.IN12
iFunct7[4] => Equal8.IN12
iFunct7[4] => Equal9.IN12
iFunct7[4] => Equal10.IN12
iFunct7[4] => Equal11.IN12
iFunct7[4] => Equal12.IN12
iFunct7[4] => Equal13.IN12
iFunct7[5] => Equal0.IN11
iFunct7[5] => Equal1.IN11
iFunct7[5] => Equal2.IN11
iFunct7[5] => Equal3.IN11
iFunct7[5] => Equal4.IN11
iFunct7[5] => Equal5.IN11
iFunct7[5] => Equal6.IN11
iFunct7[5] => Equal7.IN11
iFunct7[5] => Equal8.IN11
iFunct7[5] => Equal9.IN11
iFunct7[5] => Equal10.IN11
iFunct7[5] => Equal11.IN11
iFunct7[5] => Equal12.IN11
iFunct7[5] => Equal13.IN11
iFunct7[6] => Equal0.IN10
iFunct7[6] => Equal1.IN10
iFunct7[6] => Equal2.IN10
iFunct7[6] => Equal3.IN10
iFunct7[6] => Equal4.IN10
iFunct7[6] => Equal5.IN10
iFunct7[6] => Equal6.IN10
iFunct7[6] => Equal7.IN10
iFunct7[6] => Equal8.IN10
iFunct7[6] => Equal9.IN10
iFunct7[6] => Equal10.IN10
iFunct7[6] => Equal11.IN10
iFunct7[6] => Equal12.IN10
iFunct7[6] => Equal13.IN10
iOpcode[0] => ~NO_FANOUT~
iOpcode[1] => ~NO_FANOUT~
iOpcode[2] => ~NO_FANOUT~
iOpcode[3] => ~NO_FANOUT~
iOpcode[4] => ~NO_FANOUT~
iOpcode[5] => ~NO_FANOUT~
iOpcode[6] => ~NO_FANOUT~
iFunct3[0] => Equal0.IN19
iFunct3[0] => Equal1.IN19
iFunct3[0] => Equal2.IN19
iFunct3[0] => Equal3.IN19
iFunct3[0] => Equal4.IN19
iFunct3[0] => Equal5.IN19
iFunct3[0] => Equal6.IN19
iFunct3[0] => Equal7.IN19
iFunct3[0] => Equal8.IN19
iFunct3[0] => Equal9.IN19
iFunct3[0] => Equal10.IN19
iFunct3[0] => Equal11.IN19
iFunct3[0] => Equal12.IN19
iFunct3[0] => Equal13.IN19
iFunct3[0] => Decoder1.IN2
iFunct3[1] => Equal0.IN18
iFunct3[1] => Equal1.IN18
iFunct3[1] => Equal2.IN18
iFunct3[1] => Equal3.IN18
iFunct3[1] => Equal4.IN18
iFunct3[1] => Equal5.IN18
iFunct3[1] => Equal6.IN18
iFunct3[1] => Equal7.IN18
iFunct3[1] => Equal8.IN18
iFunct3[1] => Equal9.IN18
iFunct3[1] => Equal10.IN18
iFunct3[1] => Equal11.IN18
iFunct3[1] => Equal12.IN18
iFunct3[1] => Equal13.IN18
iFunct3[1] => Decoder0.IN1
iFunct3[1] => Decoder1.IN1
iFunct3[2] => Equal0.IN17
iFunct3[2] => Equal1.IN17
iFunct3[2] => Equal2.IN17
iFunct3[2] => Equal3.IN17
iFunct3[2] => Equal4.IN17
iFunct3[2] => Equal5.IN17
iFunct3[2] => Equal6.IN17
iFunct3[2] => Equal7.IN17
iFunct3[2] => Equal8.IN17
iFunct3[2] => Equal9.IN17
iFunct3[2] => Equal10.IN17
iFunct3[2] => Equal11.IN17
iFunct3[2] => Equal12.IN17
iFunct3[2] => Equal13.IN17
iFunct3[2] => Decoder0.IN0
iFunct3[2] => Decoder1.IN0
iALUOp[0] => Decoder2.IN1
iALUOp[0] => Mux0.IN5
iALUOp[0] => Mux1.IN5
iALUOp[0] => Mux2.IN5
iALUOp[1] => Decoder2.IN0
iALUOp[1] => Mux0.IN4
iALUOp[1] => Mux1.IN4
iALUOp[1] => Mux2.IN4
oControlSignal[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[3] <= oControlSignal.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[4] <= oControlSignal.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemStore:MemStore0
iAlignment[0] => oException.IN1
iAlignment[0] => Equal3.IN3
iAlignment[0] => Equal4.IN3
iAlignment[0] => Decoder2.IN1
iAlignment[0] => Equal1.IN1
iAlignment[1] => Equal3.IN2
iAlignment[1] => Equal4.IN2
iAlignment[1] => Decoder2.IN0
iAlignment[1] => Equal1.IN0
iWriteTypeF[0] => Selector1.IN5
iWriteTypeF[1] => Selector0.IN5
iOpcode[0] => Decoder0.IN5
iOpcode[1] => Decoder0.IN4
iOpcode[2] => Decoder0.IN3
iOpcode[3] => Decoder0.IN2
iOpcode[4] => Decoder0.IN1
iOpcode[5] => Decoder0.IN0
iData[0] => Mux7.IN3
iData[0] => oData.DATAA
iData[0] => oData.DATAB
iData[0] => oData[0].DATAIN
iData[1] => Mux6.IN3
iData[1] => oData.DATAA
iData[1] => oData.DATAB
iData[1] => oData[1].DATAIN
iData[2] => Mux5.IN3
iData[2] => oData.DATAA
iData[2] => oData.DATAB
iData[2] => oData[2].DATAIN
iData[3] => Mux4.IN3
iData[3] => oData.DATAA
iData[3] => oData.DATAB
iData[3] => oData[3].DATAIN
iData[4] => Mux3.IN3
iData[4] => oData.DATAA
iData[4] => oData.DATAB
iData[4] => oData[4].DATAIN
iData[5] => Mux2.IN3
iData[5] => oData.DATAA
iData[5] => oData.DATAB
iData[5] => oData[5].DATAIN
iData[6] => Mux1.IN3
iData[6] => oData.DATAA
iData[6] => oData.DATAB
iData[6] => oData[6].DATAIN
iData[7] => Mux0.IN3
iData[7] => oData.DATAA
iData[7] => oData.DATAB
iData[7] => oData[7].DATAIN
iData[8] => Mux7.IN2
iData[8] => oData.DATAA
iData[9] => Mux6.IN2
iData[9] => oData.DATAA
iData[10] => Mux5.IN2
iData[10] => oData.DATAA
iData[11] => Mux4.IN2
iData[11] => oData.DATAA
iData[12] => Mux3.IN2
iData[12] => oData.DATAA
iData[13] => Mux2.IN2
iData[13] => oData.DATAA
iData[14] => Mux1.IN2
iData[14] => oData.DATAA
iData[15] => Mux0.IN2
iData[15] => oData.DATAA
iData[16] => oData.DATAB
iData[17] => oData.DATAB
iData[18] => oData.DATAB
iData[19] => oData.DATAB
iData[20] => oData.DATAB
iData[21] => oData.DATAB
iData[22] => oData.DATAB
iData[23] => oData.DATAB
iData[24] => Mux7.IN0
iData[24] => Mux7.IN1
iData[25] => Mux6.IN0
iData[25] => Mux6.IN1
iData[26] => Mux5.IN0
iData[26] => Mux5.IN1
iData[27] => Mux4.IN0
iData[27] => Mux4.IN1
iData[28] => Mux3.IN0
iData[28] => Mux3.IN1
iData[29] => Mux2.IN0
iData[29] => Mux2.IN1
iData[30] => Mux1.IN0
iData[30] => Mux1.IN1
iData[31] => Mux0.IN0
iData[31] => Mux0.IN1
oData[0] <= iData[0].DB_MAX_OUTPUT_PORT_TYPE
oData[1] <= iData[1].DB_MAX_OUTPUT_PORT_TYPE
oData[2] <= iData[2].DB_MAX_OUTPUT_PORT_TYPE
oData[3] <= iData[3].DB_MAX_OUTPUT_PORT_TYPE
oData[4] <= iData[4].DB_MAX_OUTPUT_PORT_TYPE
oData[5] <= iData[5].DB_MAX_OUTPUT_PORT_TYPE
oData[6] <= iData[6].DB_MAX_OUTPUT_PORT_TYPE
oData[7] <= iData[7].DB_MAX_OUTPUT_PORT_TYPE
oData[8] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[9] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[10] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[11] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[12] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[13] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[14] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[15] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[16] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[17] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[18] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[19] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[20] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[21] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[22] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[23] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oData[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oData[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oData[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oData[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oData[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oData[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oData[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oException <= oException.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_MULTI:Processor|MemLoad:MemLoad0
iAlignment[0] => oException.IN1
iAlignment[0] => oException.IN1
iAlignment[0] => Mux0.IN1
iAlignment[0] => Mux1.IN1
iAlignment[0] => Mux2.IN1
iAlignment[0] => Mux3.IN1
iAlignment[0] => Mux4.IN1
iAlignment[0] => Mux5.IN1
iAlignment[0] => Mux6.IN1
iAlignment[0] => Mux7.IN1
iAlignment[0] => Equal1.IN1
iAlignment[1] => Decoder1.IN0
iAlignment[1] => Mux0.IN0
iAlignment[1] => Mux1.IN0
iAlignment[1] => Mux2.IN0
iAlignment[1] => Mux3.IN0
iAlignment[1] => Mux4.IN0
iAlignment[1] => Mux5.IN0
iAlignment[1] => Mux6.IN0
iAlignment[1] => Mux7.IN0
iAlignment[1] => Equal1.IN0
iLoadTypeF[0] => Selector2.IN5
iLoadTypeF[1] => Selector1.IN5
iLoadTypeF[2] => Selector0.IN5
iOpcode[0] => Decoder0.IN5
iOpcode[1] => Decoder0.IN4
iOpcode[2] => Decoder0.IN3
iOpcode[3] => Decoder0.IN2
iOpcode[4] => Decoder0.IN1
iOpcode[5] => Decoder0.IN0
iData[0] => Halfword[0].DATAA
iData[0] => Mux7.IN5
iData[0] => Mux39.IN3
iData[1] => Halfword[1].DATAA
iData[1] => Mux6.IN5
iData[1] => Mux38.IN3
iData[2] => Halfword[2].DATAA
iData[2] => Mux5.IN5
iData[2] => Mux37.IN3
iData[3] => Halfword[3].DATAA
iData[3] => Mux4.IN5
iData[3] => Mux36.IN3
iData[4] => Halfword[4].DATAA
iData[4] => Mux3.IN5
iData[4] => Mux35.IN3
iData[5] => Halfword[5].DATAA
iData[5] => Mux2.IN5
iData[5] => Mux34.IN3
iData[6] => Halfword[6].DATAA
iData[6] => Mux1.IN5
iData[6] => Mux33.IN3
iData[7] => Halfword[7].DATAA
iData[7] => Mux0.IN5
iData[7] => Mux32.IN3
iData[8] => Halfword[8].DATAA
iData[8] => Mux7.IN4
iData[8] => Mux31.IN4
iData[9] => Halfword[9].DATAA
iData[9] => Mux6.IN4
iData[9] => Mux30.IN4
iData[10] => Halfword[10].DATAA
iData[10] => Mux5.IN4
iData[10] => Mux29.IN4
iData[11] => Halfword[11].DATAA
iData[11] => Mux4.IN4
iData[11] => Mux28.IN4
iData[12] => Halfword[12].DATAA
iData[12] => Mux3.IN4
iData[12] => Mux27.IN4
iData[13] => Halfword[13].DATAA
iData[13] => Mux2.IN4
iData[13] => Mux26.IN4
iData[14] => Halfword[14].DATAA
iData[14] => Mux1.IN4
iData[14] => Mux25.IN4
iData[15] => Halfword[15].DATAA
iData[15] => Mux0.IN4
iData[15] => Mux24.IN4
iData[16] => Halfword[0].DATAB
iData[16] => Mux7.IN3
iData[16] => Mux23.IN5
iData[17] => Halfword[1].DATAB
iData[17] => Mux6.IN3
iData[17] => Mux22.IN5
iData[18] => Halfword[2].DATAB
iData[18] => Mux5.IN3
iData[18] => Mux21.IN5
iData[19] => Halfword[3].DATAB
iData[19] => Mux4.IN3
iData[19] => Mux20.IN5
iData[20] => Halfword[4].DATAB
iData[20] => Mux3.IN3
iData[20] => Mux19.IN5
iData[21] => Halfword[5].DATAB
iData[21] => Mux2.IN3
iData[21] => Mux18.IN5
iData[22] => Halfword[6].DATAB
iData[22] => Mux1.IN3
iData[22] => Mux17.IN5
iData[23] => Halfword[7].DATAB
iData[23] => Mux0.IN3
iData[23] => Mux16.IN5
iData[24] => Halfword[8].DATAB
iData[24] => Mux7.IN2
iData[24] => Mux15.IN5
iData[25] => Halfword[9].DATAB
iData[25] => Mux6.IN2
iData[25] => Mux14.IN5
iData[26] => Halfword[10].DATAB
iData[26] => Mux5.IN2
iData[26] => Mux13.IN5
iData[27] => Halfword[11].DATAB
iData[27] => Mux4.IN2
iData[27] => Mux12.IN5
iData[28] => Halfword[12].DATAB
iData[28] => Mux3.IN2
iData[28] => Mux11.IN5
iData[29] => Halfword[13].DATAB
iData[29] => Mux2.IN2
iData[29] => Mux10.IN5
iData[30] => Halfword[14].DATAB
iData[30] => Mux1.IN2
iData[30] => Mux9.IN5
iData[31] => Halfword[15].DATAB
iData[31] => Mux0.IN2
iData[31] => Mux8.IN5
oData[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
oData[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
oData[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
oData[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
oData[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
oData[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
oData[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
oData[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
oData[8] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oData[9] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oData[10] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oData[11] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oData[12] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oData[13] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oData[14] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oData[15] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oData[16] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oData[17] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oData[18] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oData[19] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oData[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oData[21] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oData[22] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oData[23] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oData[24] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oData[25] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oData[26] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oData[27] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oData[28] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oData[29] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oData[30] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oData[31] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oException <= oException.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Memory_Interface:MEMORY
iCLK => ~NO_FANOUT~
iCLKMem => iCLKMem.IN2
wReadEnable => wReadData[31].IN1
wWriteEnable => wMemWrite_UserCode.IN1
wWriteEnable => wMemWrite_UserData.IN1
wByteEnable[0] => wByteEnable[0].IN2
wByteEnable[1] => wByteEnable[1].IN2
wByteEnable[2] => wByteEnable[2].IN2
wByteEnable[3] => wByteEnable[3].IN2
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[2] => wAddress[2].IN2
wAddress[3] => wAddress[3].IN2
wAddress[4] => wAddress[4].IN2
wAddress[5] => wAddress[5].IN2
wAddress[6] => wAddress[6].IN2
wAddress[7] => wAddress[7].IN2
wAddress[8] => wAddress[8].IN2
wAddress[9] => wAddress[9].IN2
wAddress[10] => wAddress[10].IN2
wAddress[11] => wAddress[11].IN2
wAddress[12] => wAddress[12].IN2
wAddress[13] => wAddress[13].IN1
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wWriteData[0] => wWriteData[0].IN2
wWriteData[1] => wWriteData[1].IN2
wWriteData[2] => wWriteData[2].IN2
wWriteData[3] => wWriteData[3].IN2
wWriteData[4] => wWriteData[4].IN2
wWriteData[5] => wWriteData[5].IN2
wWriteData[6] => wWriteData[6].IN2
wWriteData[7] => wWriteData[7].IN2
wWriteData[8] => wWriteData[8].IN2
wWriteData[9] => wWriteData[9].IN2
wWriteData[10] => wWriteData[10].IN2
wWriteData[11] => wWriteData[11].IN2
wWriteData[12] => wWriteData[12].IN2
wWriteData[13] => wWriteData[13].IN2
wWriteData[14] => wWriteData[14].IN2
wWriteData[15] => wWriteData[15].IN2
wWriteData[16] => wWriteData[16].IN2
wWriteData[17] => wWriteData[17].IN2
wWriteData[18] => wWriteData[18].IN2
wWriteData[19] => wWriteData[19].IN2
wWriteData[20] => wWriteData[20].IN2
wWriteData[21] => wWriteData[21].IN2
wWriteData[22] => wWriteData[22].IN2
wWriteData[23] => wWriteData[23].IN2
wWriteData[24] => wWriteData[24].IN2
wWriteData[25] => wWriteData[25].IN2
wWriteData[26] => wWriteData[26].IN2
wWriteData[27] => wWriteData[27].IN2
wWriteData[28] => wWriteData[28].IN2
wWriteData[29] => wWriteData[29].IN2
wWriteData[30] => wWriteData[30].IN2
wWriteData[31] => wWriteData[31].IN2
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component
wren_a => altsyncram_ups1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ups1:auto_generated.data_a[0]
data_a[1] => altsyncram_ups1:auto_generated.data_a[1]
data_a[2] => altsyncram_ups1:auto_generated.data_a[2]
data_a[3] => altsyncram_ups1:auto_generated.data_a[3]
data_a[4] => altsyncram_ups1:auto_generated.data_a[4]
data_a[5] => altsyncram_ups1:auto_generated.data_a[5]
data_a[6] => altsyncram_ups1:auto_generated.data_a[6]
data_a[7] => altsyncram_ups1:auto_generated.data_a[7]
data_a[8] => altsyncram_ups1:auto_generated.data_a[8]
data_a[9] => altsyncram_ups1:auto_generated.data_a[9]
data_a[10] => altsyncram_ups1:auto_generated.data_a[10]
data_a[11] => altsyncram_ups1:auto_generated.data_a[11]
data_a[12] => altsyncram_ups1:auto_generated.data_a[12]
data_a[13] => altsyncram_ups1:auto_generated.data_a[13]
data_a[14] => altsyncram_ups1:auto_generated.data_a[14]
data_a[15] => altsyncram_ups1:auto_generated.data_a[15]
data_a[16] => altsyncram_ups1:auto_generated.data_a[16]
data_a[17] => altsyncram_ups1:auto_generated.data_a[17]
data_a[18] => altsyncram_ups1:auto_generated.data_a[18]
data_a[19] => altsyncram_ups1:auto_generated.data_a[19]
data_a[20] => altsyncram_ups1:auto_generated.data_a[20]
data_a[21] => altsyncram_ups1:auto_generated.data_a[21]
data_a[22] => altsyncram_ups1:auto_generated.data_a[22]
data_a[23] => altsyncram_ups1:auto_generated.data_a[23]
data_a[24] => altsyncram_ups1:auto_generated.data_a[24]
data_a[25] => altsyncram_ups1:auto_generated.data_a[25]
data_a[26] => altsyncram_ups1:auto_generated.data_a[26]
data_a[27] => altsyncram_ups1:auto_generated.data_a[27]
data_a[28] => altsyncram_ups1:auto_generated.data_a[28]
data_a[29] => altsyncram_ups1:auto_generated.data_a[29]
data_a[30] => altsyncram_ups1:auto_generated.data_a[30]
data_a[31] => altsyncram_ups1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ups1:auto_generated.address_a[0]
address_a[1] => altsyncram_ups1:auto_generated.address_a[1]
address_a[2] => altsyncram_ups1:auto_generated.address_a[2]
address_a[3] => altsyncram_ups1:auto_generated.address_a[3]
address_a[4] => altsyncram_ups1:auto_generated.address_a[4]
address_a[5] => altsyncram_ups1:auto_generated.address_a[5]
address_a[6] => altsyncram_ups1:auto_generated.address_a[6]
address_a[7] => altsyncram_ups1:auto_generated.address_a[7]
address_a[8] => altsyncram_ups1:auto_generated.address_a[8]
address_a[9] => altsyncram_ups1:auto_generated.address_a[9]
address_a[10] => altsyncram_ups1:auto_generated.address_a[10]
address_a[11] => altsyncram_ups1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ups1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ups1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ups1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ups1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ups1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ups1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ups1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ups1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ups1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ups1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ups1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ups1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ups1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ups1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ups1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ups1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ups1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ups1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ups1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ups1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ups1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ups1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ups1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ups1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ups1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ups1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ups1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ups1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ups1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ups1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ups1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ups1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ups1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ups1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ups1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ups1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ups1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated
address_a[0] => altsyncram_53j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_53j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_53j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_53j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_53j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_53j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_53j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_53j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_53j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_53j2:altsyncram1.address_a[9]
address_a[10] => altsyncram_53j2:altsyncram1.address_a[10]
address_a[11] => altsyncram_53j2:altsyncram1.address_a[11]
byteena_a[0] => altsyncram_53j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_53j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_53j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_53j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_53j2:altsyncram1.clock0
data_a[0] => altsyncram_53j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_53j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_53j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_53j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_53j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_53j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_53j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_53j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_53j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_53j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_53j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_53j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_53j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_53j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_53j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_53j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_53j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_53j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_53j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_53j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_53j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_53j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_53j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_53j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_53j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_53j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_53j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_53j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_53j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_53j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_53j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_53j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_53j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_53j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_53j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_53j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_53j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_53j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_53j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_53j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_53j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_53j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_53j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_53j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_53j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_53j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_53j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_53j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_53j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_53j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_53j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_53j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_53j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_53j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_53j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_53j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_53j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_53j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_53j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_53j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_53j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_53j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_53j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_53j2:altsyncram1.q_a[31]
wren_a => altsyncram_53j2:altsyncram1.wren_a


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|Memory_Interface:MEMORY|UserCodeBlock:UCodeMem|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component
wren_a => altsyncram_2ns1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ns1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ns1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ns1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ns1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ns1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ns1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ns1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ns1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ns1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ns1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ns1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ns1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ns1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ns1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ns1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ns1:auto_generated.data_a[15]
data_a[16] => altsyncram_2ns1:auto_generated.data_a[16]
data_a[17] => altsyncram_2ns1:auto_generated.data_a[17]
data_a[18] => altsyncram_2ns1:auto_generated.data_a[18]
data_a[19] => altsyncram_2ns1:auto_generated.data_a[19]
data_a[20] => altsyncram_2ns1:auto_generated.data_a[20]
data_a[21] => altsyncram_2ns1:auto_generated.data_a[21]
data_a[22] => altsyncram_2ns1:auto_generated.data_a[22]
data_a[23] => altsyncram_2ns1:auto_generated.data_a[23]
data_a[24] => altsyncram_2ns1:auto_generated.data_a[24]
data_a[25] => altsyncram_2ns1:auto_generated.data_a[25]
data_a[26] => altsyncram_2ns1:auto_generated.data_a[26]
data_a[27] => altsyncram_2ns1:auto_generated.data_a[27]
data_a[28] => altsyncram_2ns1:auto_generated.data_a[28]
data_a[29] => altsyncram_2ns1:auto_generated.data_a[29]
data_a[30] => altsyncram_2ns1:auto_generated.data_a[30]
data_a[31] => altsyncram_2ns1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ns1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ns1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ns1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ns1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ns1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ns1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ns1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ns1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ns1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ns1:auto_generated.address_a[9]
address_a[10] => altsyncram_2ns1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ns1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_2ns1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_2ns1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_2ns1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_2ns1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ns1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ns1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ns1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ns1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ns1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ns1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ns1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ns1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ns1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ns1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ns1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ns1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ns1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ns1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ns1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ns1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ns1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ns1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ns1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ns1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ns1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ns1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ns1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ns1:auto_generated.q_a[23]
q_a[24] <= altsyncram_2ns1:auto_generated.q_a[24]
q_a[25] <= altsyncram_2ns1:auto_generated.q_a[25]
q_a[26] <= altsyncram_2ns1:auto_generated.q_a[26]
q_a[27] <= altsyncram_2ns1:auto_generated.q_a[27]
q_a[28] <= altsyncram_2ns1:auto_generated.q_a[28]
q_a[29] <= altsyncram_2ns1:auto_generated.q_a[29]
q_a[30] <= altsyncram_2ns1:auto_generated.q_a[30]
q_a[31] <= altsyncram_2ns1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated
address_a[0] => altsyncram_e1j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_e1j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_e1j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_e1j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_e1j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_e1j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_e1j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_e1j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_e1j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_e1j2:altsyncram1.address_a[9]
address_a[10] => altsyncram_e1j2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_e1j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_e1j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_e1j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_e1j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_e1j2:altsyncram1.clock0
data_a[0] => altsyncram_e1j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_e1j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_e1j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_e1j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_e1j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_e1j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_e1j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_e1j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_e1j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_e1j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_e1j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_e1j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_e1j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_e1j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_e1j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_e1j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_e1j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_e1j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_e1j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_e1j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_e1j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_e1j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_e1j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_e1j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_e1j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_e1j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_e1j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_e1j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_e1j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_e1j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_e1j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_e1j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_e1j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_e1j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_e1j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_e1j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_e1j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_e1j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_e1j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_e1j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_e1j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_e1j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_e1j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_e1j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_e1j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_e1j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_e1j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_e1j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_e1j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_e1j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_e1j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_e1j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_e1j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_e1j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_e1j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_e1j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_e1j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_e1j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_e1j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_e1j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_e1j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_e1j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_e1j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_e1j2:altsyncram1.q_a[31]
wren_a => altsyncram_e1j2:altsyncram1.wren_a


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|Memory_Interface:MEMORY|UserDataBlock:UDataMem|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch0
iCLK_50 => iCLK_50.IN1
iCLK => reset_flag.CLK
wReadEnable => wReadData[31].IN1
wWriteEnable => reset_flag.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN29
wAddress[3] => Equal0.IN28
wAddress[4] => Equal0.IN11
wAddress[5] => Equal0.IN27
wAddress[6] => Equal0.IN26
wAddress[7] => Equal0.IN25
wAddress[8] => Equal0.IN10
wAddress[9] => Equal0.IN24
wAddress[10] => Equal0.IN9
wAddress[11] => Equal0.IN23
wAddress[12] => Equal0.IN22
wAddress[13] => Equal0.IN21
wAddress[14] => Equal0.IN20
wAddress[15] => Equal0.IN19
wAddress[16] => Equal0.IN18
wAddress[17] => Equal0.IN17
wAddress[18] => Equal0.IN16
wAddress[19] => Equal0.IN15
wAddress[20] => Equal0.IN14
wAddress[21] => Equal0.IN8
wAddress[22] => Equal0.IN13
wAddress[23] => Equal0.IN12
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider
clk => new_freq~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
new_freq <= new_freq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|LFSR_interface:lfsr0
iCLK_50 => iCLK_50.IN1
wReadEnable => wReadData[31].IN1
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN12
wAddress[3] => Equal0.IN29
wAddress[4] => Equal0.IN11
wAddress[5] => Equal0.IN28
wAddress[6] => Equal0.IN27
wAddress[7] => Equal0.IN26
wAddress[8] => Equal0.IN10
wAddress[9] => Equal0.IN25
wAddress[10] => Equal0.IN9
wAddress[11] => Equal0.IN24
wAddress[12] => Equal0.IN23
wAddress[13] => Equal0.IN22
wAddress[14] => Equal0.IN21
wAddress[15] => Equal0.IN20
wAddress[16] => Equal0.IN19
wAddress[17] => Equal0.IN18
wAddress[18] => Equal0.IN17
wAddress[19] => Equal0.IN16
wAddress[20] => Equal0.IN15
wAddress[21] => Equal0.IN8
wAddress[22] => Equal0.IN14
wAddress[23] => Equal0.IN13
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK


