--------------- Build Started: 01/17/2025 09:11:48 Project: ROM_in_PSoC, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nicoz\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\ROM_in_PSoC.cydsn\ROM_in_PSoC.cyprj -d CY8C5888AXI-LP096 -s C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\ROM_in_PSoC.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock's accuracy range '2  Hz -50% +100%, (1  Hz - 4  Hz)' is not within the specified tolerance range '2  Hz +/- 5%, (1.9  Hz - 2.1  Hz)'.).
 * C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\ROM_in_PSoC.cydsn\ROM_in_PSoC.cydwr (Clock)
 * C:\Z80-Debug-Board\PSoC_Program\PSoC_Z80_Toolbox\ROM_in_PSoC.cydsn\TopDesign\TopDesign.cysch (Instance:Clock)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 01/17/2025 09:12:05 ---------------
