<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan 22 13:49:44 2026" VIVADOVERSION="2025.2">

  <SYSTEMINFO ARCH="kintexuplus" DEVICE="xcau15p" NAME="bd_2339" PACKAGE="ffvb676" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="AUDIO_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="AUDIO_IN_tid" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AUDIO_IN_tready" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AUDIO_IN_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDC_OUT_scl_i" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDC_OUT_scl_o" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDC_OUT_scl_t" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DDC_OUT_sda_i" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDC_OUT_sda_o" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDC_OUT_sda_t" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="ddc_sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="LINK_DATA0_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_data0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LINK_DATA0_OUT_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_valid0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="LINK_DATA1_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_data1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LINK_DATA1_OUT_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_valid1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="39" NAME="LINK_DATA2_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_data2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LINK_DATA2_OUT_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_valid2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="SB_STATUS_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_sb_status_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="sb_status_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SB_STATUS_IN_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_sb_status_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="sb_status_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="S_AXI_CPU_IN_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="16" NAME="S_AXI_CPU_IN_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CPU_IN_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CPU_IN_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CPU_IN_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="95" NAME="VIDEO_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="s_axis_video_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VIDEO_IN_tlast" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="s_axis_video_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VIDEO_IN_tready" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="s_axis_video_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VIDEO_IN_tuser" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="s_axis_video_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VIDEO_IN_tvalid" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="s_axis_video_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_acr_cts">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="acr_cts"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_acr_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="acr_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="acr_valid" SIGIS="undef" SIGNAME="External_Ports_acr_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="acr_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fid" SIGIS="undef" SIGNAME="External_Ports_fid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="fid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hpd" SIGIS="undef" SIGNAME="External_Ports_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_hdmi_tx_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="297000000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_link_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="link_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="v_axi4s_vid_out_locked">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_cpu_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="v_tc" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_cpu_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="v_tc" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_smartconnect" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_audio_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_audio_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_audio_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_audio_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_audio_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="297000000" DIR="I" NAME="s_axis_video_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="aclk"/>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_video_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_video_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_video_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_video_aresetn_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_clk"/>
        <CONNECTION INSTANCE="v_tc" PORT="clk"/>
        <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_io_out_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA0_OUT" NAME="LINK_DATA0_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA0_OUT_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA0_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA1_OUT" NAME="LINK_DATA1_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA1_OUT_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA1_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA2_OUT" NAME="LINK_DATA2_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA2_OUT_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA2_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_hdmi_tx_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_OUT_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_OUT_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_OUT_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_OUT_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_OUT_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_OUT_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CPU_IN" DATAWIDTH="32" NAME="S_AXI_CPU_IN" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CPU_IN_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CPU_IN_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CPU_IN_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CPU_IN_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CPU_IN_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CPU_IN_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CPU_IN_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CPU_IN_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CPU_IN_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CPU_IN_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CPU_IN_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CPU_IN_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CPU_IN_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CPU_IN_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CPU_IN_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CPU_IN_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CPU_IN_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CPU_IN_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CPU_IN_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="v_hdmi_tx" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CPU_IN" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="v_tc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CPU_IN" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ctrl"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="v_hdmi_tx"/>
        <PERIPHERAL INSTANCE="v_tc"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_AUDIO_IN" NAME="AUDIO_IN" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="AUDIO_IN_tdata"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="AUDIO_IN_tid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="AUDIO_IN_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="AUDIO_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_SB_STATUS_IN" NAME="SB_STATUS_IN" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="SB_STATUS_IN_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="SB_STATUS_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_VIDEO_IN" NAME="VIDEO_IN" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_IN_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_IN_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_IN_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_IN_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="bd_2339_axi_smartconnect_0" BDTYPE="SBD" COREREVISION="28" DRIVERMODE="CORE" FULLNAME="/axi_smartconnect" HWVERSION="1.0" INSTANCE="axi_smartconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_2339_axi_smartconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_2339_axi_smartconnect_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2339_axi_smartconnect_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="AUTOMATIC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_smartconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="S_AXI_CPU_IN_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CPU_IN" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_smartconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_smartconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2339_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/v_axi4s_vid_out" HWVERSION="4.0" INSTANCE="v_axi4s_vid_out" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_axi4s_vid_out" VLNV="xilinx.com:ip:v_axi4s_vid_out:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v4_0;d=pg044_v_axis_vid_out.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="C_ARBITRARY_RES_EN" VALUE="0"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintexuplus"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REPEAT" VALUE="1"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="C_SYNC_LOCK_THRESHOLD" VALUE="4"/>
        <PARAMETER NAME="C_S_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_VTG_MASTER_SLAVE" VALUE="0"/>
        <PARAMETER NAME="ARBITRARY_RES_EN" VALUE="false"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2339_v_axi4s_vid_out_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="v_hdmi_tx_s_axis_video_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_video_aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef" SIGNAME="External_Ports_fid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="fifo_read_level" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="v_axi4s_vid_out_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="locked"/>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="bridge_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="v_axi4s_vid_out_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="bridge_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="remap_420_en" SIGIS="undef" SIGNAME="v_hdmi_tx_bridge_yuv420">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="bridge_yuv420"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="repeat_en" SIGIS="undef" SIGNAME="v_hdmi_tx_bridge_pixel_repeat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="bridge_pixel_repeat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="VIDEO_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="VIDEO_IN_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="VIDEO_IN_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="VIDEO_IN_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="v_axi4s_vid_out_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="VIDEO_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sof_state_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef" SIGNAME="v_axi4s_vid_out_underflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="bridge_underflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_de"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_hsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_out_ce" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="vid_io_out_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_out_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="v_hdmi_tx_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="video_vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="video_format" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_vid_format_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="vid_format_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_active_video" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtg_ce" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="gen_clken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_field_id" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_field_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="field_id_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hblank" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vblank" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vsync" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_VIDEO_IN" NAME="video_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_tc_vtiming_out" NAME="vtiming_in" TYPE="TARGET" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtg_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtg_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtg_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtg_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtg_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtg_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_axi4s_vid_out_vid_io_out" NAME="vid_io_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/v_hdmi_tx" HWVERSION="3.0" INSTANCE="v_hdmi_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_hdmi_tx" VLNV="xilinx.com:ip:v_hdmi_tx:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_tx;v=v1_1;d=pg205-v-smpte-uhdsdi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BITS_PER_COMPONENT" VALUE="8"/>
        <PARAMETER NAME="C_CH_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DDC2_EN" VALUE="0"/>
        <PARAMETER NAME="C_GT_LANES" VALUE="4"/>
        <PARAMETER NAME="C_HDCP_IF_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIM_DEVICE_EN" VALUE="0"/>
        <PARAMETER NAME="C_SIM_SPEEDUP" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TST_DBG" VALUE="0"/>
        <PARAMETER NAME="C_VECTOR_DE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_VIDEO_MASK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_IS_VERSAL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OF_INTR" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2339_v_hdmi_tx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_acr_cts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_cts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_acr_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="acr_valid" SIGIS="undef" SIGNAME="External_Ports_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bridge_locked" SIGIS="undef" SIGNAME="v_axi4s_vid_out_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bridge_overflow" SIGIS="undef" SIGNAME="v_axi4s_vid_out_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bridge_pixel_repeat" SIGIS="undef" SIGNAME="v_hdmi_tx_bridge_pixel_repeat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="repeat_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bridge_underflow" SIGIS="undef" SIGNAME="v_axi4s_vid_out_underflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="underflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bridge_yuv420" SIGIS="undef" SIGNAME="v_hdmi_tx_bridge_yuv420">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="remap_420_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddc_scl_i" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddc_scl_o" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddc_scl_t" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddc_sda_i" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddc_sda_o" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddc_sda_t" SIGIS="undef" SIGNAME="v_hdmi_tx_ddc_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="DDC_OUT_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hpd" SIGIS="undef" SIGNAME="External_Ports_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_hdmi_tx_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_link_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="link_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="link_data0" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA0_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="link_data1" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA1_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="link_data2" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA2_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_valid0" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA0_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_valid1" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA1_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_valid2" SIGIS="undef" SIGNAME="v_hdmi_tx_link_valid2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="LINK_DATA2_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="m_axis_hdcp_aclk" SIGIS="clk"/>
        <PORT DIR="O" NAME="m_axis_hdcp_aclken" POLARITY="ACTIVE_LOW" SIGIS="ce"/>
        <PORT DIR="O" NAME="m_axis_hdcp_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="95" NAME="m_axis_hdcp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_tid" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_tlast" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_hdcp_tready" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_hdcp_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_hdcp_tuser" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="s_axis_hdcp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_audio_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_audio_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_audio_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_audio_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_audio_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_audio_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="AUDIO_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_audio_tid" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="AUDIO_IN_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_audio_tready" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="AUDIO_IN_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_audio_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="AUDIO_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_hdcp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tid" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tlast" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_hdcp_tready" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_hdcp_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_hdcp_tuser" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tvalid" SIGIS="undef" SIGNAME="v_hdmi_tx_m_axis_hdcp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_tx" PORT="m_axis_hdcp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="s_axis_video_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_aresetn_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axis_video_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_aresetn_out" SIGIS="undef" SIGNAME="v_hdmi_tx_s_axis_video_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="sb_status_data" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_sb_status_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="SB_STATUS_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sb_status_valid" SIGIS="undef" SIGNAME="v_hdmi_tx_sb_status_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_2339_imp" PORT="SB_STATUS_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="vid_format_out" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_tx_vid_format_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="video_format"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="video_data" RIGHT="0" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="video_data_arb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="video_de" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="video_de_arb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="video_hs" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="video_hs_arb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="video_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="v_hdmi_tx_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_io_out_reset"/>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="video_vs" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="video_vs_arb" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_smartconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_axi4s_vid_out_vid_io_out" NAME="VIDEO_IN" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="video_de"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="video_data"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="video_hs"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="video_vs"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_AUDIO_IN" NAME="AUDIO_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_audio_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_audio_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_audio_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_audio_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_HDCP_OUT" NAME="HDCP_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_2339_v_hdmi_tx_0_m_axis_hdcp_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_hdcp_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_hdcp_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_hdcp_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_hdcp_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_hdcp_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_hdcp_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_hdcp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA0_OUT" NAME="LINK_DATA0_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data0"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA1_OUT" NAME="LINK_DATA1_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data1"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_LINK_DATA2_OUT" NAME="LINK_DATA2_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_vid_phy_controller_0_0_tx_video_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="297000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data2"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_SB_STATUS_IN" NAME="SB_STATUS_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sb_status_data"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sb_status_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_HDCP_OUT" NAME="HDCP_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_2339_v_hdmi_tx_0_m_axis_hdcp_aclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_hdcp_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_hdcp_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_hdcp_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_hdcp_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_hdcp_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_hdcp_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_hdcp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_tx_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="ddc_scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="ddc_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="ddc_scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="ddc_sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="ddc_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="ddc_sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/v_tc" HWVERSION="6.2" INSTANCE="v_tc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_2;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARBITRARY_RES_EN" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="1"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="8192"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_VID_PPC" VALUE="4"/>
        <PARAMETER NAME="ARBITRARY_RES_EN" VALUE="false"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_2339_v_tc_0"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1390"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1390"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1390"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1390"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1390"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1390"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1390"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1390"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1280"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="1650"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="1430"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="1390"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="720"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="true"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="720p"/>
        <PARAMETER NAME="VID_PPC" VALUE="4"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="enable_detection" VALUE="false"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="8192"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="4096"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT DIR="O" NAME="field_id_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_field_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_field_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fsync_in" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" POLARITY="ACTIVE_HIGH" SIGIS="ce"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_smartconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smartconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sof_state" SIGIS="undef"/>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="v_axi4s_vid_out_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out" PORT="vtg_vsync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_smartconnect_M01_AXI" DATAWIDTH="32" NAME="ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_tc_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="active_video_out"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="field_id_out"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="hblank_out"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="hsync_out"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vblank_out"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
