/*******************************************************************************
*                              PMC-Sierra, Inc.
*
*                               Copyright 2011
*                            All Rights Reserved
*                         CONFIDENTIAL & PROPRIETARY
*******************************************************************************/


/*******************************************************************************
*
*   File: $RCSfile: $
*
*   Purpose:
*      This file contains a register file with reg_def statements
*      for all registers of the HYPHY20G device.
*
*   Note:
*      This file has been generated by the following automated script:
*         runScriptsAll_revC.tcl Version 1.7
*
*   Created: Thu Jan 13 12:01:20 PST 2011
*
*   Author: $Author: $
*
*   Version: $Revision: 10561 $
*
*   Date: $Date: 2011-01-14 05:32:20 +0800 (Fri, 14 Jan 2011) $ 
*
*   Revision History:
*      
*      $Log: $
*      
*      $KeysEnd$
*******************************************************************************/

#ifndef HYPHY20G_IDEFS_H

#define HYPHY20G_IDEFS_H

#ifdef __cplusplus
extern "C" {
#endif


/******************************************************************************/
/** HyPHY 20G INDIRECT REGISTER BIT MASKS                                    **/
/******************************************************************************/

/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CFG_TBL                                */
/* Indirect Memory for Register Name: LINK_CONFIG_TABLE                       */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The link configuration table stores the provisioning                       */
/* for each physical link. This table serves as the NMS             interface */
/* PROVISION, ADD, and DELETE links. Unless otherwise             specified,  */
/* data and reserved fields will default to all             0s. STS-3/VC-4    */
/* format: MEM_ADDR = STS3_index*3;             STS3_index ranges 0-63.       */
/* address format: MEM_ADDR = STS3_index*3 +             STS1_index;          */
/* ranges 0-63, STS1_index ranges             0-2.                            */
/*----------------------------------------------------------------------------*/
/* bit 18-11: VC_SQ[7:0]                                                      */
/* bit 10   : UNEXP_MST_OK                                                    */
/* bit 9-4  : GROUP_TAG[5:0]                                                  */
/* bit 3    : INHIBIT                                                         */
/* bit 2    : ADD                                                             */
/* bit 1-0  : PROV_MODE[1:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_VC_SQ_OFF        11
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_VC_SQ_MSK         (0x00FF << 11)
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_UNEXP_MST_OK_OFF 10
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_UNEXP_MST_OK_MSK  (0x0001 << 10)
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_GROUP_TAG_OFF     4
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_GROUP_TAG_MSK     (0x003F << 4)
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_INHIBIT_OFF       3
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_INHIBIT_MSK       (0x0001 << 3)
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_ADD_OFF           2
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_ADD_MSK           (0x0001 << 2)
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_PROV_MODE_OFF     0
#define HYPHY20G_VCAT_LCAS_TVCP_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_PROV_MODE_MSK     (0x0003 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: FE_SINK_MST_BUF                            */
/* Indirect Memory for Register Name: FE_SINK_MST_BUFFER                      */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The FE Sink MST Buffer accumulates the received MST             generated  */
/* the FE Sink. This MST provides status indications for             groups   */
/* by the TVCP192 as a NE Source. Note that the data             in the FE    */
/* MST Buffer may become stale due to a lack of             working links     */
/* the NE and FE, these links act as return             path to enable the    */
/* data flow OR a pending re-sequencing event             that will cause an  */
/* to the buffer data. For the buffer data             to remain up to date,  */
/* user must ensure that a working link             exists between the NE and */
/* Further, the user can verify that no             re-sequence events are    */
/* by examining the RESEQ_DONE_I and             RESEQ_DONE_V per-group       */
/* bits. Addressing: MEM_ADDR = GRP_TAG*24 + Word Offset;             GFP_TAG */
/* 0-63, Word Offset ranges 0-23                                              */
/*----------------------------------------------------------------------------*/
/* bit 7-0  : FE_SK_MST[7:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCP_FE_SINK_MST_BUF_IBIT_FE_SINK_MST_BUF_FE_SK_MST_OFF  0
#define HYPHY20G_VCAT_LCAS_TVCP_FE_SINK_MST_BUF_IBIT_FE_SINK_MST_BUF_FE_SK_MST_MSK (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_CTXT_TBL                               */
/* Indirect Memory for Register Name: GROUP_CTXT_ACT_SCORE                    */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0003 * n)H                           */
/*----------------------------------------------------------------------------*/
/* All fields must be initialized to zero before             provisioning the */
/* member of a group. Addressing: MEM_ADDR = GRP_TAG*3; GRP_TAG ranges        */
/*     0-63.                                                                  */
/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/



/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_CTXT_TBL                               */
/* Indirect Memory for Register Name: GROUP_CTXT_BIT_FIELD                    */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0003 * n)H                           */
/*----------------------------------------------------------------------------*/
/* All reserved fields must be initialized to zero before                     */
/* the first member of a group. Addressing: MEM_ADDR = GRP_TAG*3 + 2; GRP_TAG */
/*             0-63.                                                          */
/*----------------------------------------------------------------------------*/
/* bit 14-0 : GID_SEED[14:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCP_GRP_CTXT_TBL_IBIT_GRP_CTXT_BIT_FLD_GID_SEED_OFF  0
#define HYPHY20G_VCAT_LCAS_TVCP_GRP_CTXT_TBL_IBIT_GRP_CTXT_BIT_FLD_GID_SEED_MSK (0x7FFF << 0)







/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: H4_TBL                                     */
/* Indirect Memory for Register Name: H4_TABLE                                */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The H4 Table contains the information to be inserted             into the  */
/* LCAS CTRL packets for each member. Indirect             access is provided */
/* debugging and testing purposes. Unless             otherwise specified,    */
/* data and reserved fields will default to             all 0s. STS-3/VC-4    */
/* MEM_ADDR = (STS3_index DIV             16)*64 + (STS3_index MOD 16)*3.     */
/* ranges             0-63. STS-1/VC-3 addressing: MEM_ADDR = (STS3_index DIV */
/*            16)*64 + (STS3_index MOD 16)*3 + STS1_index. STS3_index ranges  */
/*           0-63.                                                            */
/*----------------------------------------------------------------------------*/
/* bit 29-22: MST[7:0]                                                        */
/* bit 21   : RS_ACK                                                          */
/* bit 20-13: SQ[7:0]                                                         */
/* bit 12-9 : CTRL[3:0]                                                       */
/* bit 8    : GID                                                             */
/* bit 7-0  : CRC_8[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_MST_OFF                    22
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_MST_MSK                     (0x00FF << 22)
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_RS_ACK_OFF                 21
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_RS_ACK_MSK                  (0x0001 << 21)
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_SQ_OFF                     13
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_SQ_MSK                      (0x00FF << 13)
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_CTRL_OFF                    9
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_CTRL_MSK                    (0x000F << 9)
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_GID_OFF                     8
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_GID_MSK                     (0x0001 << 8)
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_CRC_8_OFF                   0
#define HYPHY20G_VCAT_LCAS_TVCP_H4_TBL_IBIT_H4_TBL_CRC_8_MSK                   (0x00FF << 0)










/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: MEM_INT_STAT_TBL                           */
/* Indirect Memory for Register Name: MEMBER_INT_STATUS_TABLE                 */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCP                           */
/* Direct Block Base Address: (4920100 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* STS-3/VC-4 address format: INT_MEM_ADDR_REG =             STS3_index*3;    */
/* ranges 0-63. STS-1/VC-3 address format: INT_MEM_ADDR_REG =                 */
/* + STS1_index; STS3_index ranges 0-63, STS1_index             ranges 0-2.   */
/*----------------------------------------------------------------------------*/
/* bit 5    : LINK_UNEXPECTED_MST_OK_INT                                      */
/* bit 4    : LINK_ADD_TIMEOUT_INT                                            */
/* bit 1    : LINK_IN_OUT_INT                                                 */
/* bit 0    : LINK_CONTROL_CHANGE_INT                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_UNEXPECTED_MST_OK_INT_OFF  5
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_UNEXPECTED_MST_OK_INT_MSK (0x0001 << 5)
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_ADD_TIMEOUT_INT_OFF  4
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_ADD_TIMEOUT_INT_MSK (0x0001 << 4)
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_IN_OUT_INT_OFF  1
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_IN_OUT_INT_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_CONTROL_CHANGE_INT_OFF  0
#define HYPHY20G_VCAT_LCAS_TVCP_MEM_INT_STAT_TBL_IBIT_MMBR_INT_STAT_TBL_LINK_CONTROL_CHANGE_INT_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CFG_MEM                                */
/* Indirect Memory for Register Name: LINK_CONFIG_MEM                         */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* Unless otherwise specified all data and reserved fields             will   */
/* to zero.                                                                   */
/*----------------------------------------------------------------------------*/
/* bit 20   : SW_AIS                                                          */
/* bit 19-18: MODE                                                            */
/* bit 17   : EXP_SQ_EN                                                       */
/* bit 16   : INHIBIT                                                         */
/* bit 15-8 : EXP_SQ                                                          */
/* bit 7    : FAIL_MST                                                        */
/* bit 6    : OK_MST                                                          */
/* bit 5-0  : GROUP_TAG                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_SW_AIS_OFF       20
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_SW_AIS_MSK        (0x0001 << 20)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_MODE_OFF         18
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_MODE_MSK          (0x0003 << 18)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_EXP_SQ_EN_OFF    17
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_EXP_SQ_EN_MSK     (0x0001 << 17)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_INHIBIT_OFF      16
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_INHIBIT_MSK       (0x0001 << 16)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_EXP_SQ_OFF        8
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_EXP_SQ_MSK        (0x00FF << 8)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_FAIL_MST_OFF      7
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_FAIL_MST_MSK      (0x0001 << 7)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_OK_MST_OFF        6
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_OK_MST_MSK        (0x0001 << 6)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_GROUP_TAG_OFF     0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CFG_MEM_IBIT_LNK_CFG_MEM_GROUP_TAG_MSK     (0x003F << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_CFG_MEM                                */
/* Indirect Memory for Register Name: GROUP_CONFIG_MEM                        */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* Unless otherwise specified all data and reserved fields             will   */
/* to zero.                                                                   */
/*----------------------------------------------------------------------------*/
/* bit 17-12: MAX_DELAY_MFI2                                                  */
/* bit 11-0 : MAX_DELAY_OFFSET                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_CFG_MEM_IBIT_GRP_CFG_MEM_MAX_DELAY_MFI2_OFF 12
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_CFG_MEM_IBIT_GRP_CFG_MEM_MAX_DELAY_MFI2_MSK (0x003F << 12)
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_CFG_MEM_IBIT_GRP_CFG_MEM_MAX_DELAY_OFFSET_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_CFG_MEM_IBIT_GRP_CFG_MEM_MAX_DELAY_OFFSET_MSK (0x0FFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CXT_WRD0_MEM                           */
/* Indirect Memory for Register Name: LINK_CONTEXT_WORD0_MEM                  */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0002 * n)H                           */
/*----------------------------------------------------------------------------*/
/* Unless otherwise specified all data and reserved fields             will   */
/* to zero.                                                                   */
/*----------------------------------------------------------------------------*/
/* bit 36   : SNAP_WR_PTR_VALID                                               */
/* bit 35-24: SNAP_WR_PTR_OFFSET                                              */
/* bit 22   : DELAY_ACCEPT                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_VALID_OFF 4
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_VALID_MSK (0x0001 << 4)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_OFFSET_2_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_OFFSET_2_MSK (0x000F << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_OFFSET_1_OFF 24
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_SNAP_WR_PTR_OFFSET_1_MSK (0x00FF << 24)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_DELAY_ACCEPT_OFF 22
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD0_MEM_DELAY_ACCEPT_MSK (0x0001 << 22)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CXT_WRD0_MEM                           */
/* Indirect Memory for Register Name: LINK_CONTEXT_WORD1_MEM                  */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0002 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The terms foreground (FG) and background (BG) describe                     */
/* steps in the RVCP's VCAT processing. FG data refers to the set of post-DCB */
/* values             that define how the link data in the current multiframe */
/* to be             handled by the VCAT engine in the context of its VCG     */
/*             re-assembly process and LCAS control loop. FG data is mainly   */
/*          derived from the control packet data in the previous multiframe,  */
/*           and is frozen and applied for the entire subsequent multiframe   */
/*          (control packet data describes the state of the link during the   */
/*          next control packet). FG data is also referred to as the data     */
/*        being “played-out” by the VCAT engine. BG data refers to the    */
/* of post-DCB control values             that will define how the link data  */
/* the next multiframe will be             processed. While FG data controls  */
/* current multiframe data,             background data, mainly the current   */
/* packet data, is             analyzed in preparation of it being applied as */
/* data in             the next multiframe. FG data can have an influence on  */
/*             data in certain fly-wheeling cases, but background data can    */
/*             affect foreground data.                                        */
/*----------------------------------------------------------------------------*/
/* bit 43   : IW_MODE_VALID                                                   */
/* bit 42   : IW_MODE                                                         */
/* bit 39   : LINK_ST_OK_NO_DEFECT                                            */
/* bit 38   : LINK_ST_OK                                                      */
/* bit 35   : FG_PKT_GOOD                                                     */
/* bit 33   : FG_ACTIVE                                                       */
/* bit 32   : FG_SQ_VALID                                                     */
/* bit 31-28: FG_CTRL                                                         */
/* bit 27-20: FG_SQ                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_IW_MODE_VALID_OFF 11
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_IW_MODE_VALID_MSK (0x0001 << 11)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_IW_MODE_OFF 10
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_IW_MODE_MSK (0x0001 << 10)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_LINK_ST_OK_NO_DEFECT_OFF 7
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_LINK_ST_OK_NO_DEFECT_MSK (0x0001 << 7)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_LINK_ST_OK_OFF 6
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_LINK_ST_OK_MSK (0x0001 << 6)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_PKT_GOOD_OFF 3
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_PKT_GOOD_MSK (0x0001 << 3)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_ACTIVE_OFF 1
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_ACTIVE_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_SQ_VALID_OFF 0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_SQ_VALID_MSK (0x0001 << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_CTRL_OFF 28
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_CTRL_MSK (0x000F << 28)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_SQ_OFF 20
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CXT_WRD0_MEM_IBIT_LNK_CTXT_WORD1_MEM_FG_SQ_MSK (0x00FF << 20)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CTRL_PKT_DCB_MEM                       */
/* Indirect Memory for Register Name: LINK_CONTROL_PKT_DCB_MEM                */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* Note : When switching a link from LCAS VCAT mode to                        */
/* mode, all locations assigned to the link in the Link             Control   */
/* DCB (MEM_SEL = 0x04) must be cleared to             all-zeros.             */
/*----------------------------------------------------------------------------*/
/* bit 32   : RS_ACK                                                          */
/* bit 31-24: MST                                                             */
/* bit 23-16: SQ                                                              */
/* bit 15-8 : MFI2                                                            */
/* bit 7-4  : CTRL                                                            */
/* bit 3    : GID                                                             */
/* bit 2    : MF_GOOD                                                         */
/* bit 1    : CRC_GOOD                                                        */
/* bit 0    : CRC_ZERO                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_RS_ACK_OFF 0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_RS_ACK_MSK (0x0001 << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MST_OFF 24
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MST_MSK (0x00FF << 24)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_SQ_OFF 16
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_SQ_MSK (0x00FF << 16)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MFI2_OFF  8
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MFI2_MSK (0x00FF << 8)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CTRL_OFF  4
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CTRL_MSK (0x000F << 4)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_GID_OFF  3
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_GID_MSK (0x0001 << 3)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MF_GOOD_OFF  2
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_MF_GOOD_MSK (0x0001 << 2)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CRC_GOOD_OFF  1
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CRC_GOOD_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CRC_ZERO_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_CTRL_PKT_DCB_MEM_IBIT_LNK_CTL_PKT_DCB_CRC_ZERO_MSK (0x0001 << 0)










/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_STAT_MEM                               */
/* Indirect Memory for Register Name: LINK_STATISTICS_MEM                     */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : SNAP_WR_PTR_MFI2                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_STAT_MEM_IBIT_LNK_STATS_SNAP_WR_PTR_MFI2_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_STAT_MEM_IBIT_LNK_STATS_SNAP_WR_PTR_MFI2_MSK (0x00FF << 0)















/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: NE_GRP_MST_BUF_MEM                         */
/* Indirect Memory for Register Name: NE_GRP_MST_MEM                          */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* These fields are valid only when the group (#N) is             configured  */
/* LCAS mode. These fields will be forced to 0x0 by hardware when the         */
/*    group (#N) is configured in VCAT mode.                                  */
/*----------------------------------------------------------------------------*/
/* bit 8    : NE_RSF                                                          */
/* bit 7-0  : NE_SK_MST                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_NE_GRP_MST_BUF_MEM_IBIT_NE_GRP_MST_NE_RSF_OFF  8
#define HYPHY20G_VCAT_LCAS_RVCP_NE_GRP_MST_BUF_MEM_IBIT_NE_GRP_MST_NE_RSF_MSK  (0x0001 << 8)
#define HYPHY20G_VCAT_LCAS_RVCP_NE_GRP_MST_BUF_MEM_IBIT_NE_GRP_MST_NE_SK_MST_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_NE_GRP_MST_BUF_MEM_IBIT_NE_GRP_MST_NE_SK_MST_MSK (0x00FF << 0)







/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SNT_CTRL_CNTXT_MEM                         */
/* Indirect Memory for Register Name: SONET_CTRL_CONTEXT_MEM                  */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 58-57: MF_SYNC_STATE                                                   */
/* bit 32   : AIS_IND                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCP_SNT_CTRL_CNTXT_MEM_IBIT_SONET_CTL_CTXT_MF_SYNC_STATE_OFF 25
#define HYPHY20G_VCAT_LCAS_RVCP_SNT_CTRL_CNTXT_MEM_IBIT_SONET_CTL_CTXT_MF_SYNC_STATE_MSK (0x0003 << 25)
#define HYPHY20G_VCAT_LCAS_RVCP_SNT_CTRL_CNTXT_MEM_IBIT_SONET_CTL_CTXT_AIS_IND_OFF 0
#define HYPHY20G_VCAT_LCAS_RVCP_SNT_CTRL_CNTXT_MEM_IBIT_SONET_CTL_CTXT_AIS_IND_MSK (0x0001 << 0)







/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_INT_MEM                                */
/* Indirect Memory for Register Name: LINK_INTERRUPT_STATUS_MEM               */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* A logic 0 in each field indicates that the             corresponding       */
/* condition is not active. A logic 1             indicates the interrupt     */
/* is active. Each bit clears             according to WCIMODE (when WCIMODE  */
/* '1', the interrupt must be             written with logic 1 to clear the   */
/* when WCIMODE = '0', reading             the interrupt will clear it). The  */
/* indications propogate as interrupt (INT)             only if corresponding */
/* of the Link Interrupt Enable Register             (LINK_INT_EN_REG) is 1.  */
/*----------------------------------------------------------------------------*/
/* bit 12   : IW_CHANGE_I                                                     */
/* bit 11   : ACCEPT_CHANGE_I                                                 */
/* bit 9    : AIS_CHANGE_I                                                    */
/* bit 8    : MF_SYNC_CHANGE_I                                                */
/* bit 7    : CTRL_CHANGE_I                                                   */
/* bit 6    : CTRL_PKT_CRC_I                                                  */
/* bit 5    : CTRL_ERR_I                                                      */
/* bit 4    : LCAS_ERR_I                                                      */
/* bit 3    : SQ_MISMATCH_I                                                   */
/* bit 2    : SQ_INVALID_I                                                    */
/* bit 1    : ACTIVE_CHANGE_I                                                 */
/* bit 0    : LINK_ST_CHANGE_I                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_IW_CHANGE_I_OFF  12
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_IW_CHANGE_I_MSK   (0x0001 << 12)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_ACCEPT_CHANGE_I_OFF 11
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_ACCEPT_CHANGE_I_MSK (0x0001 << 11)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_AIS_CHANGE_I_OFF  9
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_AIS_CHANGE_I_MSK  (0x0001 << 9)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_MF_SYNC_CHANGE_I_OFF  8
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_MF_SYNC_CHANGE_I_MSK (0x0001 << 8)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_CHANGE_I_OFF  7
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_CHANGE_I_MSK (0x0001 << 7)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_PKT_CRC_I_OFF  6
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_PKT_CRC_I_MSK (0x0001 << 6)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_ERR_I_OFF    5
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_CTRL_ERR_I_MSK    (0x0001 << 5)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_LCAS_ERR_I_OFF    4
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_LCAS_ERR_I_MSK    (0x0001 << 4)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_SQ_MISMATCH_I_OFF  3
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_SQ_MISMATCH_I_MSK (0x0001 << 3)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_SQ_INVALID_I_OFF  2
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_SQ_INVALID_I_MSK  (0x0001 << 2)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_ACTIVE_CHANGE_I_OFF  1
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_ACTIVE_CHANGE_I_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_LINK_ST_CHANGE_I_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCP_LNK_INT_MEM_IBIT_LNK_INT_MEM_LINK_ST_CHANGE_I_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_INT_MEM                                */
/* Indirect Memory for Register Name: GROUP_INTERRUPT_STATUS_MEM              */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCP                           */
/* Direct Block Base Address: (4920200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* A logic 0 in each field indicates that the             corresponding       */
/* condition is not active. A logic 1             indicates the interrupt     */
/* is active. Each bit clears             according to WCIMODE (when WCIMODE  */
/* '1', the interrupt must be             written with logic 1 to clear the   */
/* when WCIMODE = '0', reading             the interrupt will clear it). The  */
/* indications propogate as interrupt (INT)             only if corresponding */
/* of the Group Interrupt Enable Register             (GRP_INT_EN_REG) is 1.  */
/*----------------------------------------------------------------------------*/
/* bit 2    : GID_ERR_I                                                       */
/* bit 1    : READ_PTR_I                                                      */
/* bit 0    : RS_I                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_GID_ERR_I_OFF         2
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_GID_ERR_I_MSK         (0x0001 << 2)
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_READ_PTR_I_OFF        1
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_READ_PTR_I_MSK        (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_RS_I_OFF              0
#define HYPHY20G_VCAT_LCAS_RVCP_GRP_INT_MEM_IBIT_GRP_INT_RS_I_MSK              (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LNK_CFG_TBL                                */
/* Indirect Memory for Register Name: LINK_CONFIG_TABLE                       */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_TVCPO                          */
/* Direct Block Base Address: (4920400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The link configuration table stores the provisioning                       */
/* for each physical link. This table serves as the NMS             interface */
/* PROVISION a link. Note : In LCAS mode, link             operations like    */
/* are performed through this register             interface. Unless          */
/* specified, all data and reserved             fields will default to all    */
/* MEM_ADDR = Link_index. [Range is 0~3].                                     */
/*----------------------------------------------------------------------------*/
/* bit 11-10: VC_SQ[11:10]                                                    */
/* bit 5-4  : GROUP_TAG[5:4]                                                  */
/* bit 1-0  : PROV_MODE[1:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_VC_SQ_OFF       10
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_VC_SQ_MSK        (0x0003 << 10)
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_GROUP_TAG_OFF    4
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_GROUP_TAG_MSK    (0x0003 << 4)
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_PROV_MODE_OFF    0
#define HYPHY20G_VCAT_LCAS_TVCPO_LNK_CFG_TBL_IBIT_LNK_CFG_TBL_PROV_MODE_MSK    (0x0003 << 0)
























/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LINK_CFG_TABLE                             */
/* Indirect Memory for Register Name: LINK CONFIGURATION TABLE                */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 20   : SW_AIS                                                          */
/* bit 19-18: MODE                                                            */
/* bit 17   : EXP_SQ_EN                                                       */
/* bit 16   : INHIBIT                                                         */
/* bit 5-0  : GROUP_TAG                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_SW_AIS_OFF   20
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_SW_AIS_MSK    (0x0001 << 20)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_MODE_OFF     18
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_MODE_MSK      (0x0003 << 18)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_EXP_SQ_EN_OFF 17
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_EXP_SQ_EN_MSK (0x0001 << 17)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_INHIBIT_OFF  16
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_INHIBIT_MSK   (0x0001 << 16)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_GROUP_TAG_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CFG_TABLE_IBIT_LNK_CFG_TBL_GROUP_TAG_MSK (0x003F << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_CFG_TABLE                              */
/* Indirect Memory for Register Name: GROUP CONFIGURATION TABLE               */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 20-15: MAX_DELAY_MFI                                                   */
/* bit 14-0 : MAX_DELAY_OFFSET                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_CFG_TABLE_IBIT_GRP_CFG_TBL_MAX_DELAY_MFI_OFF 15
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_CFG_TABLE_IBIT_GRP_CFG_TBL_MAX_DELAY_MFI_MSK (0x003F << 15)
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_CFG_TABLE_IBIT_GRP_CFG_TBL_MAX_DELAY_OFFSET_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_CFG_TABLE_IBIT_GRP_CFG_TBL_MAX_DELAY_OFFSET_MSK (0x7FFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LINK_CXT_TABLE                             */
/* Indirect Memory for Register Name: LINK CONTEXT WORD 0 TABLE               */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0002 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The LINK_CONTEXT_WORD0 TABLE indicates the status of             the LINK. */
/* "Write" access in inherent due             to RAM implementation and       */
/* only be used to clear all the bit             fields to zero before adding */
/* LINK to a GROUP in VCAT mode of             operation.                     */
/*----------------------------------------------------------------------------*/
/* bit 53   : SNAP_WR_PTR_VALID                                               */
/* bit 52-38: SNAP_WR_PTR_OFFSET                                              */
/* bit 36   : DELAY_ACCEPT                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_SNAP_WR_PTR_VALID_OFF 21
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_SNAP_WR_PTR_VALID_MSK (0x0001 << 21)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_SNAP_WR_PTR_OFFSET_OFF 6
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_SNAP_WR_PTR_OFFSET_MSK (0x7FFF << 6)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_DELAY_ACCEPT_OFF 4
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD0_TBL_DELAY_ACCEPT_MSK (0x0001 << 4)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LINK_CXT_TABLE                             */
/* Indirect Memory for Register Name: LINK CONTEXT WORD 1 TABLE               */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0002 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The LINK_CONTEXT_WORD1 TABLE indicates the status of             the LINK. */
/* "Write" access in inherent due             to RAM implementation and       */
/* only be used to clear all the bit             fields to zero before adding */
/* LINK to a GROUP in VCAT mode of             operation.                     */
/*----------------------------------------------------------------------------*/
/* bit 38   : LINK_ST_OK                                                      */
/* bit 35   : FG_PKT_GOOD                                                     */
/* bit 33   : FG_ACTIVE                                                       */
/* bit 32   : FG_SQ_VALID                                                     */
/* bit 31-28: FG_CTRL                                                         */
/* bit 27-20: FG_SQ                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_LINK_ST_OK_OFF 6
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_LINK_ST_OK_MSK (0x0001 << 6)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_PKT_GOOD_OFF 3
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_PKT_GOOD_MSK (0x0001 << 3)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_ACTIVE_OFF 1
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_ACTIVE_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_SQ_VALID_OFF 0
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_SQ_VALID_MSK (0x0001 << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_CTRL_OFF 28
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_CTRL_MSK (0x000F << 28)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_SQ_OFF 20
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_CXT_TABLE_IBIT_LNK_CTXT_WORD1_TBL_FG_SQ_MSK (0x00FF << 20)













/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LINK_STAT_TABLE                            */
/* Indirect Memory for Register Name: LINK STATISTICS TABLE                   */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The LINK_STAT_TABLE provides the             statistics associated with    */
/* LINK. The "Write" access in inherent due             to RAM implementation */
/* should only be used to clear all the bit             fields to zero before */
/* a LINK to a GROUP in VCAT mode of             operation.                   */
/*----------------------------------------------------------------------------*/
/* bit 18-0 : SNAP_CTRL_CRC_ERR_CNT_SNAP_WR_PTR_MFI                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_STAT_TABLE_IBIT_LNK_STAT_TBL_SNAP_CTRL_CRC_ERR_CNT_SNAP_WR_PTR_MFI_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_STAT_TABLE_IBIT_LNK_STAT_TBL_SNAP_CTRL_CRC_ERR_CNT_SNAP_WR_PTR_MFI_MSK (0x7FFFF << 0)


















/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CTRL_PKT_CONTEXT_TABLE                     */
/* Indirect Memory for Register Name: CONTROL PACKET EXTRACTION CONTEXT TABLE  */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The CTRL_PKT_CONTEXT_TABLE             indicates the status of the LINK.   */
/* "Write" access in inherent due             to RAM implementation and       */
/* only be used to clear all the bit             fields to zero before        */
/* the link.                                                                  */
/*----------------------------------------------------------------------------*/
/* bit 78-77: MF_SYNC_STATE                                                   */
/* bit 40   : AIS_STATUS                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 3 (0x3) */
#define HYPHY20G_VCAT_LCAS_RVCPO_CTRL_PKT_CONTEXT_TABLE_IBIT_CTL_PKT_CTXT_TBL_MF_SYNC_STATE_OFF 13
#define HYPHY20G_VCAT_LCAS_RVCPO_CTRL_PKT_CONTEXT_TABLE_IBIT_CTL_PKT_CTXT_TBL_MF_SYNC_STATE_MSK (0x0003 << 13)

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_VCAT_LCAS_RVCPO_CTRL_PKT_CONTEXT_TABLE_IBIT_CTL_PKT_CTXT_TBL_AIS_STATUS_OFF 8
#define HYPHY20G_VCAT_LCAS_RVCPO_CTRL_PKT_CONTEXT_TABLE_IBIT_CTL_PKT_CTXT_TBL_AIS_STATUS_MSK (0x0001 << 8)







/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: LINK_INT_STAT_TABLE                        */
/* Indirect Memory for Register Name: LINK INTERRUPT STATUS TABLE             */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The following indications propogate as interrupt (INT)             only if */
/* bit of the Link Interrupt Enable Register             (LINK_INT_EN_REG) is */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 11   : ACCEPT_CHANGE_I                                                 */
/* bit 9    : AIS_CHANGE_I                                                    */
/* bit 8    : MF_SYNC_CHANGE_I                                                */
/* bit 7    : CTRL_CHANGE_I                                                   */
/* bit 6    : CTRL_PKT_CRC_I                                                  */
/* bit 5    : CTRL_ERR_I                                                      */
/* bit 1    : ACTIVE_CHANGE_I                                                 */
/* bit 0    : LINK_ST_CHANGE_I                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_ACCEPT_CHANGE_I_OFF 11
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_ACCEPT_CHANGE_I_MSK (0x0001 << 11)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_AIS_CHANGE_I_OFF  9
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_AIS_CHANGE_I_MSK (0x0001 << 9)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_MF_SYNC_CHANGE_I_OFF  8
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_MF_SYNC_CHANGE_I_MSK (0x0001 << 8)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_CHANGE_I_OFF  7
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_CHANGE_I_MSK (0x0001 << 7)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_PKT_CRC_I_OFF  6
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_PKT_CRC_I_MSK (0x0001 << 6)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_ERR_I_OFF  5
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_CTRL_ERR_I_MSK (0x0001 << 5)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_ACTIVE_CHANGE_I_OFF  1
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_ACTIVE_CHANGE_I_MSK (0x0001 << 1)
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_LINK_ST_CHANGE_I_OFF  0
#define HYPHY20G_VCAT_LCAS_RVCPO_LINK_INT_STAT_TABLE_IBIT_LNK_INT_STAT_TBL_LINK_ST_CHANGE_I_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: GRP_INT_STAT_TABLE                         */
/* Indirect Memory for Register Name: GROUP INTERRUPT STATUS TABLE            */
/* Located in Direct Block: HYPHY20G_VCAT_LCAS_RVCPO                          */
/* Direct Block Base Address: (4920800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The following indications propogate as interrupt (INT)             only if */
/* bit of the Group Interrupt Enable Register             (GRP_INT_EN_REG) is */
/* Note: logic 0 in each field indicates that the             corresponding   */
/* condition is not active. logic 1 indicates             the interrupt       */
/* is active. Each bit clears according to             WCIMODE(When           */
/* the interrupt must be written with logic 1             to clear the bit;   */
/* WCIMODE=0,reading the interrupt will clear             it).                */
/*----------------------------------------------------------------------------*/
/* bit 1    : READ_PTR_I                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_INT_STAT_TABLE_IBIT_GRP_INT_STAT_TBL_READ_PTR_I_OFF  1
#define HYPHY20G_VCAT_LCAS_RVCPO_GRP_INT_STAT_TABLE_IBIT_GRP_INT_STAT_TBL_READ_PTR_I_MSK (0x0001 << 1)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: IND_CHAN_CFG                               */
/* Indirect Memory for Register Name: INDIRECT CHANNEL COMMON CONFIGURATION   */
/* Located in Direct Block: HYPHY20G_GFP_FRM_TXDP                             */
/* Direct Block Base Address: (4921200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel Common Configuration register             provides    */
/* GFP and HDLC/LAPS mode processing options. It is             accessed via  */
/* Indirect Channel Control and Status register and             the Indirect  */
/* Common Configuration registers. Note: The Indirect Channel Common          */
/* registers             carry unknown values after the device is powered up. */
/* these             register bits must be programmed to logic 0 after device */
/*             unless otherwise noted. Reserved indirect configuration        */
/* bits must be             programmed to logic 0 unless otherwise noted.     */
/*----------------------------------------------------------------------------*/
/* bit 95   : FDI_DATA_REV                                                    */
/* bit 94-92: FLAG_IDLE                                                       */
/* bit 89   : PFCS_REV_OBYTE                                                  */
/* bit 88   : PFCS_REV_OBIT                                                   */
/* bit 87   : PFCS_REV_IBIT                                                   */
/* bit 86   : PFCS_CRPT_INV                                                   */
/* bit 85   : PFCS_INV                                                        */
/* bit 84   : PFCS_INIT                                                       */
/* bit 83   : PFCS_MODE                                                       */
/* bit 82-81: FCS_INS                                                         */
/* bit 79-78: ABORT_TYPE                                                      */
/* bit 70   : EHDR_EN                                                         */
/* bit 63-48: TYPE_ADCT_DAT                                                   */
/* bit 31-30: FCS_INS_POS                                                     */
/* bit 29   : UPI_SEL                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 3 (0x3) */
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FDI_DATA_REV_OFF 31
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FDI_DATA_REV_MSK (0x0001 << 31)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FLAG_IDLE_OFF 28
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FLAG_IDLE_MSK (0x0007 << 28)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_OBYTE_OFF 25
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_OBYTE_MSK (0x0001 << 25)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_OBIT_OFF 24
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_OBIT_MSK (0x0001 << 24)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_IBIT_OFF 23
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_REV_IBIT_MSK (0x0001 << 23)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_CRPT_INV_OFF 22
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_CRPT_INV_MSK (0x0001 << 22)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_INV_OFF 21
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_INV_MSK  (0x0001 << 21)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_INIT_OFF 20
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_INIT_MSK (0x0001 << 20)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_MODE_OFF 19
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_PFCS_MODE_MSK (0x0001 << 19)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FCS_INS_OFF  17
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FCS_INS_MSK   (0x0003 << 17)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_ABORT_TYPE_OFF 14
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_ABORT_TYPE_MSK (0x0003 << 14)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_EHDR_EN_OFF  6
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_EHDR_EN_MSK   (0x0001 << 6)

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_TYPE_ADCT_DAT_OFF 16
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_TYPE_ADCT_DAT_MSK (0xFFFF << 16)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FCS_INS_POS_OFF 30
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_FCS_INS_POS_MSK (0x0003 << 30)
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_UPI_SEL_OFF  29
#define HYPHY20G_GFP_FRM_TXDP_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_UPI_SEL_MSK   (0x0001 << 29)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: IND_EXT_CMF_CFG                            */
/* Indirect Memory for Register Name: INDIRECT EXTENSION HEADER / CMF MEMORY  */
/* CONFIGURATION                                                              */
/* Located in Direct Block: HYPHY20G_GFP_FRM_TXDP                             */
/* Direct Block Base Address: (4921200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* Channel RAM holds the per channel             configurations.              */
/*----------------------------------------------------------------------------*/
/* bit 31-0 : HDR_CFRM_DAT                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_TXDP_IND_EXT_CMF_CFG_IBIT_EXTN_HDR_CMF_MEM_CFG_HDR_CFRM_DAT_OFF  0
#define HYPHY20G_GFP_FRM_TXDP_IND_EXT_CMF_CFG_IBIT_EXTN_HDR_CMF_MEM_CFG_HDR_CFRM_DAT_MSK (0xFFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: IND_PM_CTRL_STS                            */
/* Indirect Memory for Register Name: INDIRECT PM COUNTER                     */
/* Located in Direct Block: HYPHY20G_GFP_FRM_TXDP                             */
/* Direct Block Base Address: (4921200 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register holds the five performance counter             register      */
/* and are accessed via the Indirect Performance             Monitor Control  */
/* Note: TXDP-64 Performance Counters will be updated only             after  */
/* a valid client data from upstream CPB             interface.               */
/*----------------------------------------------------------------------------*/
/* bit 167-136: IDLE_FRM_CNT                                                    */
/* bit 135-104: CMF_FRM_CNT                                                     */
/* bit 103-72: ERR_FRM_CNT                                                     */
/* bit 71-40: TX_FRM_CNT                                                      */
/* bit 39-0 : TX_BYTE_CNT                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 6 (0x6) */
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_IDLE_FRM_CNT_2_OFF   0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_IDLE_FRM_CNT_2_MSK   (0x00FF << 0)

/* Fields accessed through Indirect Data Register 5 (0x5)*/
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_IDLE_FRM_CNT_1_OFF   8
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_IDLE_FRM_CNT_1_MSK   (0xFFFFFF << 8)
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_CMF_FRM_CNT_2_OFF    0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_CMF_FRM_CNT_2_MSK    (0x00FF << 0)

/* Fields accessed through Indirect Data Register 4 (0x4)*/
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_CMF_FRM_CNT_1_OFF    8
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_CMF_FRM_CNT_1_MSK    (0xFFFFFF << 8)
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_ERR_FRM_CNT_2_OFF    0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_ERR_FRM_CNT_2_MSK    (0x00FF << 0)

/* Fields accessed through Indirect Data Register 3 (0x3)*/
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_ERR_FRM_CNT_1_OFF   8
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_ERR_FRM_CNT_1_MSK    (0xFFFFFF << 8)
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_FRM_CNT_2_OFF     0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_FRM_CNT_2_MSK     (0x00FF << 0)

/* Fields accessed through Indirect Data Register 2 (0x2)*/
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_FRM_CNT_1_OFF    8
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_FRM_CNT_1_MSK     (0xFFFFFF << 8)
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_BYTE_CNT_2_OFF    0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_BYTE_CNT_2_MSK    (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_BYTE_CNT_1_OFF    0
#define HYPHY20G_GFP_FRM_TXDP_IND_PM_CTRL_STS_IBIT_PM_CNT_TX_BYTE_CNT_1_MSK    (0xFFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00000                               */
/* Indirect Memory for Register Name: GFP CHANNEL CONFIGURATION               */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The GFP/HDLC-Like Indirect Channel Common Configuration                    */
/* provides common GFP/HDLC mode processing             options. Note : Below */
/* default values are available             only after initialization. Read   */
/* initialization will result             in undefined values.                */
/*----------------------------------------------------------------------------*/
/* bit 63-48: MAXFL                                                           */
/* bit 47-40: MINFL                                                           */
/* bit 39-32: RADP_BYTE                                                       */
/* bit 31-27: FDF_STRIP                                                       */
/* bit 25   : DC_BALANCE                                                      */
/* bit 24   : EHEC_ECC                                                        */
/* bit 23   : CNT_MAXFL                                                       */
/* bit 22   : EHEC_CHK                                                        */
/* bit 21   : THEC_ECC_TRNSP_MODE                                             */
/* bit 20   : THEC_CHK_MAX_PLD_CHK                                            */
/* bit 19   : CHEC_ECC_MIN_PLD_CHK                                            */
/* bit 18-14: DELTA_FDO_STRIP                                                 */
/* bit 13   : FDF_FCS_STRIP                                                   */
/* bit 12   : DATA_REV_OBIT                                                   */
/* bit 11   : DATA_REV_IBIT                                                   */
/* bit 10   : PFCS_REV_FCSBYTE                                                */
/* bit 9    : PFCS_REV_FCSBIT                                                 */
/* bit 8    : PFCS_REV_PLDBIT                                                 */
/* bit 7    : PFCS_INV                                                        */
/* bit 6    : PFCS_INIT                                                       */
/* bit 5    : PFCS_MODE                                                       */
/* bit 4    : HDLC_PFCS_CHK                                                   */
/* bit 3    : DESCRMBL                                                        */
/* bit 2    : MODE                                                            */
/* bit 1    : GRP_SELF_INIT                                                   */
/* bit 0    : GRP_EN                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MAXFL_OFF   16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MAXFL_MSK    (0xFFFF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MINFL_OFF   8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MINFL_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_RADP_BYTE_OFF 0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_RADP_BYTE_MSK (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_FDF_STRIP_OFF 27
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_FDF_STRIP_MSK (0x001F << 27)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DC_BALANCE_OFF 25
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DC_BALANCE_MSK (0x0001 << 25)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_EHEC_ECC_OFF 24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_EHEC_ECC_MSK (0x0001 << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_CNT_MAXFL_OFF 23
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_CNT_MAXFL_MSK (0x0001 << 23)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_EHEC_CHK_OFF 22
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_EHEC_CHK_MSK (0x0001 << 22)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_THEC_ECC_TRNSP_MODE_OFF 21
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_THEC_ECC_TRNSP_MODE_MSK (0x0001 << 21)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_THEC_CHK_MAX_PLD_CHK_OFF 20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_THEC_CHK_MAX_PLD_CHK_MSK (0x0001 << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_CHEC_ECC_MIN_PLD_CHK_OFF 19
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_CHEC_ECC_MIN_PLD_CHK_MSK (0x0001 << 19)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DELTA_FDO_STRIP_OFF 14
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DELTA_FDO_STRIP_MSK (0x001F << 14)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_FDF_FCS_STRIP_OFF 13
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_FDF_FCS_STRIP_MSK (0x0001 << 13)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DATA_REV_OBIT_OFF 12
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DATA_REV_OBIT_MSK (0x0001 << 12)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DATA_REV_IBIT_OFF 11
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DATA_REV_IBIT_MSK (0x0001 << 11)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_FCSBYTE_OFF 10
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_FCSBYTE_MSK (0x0001 << 10)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_FCSBIT_OFF  9
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_FCSBIT_MSK (0x0001 << 9)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_PLDBIT_OFF  8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_REV_PLDBIT_MSK (0x0001 << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_INV_OFF  7
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_INV_MSK (0x0001 << 7)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_INIT_OFF  6
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_INIT_MSK (0x0001 << 6)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_MODE_OFF  5
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_PFCS_MODE_MSK (0x0001 << 5)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_HDLC_PFCS_CHK_OFF  4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_HDLC_PFCS_CHK_MSK (0x0001 << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DESCRMBL_OFF  3
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_DESCRMBL_MSK (0x0001 << 3)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MODE_OFF     2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_MODE_MSK     (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_GRP_SELF_INIT_OFF  1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_GRP_SELF_INIT_MSK (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_GRP_EN_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00000_IBIT_GFP_HDLC_CHNL_CFG_GRP_EN_MSK   (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00001                               */
/* Indirect Memory for Register Name: GFP EXI MATCH AND EXTENSION HEADER SIZE  */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel GFP EXI Match and Extension Header             Size   */
/* provides Type Header EXI field matching with             resultant         */
/* Header length information for GFP frames.This             register is for  */
/* configured to GFP mode only. Note : Below mentioned default values are     */
/*             only after initialization. Read before initialization will     */
/*             in undefined values.                                           */
/*----------------------------------------------------------------------------*/
/* bit 60   : EXH_FDF3                                                        */
/* bit 57-52: EXH_LTH3                                                        */
/* bit 51-48: EXH_EXI3                                                        */
/* bit 44   : EXH_FDF2                                                        */
/* bit 41-36: EXH_LTH2                                                        */
/* bit 35-32: EXH_EXI2                                                        */
/* bit 28   : EXH_FDF1                                                        */
/* bit 25-20: EXH_LTH1                                                        */
/* bit 19-16: EXH_EXI1                                                        */
/* bit 12   : EXH_FDF0                                                        */
/* bit 9-4  : EXH_LTH0                                                        */
/* bit 3-0  : EXH_EXI0                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF3_OFF 28
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF3_MSK (0x0001 << 28)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH3_OFF 20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH3_MSK (0x003F << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI3_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI3_MSK (0x000F << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF2_OFF 12
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF2_MSK (0x0001 << 12)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH2_OFF 4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH2_MSK (0x003F << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI2_OFF 0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI2_MSK (0x000F << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF1_OFF 28
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF1_MSK (0x0001 << 28)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH1_OFF 20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH1_MSK (0x003F << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI1_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI1_MSK (0x000F << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF0_OFF 12
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_FDF0_MSK (0x0001 << 12)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH0_OFF  4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_LTH0_MSK (0x003F << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI0_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00001_IBIT_GFP_EXI_MTCH_AND_EXTN_HDR_SZ_EXH_EXI0_MSK (0x000F << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00010                               */
/* Indirect Memory for Register Name: GENERIC FILTER 0 AND 1 CONTROL REGISTER  */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel Generic Filter Control register             provides  */
/* generic byte match value and frame disposition options.             In GFP */
/* only filter 0 is valid and in HDLC both filters are             valid.     */
/* 1 has higher precedence over Filter 0. Note : Below mentioned default      */
/* are available             only after initialization. Read before           */
/* will result             in undefined values.                               */
/*----------------------------------------------------------------------------*/
/* bit 23-20: GF1_IDX                                                         */
/* bit 19   : GF1_REV                                                         */
/* bit 18   : GF1_DROP                                                        */
/* bit 17   : GF1_FDF                                                         */
/* bit 16   : GF1_FDO                                                         */
/* bit 7-4  : GF0_IDX                                                         */
/* bit 3    : GF0_REV                                                         */
/* bit 2    : GF0_DROP                                                        */
/* bit 1    : GF0_FDF                                                         */
/* bit 0    : GF0_FDO                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_IDX_OFF 20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_IDX_MSK  (0x000F << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_REV_OFF 19
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_REV_MSK  (0x0001 << 19)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_DROP_OFF 18
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_DROP_MSK (0x0001 << 18)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_FDF_OFF 17
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_FDF_MSK  (0x0001 << 17)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_FDO_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF1_FDO_MSK  (0x0001 << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_IDX_OFF  4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_IDX_MSK  (0x000F << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_REV_OFF  3
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_REV_MSK  (0x0001 << 3)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_DROP_OFF  2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_DROP_MSK (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_FDF_OFF  1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_FDF_MSK  (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_FDO_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00010_IBIT_GNRC_FLTR_0_1_CTL_GF0_FDO_MSK  (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00011                               */
/* Indirect Memory for Register Name: GENERIC FILTER 0 DATA                   */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel Generic Filter data register             defines the  */
/* value and mask of the 4-byte Generic Filter 0.             This register   */
/* valid for both GFP and HDLC-like             frames. Note : Below          */
/* default values are available             only after initialization. Read   */
/* initialization will result             in undefined values.                */
/*----------------------------------------------------------------------------*/
/* bit 63-56: GF0_BYTE3                                                       */
/* bit 55-48: GF0_MASK3                                                       */
/* bit 47-40: GF0_BYTE2                                                       */
/* bit 39-32: GF0_MASK2                                                       */
/* bit 31-24: GF0_BYTE1                                                       */
/* bit 23-16: GF0_MASK1                                                       */
/* bit 15-8 : GF0_BYTE0                                                       */
/* bit 7-0  : GF0_MASK0                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE3_OFF   24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE3_MSK    (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK3_OFF   16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK3_MSK    (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE2_OFF   8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE2_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK2_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK2_MSK    (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE1_OFF   24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE1_MSK    (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK1_OFF   16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK1_MSK    (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE0_OFF    8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_BYTE0_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK0_OFF    0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00011_IBIT_GEN_FLT_0_DAT_GF0_MASK0_MSK    (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00100                               */
/* Indirect Memory for Register Name: GENERIC FILTER 1 DATA                   */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel Generic Filter 1 (Byte 0) register                    */
/* different frame filtering options for HDLC-like             frames. Note : */
/* mentioned default values are available             only after              */
/* Read before initialization will result             in undefined values.    */
/*----------------------------------------------------------------------------*/
/* bit 63-56: GF1_BYTE3                                                       */
/* bit 55-48: GF1_MASK3                                                       */
/* bit 47-40: GF1_BYTE2                                                       */
/* bit 39-32: GF1_MASK2                                                       */
/* bit 31-24: GF1_BYTE1                                                       */
/* bit 23-16: GF1_MASK1                                                       */
/* bit 15-8 : GF1_BYTE0                                                       */
/* bit 7-0  : GF1_MASK0                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE3_OFF   24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE3_MSK    (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK3_OFF   16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK3_MSK    (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE2_OFF   8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE2_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK2_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK2_MSK    (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE1_OFF   24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE1_MSK    (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK1_OFF   16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK1_MSK    (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE0_OFF    8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_BYTE0_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK0_OFF    0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00100_IBIT_GEN_FLT_1_DAT_GF1_MASK0_MSK    (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00101                               */
/* Indirect Memory for Register Name: FRAME DATA FIFO STATUS AND RESET        */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel CPU Frame Data FIFO Status             register       */
/* information to facilitate the extraction of data             stored in the */
/* Frame Data FIFO. CPU Frame Data FIFO contains             one 100-byte     */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 14-8 : FDF_NUMBYTES                                                    */
/* bit 7    : FDF_RST                                                         */
/* bit 2    : FDF_ERR_AV                                                      */
/* bit 1    : FDF_EOF_AV                                                      */
/* bit 0    : FDF_DATA_AV                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_NUMBYTES_OFF  8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_NUMBYTES_MSK (0x007F << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_RST_OFF  7
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_RST_MSK (0x0001 << 7)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_ERR_AV_OFF  2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_ERR_AV_MSK (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_EOF_AV_OFF  1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_EOF_AV_MSK (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_DATA_AV_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00101_IBIT_FRM_DAT_FIFO_STAT_RST_FDF_DATA_AV_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00110                               */
/* Indirect Memory for Register Name: FRAME DATA FIFO DATA                    */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel CPU Frame Data FIFO Read Port             (Bytes 0-1) */
/* provides read access to data stored in the             CPU Frame Data      */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 63-56: FDF_BYTE7                                                       */
/* bit 55-48: FDF_BYTE6                                                       */
/* bit 47-40: FDF_BYTE5                                                       */
/* bit 39-32: FDF_BYTE4                                                       */
/* bit 31-24: FDF_BYTE3                                                       */
/* bit 23-16: FDF_BYTE2                                                       */
/* bit 15-8 : FDF_BYTE1                                                       */
/* bit 7-0  : FDF_BYTE0                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE7_OFF 24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE7_MSK (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE6_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE6_MSK (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE5_OFF 8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE5_MSK (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE4_OFF 0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE4_MSK (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE3_OFF 24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE3_MSK (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE2_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE2_MSK (0x00FF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE1_OFF  8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE1_MSK (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE0_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00110_IBIT_FRM_DAT_FIFO_DAT_FDF_BYTE0_MSK (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_00111                               */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 0       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores a snapshot of the channel's             free-running  */
/* frame counter and received byte counter when             triggered by a    */
/* edge of LCLK or rising edge of             PMON_LATCH_TRIG (pcbi           */
/* bit). At the same time, the             channel's free-running control     */
/* counter and received byte             counter will be reset to 0.          */
/*----------------------------------------------------------------------------*/
/* bit 47-40: CTRL_FRM_CNT                                                    */
/* bit 39-0 : RX_BYTE_CNT                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_CTRL_FRM_CNT_OFF   8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_CTRL_FRM_CNT_MSK    (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_RX_BYTE_CNT_2_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_RX_BYTE_CNT_2_MSK   (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_RX_BYTE_CNT_1_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_00111_IBIT_PMON_CNT_0_RX_BYTE_CNT_1_MSK   (0xFFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_01000                               */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 1       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores a snapshot of the channel's             free-running  */
/* frame counter and receive frame counter when             triggered by a    */
/* edge of LCLK or rising edge of             PMON_LATCH_TRIG (pcbi           */
/* bit). At the same time, the             channel's free-running idle frame  */
/* and receive frame             counter will be reset to 0.                  */
/*----------------------------------------------------------------------------*/
/* bit 63-32: IDLE_FRM_CNT                                                    */
/* bit 31-0 : RX_FRM_CNT                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01000_IBIT_PROFM_MON_CNT_1_IDLE_FRM_CNT_OFF 0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01000_IBIT_PROFM_MON_CNT_1_IDLE_FRM_CNT_MSK (0xFFFFFFFF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01000_IBIT_PROFM_MON_CNT_1_RX_FRM_CNT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01000_IBIT_PROFM_MON_CNT_1_RX_FRM_CNT_MSK (0xFFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_01001                               */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 2       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores a snapshot of the channel's             free-running  */
/* extension header HEC (eHEC) error/Max             frame length error       */
/* uncorrectable type header HEC (tHEC)             error/Minimum frame       */
/* error counter and uncorrectable HEC             error/abort frame counter  */
/* triggered by a rising edge of LCLK             or rising edge of           */
/* (pcbi configuration bit). At the             same time, the channel's      */
/* uncorrectable extension             header HEC (eHEC) error/Max frame      */
/* error counter,             uncorrectable type header HEC (tHEC)            */
/* frame length             error counter and uncorrectable HEC error/abort   */
/* counter will             be reset to 0.                                    */
/*----------------------------------------------------------------------------*/
/* bit 63-48: ERR_EHEC_CNT_MAXFL_CNT                                          */
/* bit 35-16: ERR_THEC_CNT_MINFL_CNT                                          */
/* bit 15-0 : ERR_CHEC_CNT_ABRT_FRM_CNT                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_EHEC_CNT_MAXFL_CNT_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_EHEC_CNT_MAXFL_CNT_MSK (0xFFFF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_THEC_CNT_MINFL_CNT_2_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_THEC_CNT_MINFL_CNT_2_MSK (0x000F << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_THEC_CNT_MINFL_CNT_1_OFF 16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_THEC_CNT_MINFL_CNT_1_MSK (0xFFFF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_CHEC_CNT_ABRT_FRM_CNT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01001_IBIT_PMON_CNT_2_ERR_CHEC_CNT_ABRT_FRM_CNT_MSK (0xFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_01010                               */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 3       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores a snapshot of the channel's             free-running  */
/* bit header correction counter, frame drop             counter and FDF      */
/* counter when triggered by a rising edge             of LCLK or rising edge */
/* PMON_LATCH_TRIG (pcbi configuration             bit). At the same time,    */
/* channel's single bit header correction             counter, frame drop     */
/* and FDF overflow counter will be reset             to 0. FDF over flow     */
/* are channel based (CPBID) and single             bit header correction     */
/* and frame drop counters are group             based (VCATID).              */
/*----------------------------------------------------------------------------*/
/* bit 63-48: FDF_OVF_CNT                                                     */
/* bit 47-32: DROP_FRM_CNT                                                    */
/* bit 19-0 : SINGL_ERR_CORR_CNT                                              */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_FDF_OVF_CNT_OFF    16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_FDF_OVF_CNT_MSK     (0xFFFF << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_DROP_FRM_CNT_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_DROP_FRM_CNT_MSK    (0xFFFF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_SINGL_ERR_CORR_CNT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01010_IBIT_PMON_CNT_3_SINGL_ERR_CORR_CNT_MSK (0xFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_01011                               */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 4       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores a snapshot of the channel's             free-running  */
/* filter drop counter when triggered by a             rising edge of LCLK or */
/* edge of PMON_LATCH_TRIG (pcbi             configuration bit). At the same  */
/* the channel's free-running             extension filter drop byte counter  */
/* be reset to 0.                                                             */
/*----------------------------------------------------------------------------*/
/* bit 23-0 : EXT_FLTR_DROP_CNT                                               */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01011_IBIT_PMON_CNT_4_EXT_FLTR_DROP_CNT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_01011_IBIT_PMON_CNT_4_EXT_FLTR_DROP_CNT_MSK (0xFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_100000                              */
/* Indirect Memory for Register Name: CPBID BASED COMMON CONFIGURATION        */
/* REGISTER                                                                   */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register provides CPBID based             configurations. Note :      */
/* mentioned default values are available             only after              */
/* Read before initialization will result             in undefined values.    */
/* register should be programmed only for             GFP channels            */
/*----------------------------------------------------------------------------*/
/* bit 34   : GFP_FDO_EFCS_STRIP                                              */
/* bit 33   : CSF_DROP_EN                                                     */
/* bit 32-25: CSF_UPI_MAX_VAL                                                 */
/* bit 24-17: PAUSE_UPI                                                       */
/* bit 16-14: PAUSE_PTI                                                       */
/* bit 13   : PU_MIS_DRP_CNT_EN                                               */
/* bit 12   : CNT_UDF_FCS                                                     */
/* bit 11-10: PREAMBLE_SFD_MODE                                               */
/* bit 9    : GFP_FDO_PFCS_STRIP                                              */
/* bit 8-7  : GFP_FCS_CHK_MODE                                                */
/* bit 6-5  : FDO_FORMAT                                                      */
/* bit 4-3  : FDF_FORMAT                                                      */
/* bit 2    : PAUSE_FILTER                                                    */
/* bit 1    : PAUSE_ENABLE                                                    */
/* bit 0    : CHN_SELF_INIT                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FDO_EFCS_STRIP_OFF 2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FDO_EFCS_STRIP_MSK (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_DROP_EN_OFF 1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_DROP_EN_MSK (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_UPI_MAX_VAL_2_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_UPI_MAX_VAL_2_MSK (0x0001 << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_UPI_MAX_VAL_1_OFF 25
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CSF_UPI_MAX_VAL_1_MSK (0x007F << 25)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_UPI_OFF 17
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_UPI_MSK (0x00FF << 17)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_PTI_OFF 14
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_PTI_MSK (0x0007 << 14)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PU_MIS_DRP_CNT_EN_OFF 13
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PU_MIS_DRP_CNT_EN_MSK (0x0001 << 13)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CNT_UDF_FCS_OFF 12
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CNT_UDF_FCS_MSK (0x0001 << 12)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PREAMBLE_SFD_MODE_OFF 10
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PREAMBLE_SFD_MODE_MSK (0x0003 << 10)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FDO_PFCS_STRIP_OFF  9
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FDO_PFCS_STRIP_MSK (0x0001 << 9)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FCS_CHK_MODE_OFF  7
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_GFP_FCS_CHK_MODE_MSK (0x0003 << 7)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_FDO_FORMAT_OFF  5
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_FDO_FORMAT_MSK (0x0003 << 5)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_FDF_FORMAT_OFF  3
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_FDF_FORMAT_MSK (0x0003 << 3)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_FILTER_OFF  2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_FILTER_MSK (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_ENABLE_OFF  1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_PAUSE_ENABLE_MSK (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CHN_SELF_INIT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100000_IBIT_CPBID_BASED_COM_CFG_CHN_SELF_INIT_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_100001                              */
/* Indirect Memory for Register Name: PTI / UPI FILTER                        */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel GFP PTI/UPI Match Filter provides                     */
/* frame filtering options for GFP and HDLC-like modes. In             GFP    */
/* this register provides a Type Header matching filter to                    */
/* frame disposition. GFP frames can be discarded,             forwarded to   */
/* RXGFPT transparent payload processor,             forwarded to CPU Frame   */
/* FIFO, or made to signal a Client             Signal Fail condition. Note : */
/* mentioned default values are available             only after              */
/* Read before initialization will result             in undefined values.    */
/* register should be programmed only for             GFP channels            */
/*----------------------------------------------------------------------------*/
/* bit 63-56: UPI3                                                            */
/* bit 55   : UPI3_ENB                                                        */
/* bit 54-52: PTI3                                                            */
/* bit 51   : PTI3_ENB                                                        */
/* bit 50   : PTIUPI_CSF3                                                     */
/* bit 49   : PTIUPI_DROP3                                                    */
/* bit 48   : PTIUPI_FDF3                                                     */
/* bit 47-40: UPI2                                                            */
/* bit 39   : UPI2_ENB                                                        */
/* bit 38-36: PTI2                                                            */
/* bit 35   : PTI2_ENB                                                        */
/* bit 34   : PTIUPI_CSF2                                                     */
/* bit 33   : PTIUPI_DROP2                                                    */
/* bit 32   : PTIUPI_FDF2                                                     */
/* bit 31-24: UPI1                                                            */
/* bit 23   : UPI1_ENB                                                        */
/* bit 22-20: PTI1                                                            */
/* bit 19   : PTI1_ENB                                                        */
/* bit 18   : PTIUPI_CSF1                                                     */
/* bit 17   : PTIUPI_DROP1                                                    */
/* bit 16   : PTIUPI_FDF1                                                     */
/* bit 15-8 : UPI0                                                            */
/* bit 7    : UPI0_ENB                                                        */
/* bit 6-4  : PTI0                                                            */
/* bit 3    : PTI0_ENB                                                        */
/* bit 2    : PTIUPI_CSF0                                                     */
/* bit 1    : PTIUPI_DROP0                                                    */
/* bit 0    : PTIUPI_FDF0                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI3_OFF         24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI3_MSK          (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI3_ENB_OFF     23
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI3_ENB_MSK      (0x0001 << 23)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI3_OFF         20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI3_MSK          (0x0007 << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI3_ENB_OFF     19
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI3_ENB_MSK      (0x0001 << 19)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF3_OFF  18
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF3_MSK   (0x0001 << 18)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP3_OFF 17
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP3_MSK  (0x0001 << 17)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF3_OFF  16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF3_MSK   (0x0001 << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI2_OFF         8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI2_MSK          (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI2_ENB_OFF     7
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI2_ENB_MSK      (0x0001 << 7)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI2_OFF         4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI2_MSK          (0x0007 << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI2_ENB_OFF     3
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI2_ENB_MSK      (0x0001 << 3)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF2_OFF  2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF2_MSK   (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP2_OFF 1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP2_MSK  (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF2_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF2_MSK   (0x0001 << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI1_OFF         24
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI1_MSK          (0x00FF << 24)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI1_ENB_OFF     23
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI1_ENB_MSK      (0x0001 << 23)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI1_OFF         20
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI1_MSK          (0x0007 << 20)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI1_ENB_OFF     19
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI1_ENB_MSK      (0x0001 << 19)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF1_OFF  18
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF1_MSK   (0x0001 << 18)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP1_OFF 17
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP1_MSK  (0x0001 << 17)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF1_OFF  16
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF1_MSK   (0x0001 << 16)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI0_OFF          8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI0_MSK          (0x00FF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI0_ENB_OFF      7
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_UPI0_ENB_MSK      (0x0001 << 7)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI0_OFF          4
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI0_MSK          (0x0007 << 4)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI0_ENB_OFF      3
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTI0_ENB_MSK      (0x0001 << 3)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF0_OFF   2
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_CSF0_MSK   (0x0001 << 2)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP0_OFF  1
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_DROP0_MSK  (0x0001 << 1)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF0_OFF   0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100001_IBIT_PTI_UPI_FLT_PTIUPI_FDF0_MSK   (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_100010                              */
/* Indirect Memory for Register Name: PAUSE REGISTER                          */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register provides Pause time extracted from the             pause     */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : PAUSE_TIME                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100010_IBIT_PAUSE_PAUSE_TIME_OFF          0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100010_IBIT_PAUSE_PAUSE_TIME_MSK          (0xFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_100011                              */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 5       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores the snapshot of number of frames             dropped  */
/* to FCS (Ethernet FCS or payload FCS) failure and             number of CSF */
/* Snapshot is captured when triggered by a             rising edge of LCLK   */
/* rising edge of PMON_LATCH_TRIG (pcbi             configuration bit). At    */
/* same time corresponding free-running             counter will be reset to  */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 27-8 : ERR_FCS_CNT                                                     */
/* bit 7-0  : CSF_FRM_CNT                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100011_IBIT_PMON_CNT_5_ERR_FCS_CNT_OFF    8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100011_IBIT_PMON_CNT_5_ERR_FCS_CNT_MSK    (0xFFFFF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100011_IBIT_PMON_CNT_5_CSF_FRM_CNT_OFF    0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100011_IBIT_PMON_CNT_5_CSF_FRM_CNT_MSK    (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PG_ADR_100100                              */
/* Indirect Memory for Register Name: PERFORMANCE MONITORING COUNTERS 6       */
/* Located in Direct Block: HYPHY20G_GFP_FRM_RXDP                             */
/* Direct Block Base Address: (4921400 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register stores the snapshot of number of frames             dropped  */
/* PTI/UPI filter and number of pause frames dropped             .Snapshot is */
/* when triggered by a rising edge of LCLK or             rising edge of      */
/* (pcbi configuration bit). At the             same time corresponding       */
/* counter will be reset to             0.                                    */
/*----------------------------------------------------------------------------*/
/* bit 31-8 : PU_FLTR_DROP_CNT                                                */
/* bit 7-0  : PAUSE_FRM_CNT                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100100_IBIT_PMON_CNT_6_PU_FLTR_DROP_CNT_OFF  8
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100100_IBIT_PMON_CNT_6_PU_FLTR_DROP_CNT_MSK (0xFFFFFF << 8)
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100100_IBIT_PMON_CNT_6_PAUSE_FRM_CNT_OFF  0
#define HYPHY20G_GFP_FRM_RXDP_PG_ADR_100100_IBIT_PMON_CNT_6_PAUSE_FRM_CNT_MSK  (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: IND_CHAN_CFG                               */
/* Indirect Memory for Register Name: INDIRECT CHANNEL COMMON CONFIGURATION   */
/* Located in Direct Block: HYPHY20G_GFP_TRA_RXGFPT                           */
/* Direct Block Base Address: (4924C00 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 17   : AA_MODE_WATCH                                                   */
/* bit 16   : ERROR_BEHAVE_CONFIG                                             */
/* bit 15-8 : AA_MODE_PACKET_LENGTH[7:0]                                      */
/* bit 1    : CRC_ERROR_CORRECTION                                            */
/* bit 0    : GFPT_ALIGNMENT_MODE                                             */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_AA_MODE_WATCH_OFF 17
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_AA_MODE_WATCH_MSK (0x0001 << 17)
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_ERROR_BEHAVE_CONFIG_OFF 16
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_ERROR_BEHAVE_CONFIG_MSK (0x0001 << 16)
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_AA_MODE_PACKET_LENGTH_OFF  8
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_AA_MODE_PACKET_LENGTH_MSK (0x00FF << 8)
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_CRC_ERROR_CORRECTION_OFF  1
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_CRC_ERROR_CORRECTION_MSK (0x0001 << 1)
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_GFPT_ALIGNMENT_MODE_OFF  0
#define HYPHY20G_GFP_TRA_RXGFPT_IND_CHAN_CFG_IBIT_IND_CHNL_COM_CFG_GFPT_ALIGNMENT_MODE_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: IND_PM_CTRL_STS                            */
/* Indirect Memory for Register Name: INDIRECT PERFORMANCE MONITOR COUNTERS   */
/* Located in Direct Block: HYPHY20G_GFP_TRA_RXGFPT                           */
/* Direct Block Base Address: (4924C00 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 123-96: PROTOCOL_ERR_CNT[27:0]                                          */
/* bit 91-64: ERR_FREE_SB_CNT[27:0]                                           */
/* bit 59-32: UNCORRECTABLE_CRC_ERR_CNT[27:0]                                 */
/* bit 27-0 : CORRECTABLE_CRC_ERR_CNT[27:0]                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 4 (0x4) */
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_PROTOCOL_ERR_CNT_OFF 0
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_PROTOCOL_ERR_CNT_MSK (0xFFFFFFF << 0)

/* Fields accessed through Indirect Data Register 3 (0x3) */
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_ERR_FREE_SB_CNT_OFF 0
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_ERR_FREE_SB_CNT_MSK (0xFFFFFFF << 0)

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_UNCORRECTABLE_CRC_ERR_CNT_OFF 0
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_UNCORRECTABLE_CRC_ERR_CNT_MSK (0xFFFFFFF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_CORRECTABLE_CRC_ERR_CNT_OFF  0
#define HYPHY20G_GFP_TRA_RXGFPT_IND_PM_CTRL_STS_IBIT_PMON_CNT_CORRECTABLE_CRC_ERR_CNT_MSK (0xFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RP_CHAN_CFG                                */
/* Indirect Memory for Register Name: INDIRECT REQUEST PROCESSOR CHANNEL      */
/* CONFIGURATION                                                              */
/* Located in Direct Block: HYPHY20G_GFP_TRA_TXGFPT_TOP                       */
/* Direct Block Base Address: (4925000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register needs to be initialized before reading             back the  */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 9-3  : NUM_SB[6:0]                                                     */
/* bit 2-1  : MODE[1:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_RP_CHAN_CFG_IBIT_REQ_PROC_CHNL_CFG_NUM_SB_OFF  3
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_RP_CHAN_CFG_IBIT_REQ_PROC_CHNL_CFG_NUM_SB_MSK (0x007F << 3)
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_RP_CHAN_CFG_IBIT_REQ_PROC_CHNL_CFG_MODE_OFF  1
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_RP_CHAN_CFG_IBIT_REQ_PROC_CHNL_CFG_MODE_MSK (0x0003 << 1)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CHAN_CONFIG                                */
/* Indirect Memory for Register Name: INDIRECT CHANNEL CONFIGURATION          */
/* Located in Direct Block: HYPHY20G_GFP_TRA_TXGFPT_TOP                       */
/* Direct Block Base Address: (4925000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* This register needs to be initialized before reading             back the  */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 23-8 : PLI[15:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_CHAN_CONFIG_IBIT_CHNL_CFG_PLI_OFF          8
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_CHAN_CONFIG_IBIT_CHNL_CFG_PLI_MSK          (0xFFFF << 8)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TX_PAUSE_CFG                               */
/* Indirect Memory for Register Name: INDIRECT CHANNEL TRANSMIT PAUSE         */
/* CONFIGURATION                                                              */
/* Located in Direct Block: HYPHY20G_GFP_TRA_TXGFPT_TOP                       */
/* Direct Block Base Address: (4925000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The Indirect Channel Transmit Pause Configuration             register     */
/* Transmit Pause configuration options. This             register needs to   */
/* initialized before reading back the             value.                     */
/*----------------------------------------------------------------------------*/
/* bit 17-0 : TX_PAUSE_INIT_VALUE[17:0]                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_TX_PAUSE_CFG_IBIT_CHNL_TX_PAUSE_CFG_TX_PAUSE_INIT_VALUE_OFF  0
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_TX_PAUSE_CFG_IBIT_CHNL_TX_PAUSE_CFG_TX_PAUSE_INIT_VALUE_MSK (0x3FFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: PMON_CFG                                   */
/* Indirect Memory for Register Name: INDIRECT PERFORMANCE MONITOR            */
/* Located in Direct Block: HYPHY20G_GFP_TRA_TXGFPT_TOP                       */
/* Direct Block Base Address: (4925000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 79-40: TX_65B_PAD_CNT[39:0]                                            */
/* bit 39-0 : TX_BYTES_CNT[39:0]                                              */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 3 (0x3) */
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_65B_PAD_CNT_2_OFF    0
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_65B_PAD_CNT_2_MSK    (0xFFFF << 0)

/* Fields accessed through Indirect Data Register 2 (0x2)*/
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_65B_PAD_CNT_1_OFF   8
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_65B_PAD_CNT_1_MSK    (0xFFFFFF << 8)
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_BYTES_CNT_2_OFF      0
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_BYTES_CNT_2_MSK      (0x00FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1)*/
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_BYTES_CNT_1_OFF      0
#define HYPHY20G_GFP_TRA_TXGFPT_TOP_PMON_CFG_IBIT_PMON_TX_BYTES_CNT_1_MSK      (0xFFFFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: FIFO_IND_CFG                               */
/* Indirect Memory for Register Name: FIFO CONFIGURATION                      */
/* Located in Direct Block: HYPHY20G_CPB_CPB                                  */
/* Direct Block Base Address: (4928000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 91-72: ZONE3[19:0]                                                     */
/* bit 71-52: ZONE2[19:0]                                                     */
/* bit 51-32: ZONE1[19:0]                                                     */
/* bit 28-20: RD_CH[8:0]                                                      */
/* bit 19-0 : FIFO_MAX_DEPTH[19:0]                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 3 (0x3) */
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE3_OFF                 8
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE3_MSK                  (0xFFFFF << 8)
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE2_2_OFF                0
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE2_2_MSK                (0x00FF << 0)

/* Fields accessed through Indirect Data Register 2 (0x2)*/
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE2_1_OFF               20
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE2_1_MSK                (0x0FFF << 20)
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE1_OFF                 0
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_ZONE1_MSK                  (0xFFFFF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_RD_CH_OFF                 20
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_RD_CH_MSK                  (0x01FF << 20)
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_FIFO_MAX_DEPTH_OFF         0
#define HYPHY20G_CPB_CPB_FIFO_IND_CFG_IBIT_FIFO_CFG_FIFO_MAX_DEPTH_MSK         (0xFFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: WR_PTR_IND_CFG                             */
/* Indirect Memory for Register Name: WRITE POINTER CONTEXT CONFIGURATION     */
/* Located in Direct Block: HYPHY20G_CPB_CPB                                  */
/* Direct Block Base Address: (4928000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* The WRCHAN_EN bit should be set once the block and             pointer     */
/* have been programmed.                                                      */
/*----------------------------------------------------------------------------*/
/* bit 52   : WRCHAN_EN                                                       */
/* bit 51-42: SOP_PTR[9:0]                                                    */
/* bit 41-32: WR_PTR[9:0]                                                     */
/* bit 19-10: CURR_BLK_SOP[9:0]                                               */
/* bit 9-0  : CURR_BLK_WR[9:0]                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_WRCHAN_EN_OFF    20
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_WRCHAN_EN_MSK     (0x0001 << 20)
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_SOP_PTR_OFF      10
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_SOP_PTR_MSK       (0x03FF << 10)
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_WR_PTR_OFF       0
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_WR_PTR_MSK        (0x03FF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_CURR_BLK_SOP_OFF 10
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_CURR_BLK_SOP_MSK  (0x03FF << 10)
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_CURR_BLK_WR_OFF   0
#define HYPHY20G_CPB_CPB_WR_PTR_IND_CFG_IBIT_WR_PTR_CTXT_CFG_CURR_BLK_WR_MSK   (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RD_PTR_IND_CFG                             */
/* Indirect Memory for Register Name: READ POINTER CONTEXT CONFIGURATION      */
/* Located in Direct Block: HYPHY20G_CPB_CPB                                  */
/* Direct Block Base Address: (4928000 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 49   : RDCHAN_EN                                                       */
/* bit 45   : RDPTR_AT_EOP                                                    */
/* bit 44   : RD_PTR_VALID                                                    */
/* bit 43-32: RD_PTR[11:0]                                                    */
/* bit 19   : PRIMARY                                                         */
/* bit 18-10: WR_CH[8:0]                                                      */
/* bit 9-0  : CURR_BLK_RD[9:0]                                                */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 2 (0x2) */
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RDCHAN_EN_OFF    17
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RDCHAN_EN_MSK     (0x0001 << 17)
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RDPTR_AT_EOP_OFF 13
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RDPTR_AT_EOP_MSK  (0x0001 << 13)
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RD_PTR_VALID_OFF 12
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RD_PTR_VALID_MSK  (0x0001 << 12)
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RD_PTR_OFF       0
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_RD_PTR_MSK        (0x0FFF << 0)

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_PRIMARY_OFF      19
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_PRIMARY_MSK       (0x0001 << 19)
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_WR_CH_OFF        10
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_WR_CH_MSK         (0x01FF << 10)
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_CURR_BLK_RD_OFF   0
#define HYPHY20G_CPB_CPB_RD_PTR_IND_CFG_IBIT_RD_PTR_CTXT_CFG_CURR_BLK_RD_MSK   (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT VALUES               */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : PAISCV                                                          */
/* bit 4    : PLOPCV                                                          */
/* bit 3    : PAISV                                                           */
/* bit 2    : PLOPV                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISCV_OFF                5
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISCV_MSK                (0x0001 << 5)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPCV_OFF                4
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPCV_MSK                (0x0001 << 4)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISV_OFF                 3
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISV_MSK                 (0x0001 << 3)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPV_OFF                 2
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPV_MSK                 (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLES              */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15   : NDFE                                                            */
/* bit 5    : PAISCE                                                          */
/* bit 4    : PLOPCE                                                          */
/* bit 3    : PAISE                                                           */
/* bit 2    : PLOPE                                                           */
/* bit 0    : PTRJEE                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_NDFE_OFF                  15
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_NDFE_MSK                   (0x0001 << 15)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISCE_OFF                 5
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISCE_MSK                 (0x0001 << 5)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPCE_OFF                 4
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPCE_MSK                 (0x0001 << 4)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISE_OFF                  3
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISE_MSK                  (0x0001 << 3)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPE_OFF                  2
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPE_MSK                  (0x0001 << 2)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PTRJEE_OFF                 0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PTRJEE_MSK                 (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/* The clearing of interrupts depends on WCIMODE. When             WCIMODE is */
/* interrupts are cleared when this register is read.             When        */
/* is 1, writing 1 to a bit position clears the             corresponding     */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDFI                                                            */
/* bit 5    : PAISCI                                                          */
/* bit 4    : PLOPCI                                                          */
/* bit 3    : PAISI                                                           */
/* bit 2    : PLOPI                                                           */
/* bit 1    : PJEI                                                            */
/* bit 0    : NJEI                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NDFI_OFF                15
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NDFI_MSK                 (0x0001 << 15)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISCI_OFF               5
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISCI_MSK               (0x0001 << 5)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPCI_OFF               4
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPCI_MSK               (0x0001 << 4)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISI_OFF                3
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISI_MSK                (0x0001 << 3)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPI_OFF                2
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPI_MSK                (0x0001 << 2)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PJEI_OFF                 1
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PJEI_MSK                 (0x0001 << 1)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NJEI_OFF                 0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NJEI_MSK                 (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 4    : NDFCNT                                                          */
/* bit 1    : JUST3DIS                                                        */
/* bit 0    : SSEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_NDFCNT_OFF                    4
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_NDFCNT_MSK                    (0x0001 << 4)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_JUST3DIS_OFF                  1
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_JUST3DIS_MSK                  (0x0001 << 1)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_SSEN_OFF                      0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_CFG_SSEN_MSK                      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: PATH NEGATIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PNJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_OFF                 0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_MSK                 (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: PATH POSITIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PPJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_OFF                 0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_MSK                 (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: POINTER VALUE                           */
/* Located in Direct Block: HYPHY20G_TSE_SHPI                                 */
/* Direct Block Base Address: 4932600H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-12: NDF[3:0]                                                        */
/* bit 11-10: SSV[1:0]                                                        */
/* bit 9-0  : PTRV[9:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_NDF_OFF                  12
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_NDF_MSK                   (0x000F << 12)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_SSV_OFF                  10
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_SSV_MSK                   (0x0003 << 10)
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_OFF                  0
#define HYPHY20G_TSE_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_MSK                  (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: MONITOR STS-1 PATH CONFIGURATION        */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : MON_SEQ_PRBSB                                                   */
/* bit 3    : RESYNC                                                          */
/* bit 2    : MON_INV_PRBS                                                    */
/* bit 0    : MON_ENA                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_SEQ_PRBSB_OFF  6
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_SEQ_PRBSB_MSK (0x0001 << 6)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_RESYNC_OFF    3
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_RESYNC_MSK    (0x0001 << 3)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_INV_PRBS_OFF  2
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_INV_PRBS_MSK (0x0001 << 2)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_ENA_OFF   0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_STS_1_PATH_CFG_MON_ENA_MSK   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: MONITOR PRBS_22:7 ACCUMULATOR           */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : MON_PRBS[22:7]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_PRBS_22_7_ACCM_MON_PRBS_OFF  0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_PRBS_22_7_ACCM_MON_PRBS_MSK  (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: MONITOR PRBS_6:0 ACCUMULATOR            */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6-0  : MON_PRBS[6:0]                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_PRBS_6_0_ACCM_MON_PRBS_OFF   0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_PRBS_6_0_ACCM_MON_PRBS_MSK   (0x007F << 0)



/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: MONITOR ERROR COUNT                     */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : ERR_CNT[15:0]                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_ERR_CNT_ERR_CNT_OFF          0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_MON_ERR_CNT_ERR_CNT_MSK          (0xFFFF << 0)



/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: GENERATOR STS-1 PATH CONFIGURATION      */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : LINKENA0                                                        */
/* bit 5    : GEN_SEQ_PRBSB                                                   */
/* bit 3    : FORCE_ERR                                                       */
/* bit 1    : GEN_INV_PRBS                                                    */
/* bit 0    : GEN_AMODE                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_LINKENA0_OFF 12
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_LINKENA0_MSK (0x0001 << 12)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_SEQ_PRBSB_OFF  5
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_SEQ_PRBSB_MSK (0x0001 << 5)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_FORCE_ERR_OFF  3
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_FORCE_ERR_MSK (0x0001 << 3)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_INV_PRBS_OFF  1
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_INV_PRBS_MSK (0x0001 << 1)
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_AMODE_OFF  0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_STS_1_PATH_CFG_GEN_AMODE_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: GENERATOR PRBS_22:7 ACCUMULATOR         */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : GEN_PRBS[22:7]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_PRBS_22_7_ACCM_GEN_PRBS_OFF  0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_PRBS_22_7_ACCM_GEN_PRBS_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG_AND_STAT                               */
/* Indirect Memory for Register Name: GENERATOR PRBS_6:0 ACCUMULATOR          */
/* Located in Direct Block: HYPHY20G_TSE_PRGM_N                               */
/* Direct Block Base Address: 4932500H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6-0  : GEN_PRBS[6:0]                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_PRBS_6_0_ACCM_GEN_PRBS_OFF  0
#define HYPHY20G_TSE_PRGM_N_CFG_AND_STAT_IBIT_GNRTR_PRBS_6_0_ACCM_GEN_PRBS_MSK (0x007F << 0)





/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT VALUES               */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7    : PCOPV                                                           */
/* bit 5    : PAISCV                                                          */
/* bit 4    : PLOPCV                                                          */
/* bit 3    : PAISV                                                           */
/* bit 2    : PLOPV                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PCOPV_OFF                 7
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PCOPV_MSK                 (0x0001 << 7)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISCV_OFF                5
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISCV_MSK                (0x0001 << 5)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPCV_OFF                4
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPCV_MSK                (0x0001 << 4)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISV_OFF                 3
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PAISV_MSK                 (0x0001 << 3)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPV_OFF                 2
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_VAL_PLOPV_MSK                 (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLES              */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15   : NDFE                                                            */
/* bit 7    : PCOPE                                                           */
/* bit 5    : PAISCE                                                          */
/* bit 4    : PLOPCE                                                          */
/* bit 3    : PAISE                                                           */
/* bit 2    : PLOPE                                                           */
/* bit 0    : PTRJEE                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_NDFE_OFF                  15
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_NDFE_MSK                   (0x0001 << 15)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PCOPE_OFF                  7
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PCOPE_MSK                  (0x0001 << 7)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISCE_OFF                 5
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISCE_MSK                 (0x0001 << 5)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPCE_OFF                 4
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPCE_MSK                 (0x0001 << 4)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISE_OFF                  3
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PAISE_MSK                  (0x0001 << 3)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPE_OFF                  2
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PLOPE_MSK                  (0x0001 << 2)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PTRJEE_OFF                 0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_EN_PTRJEE_MSK                 (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15   : NDFI                                                            */
/* bit 7    : PCOPI                                                           */
/* bit 5    : PAISCI                                                          */
/* bit 4    : PLOPCI                                                          */
/* bit 3    : PAISI                                                           */
/* bit 2    : PLOPI                                                           */
/* bit 1    : PJEI                                                            */
/* bit 0    : NJEI                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NDFI_OFF                15
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NDFI_MSK                 (0x0001 << 15)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PCOPI_OFF                7
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PCOPI_MSK                (0x0001 << 7)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISCI_OFF               5
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISCI_MSK               (0x0001 << 5)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPCI_OFF               4
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPCI_MSK               (0x0001 << 4)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISI_OFF                3
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PAISI_MSK                (0x0001 << 3)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPI_OFF                2
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PLOPI_MSK                (0x0001 << 2)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PJEI_OFF                 1
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_PJEI_MSK                 (0x0001 << 1)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NJEI_OFF                 0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_INT_STAT_NJEI_MSK                 (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : PTRCDIS                                                         */
/* bit 4    : NDFCNT                                                          */
/* bit 2    : RELAYPAIS                                                       */
/* bit 1    : JUST3DIS                                                        */
/* bit 0    : SSEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_PTRCDIS_OFF                  12
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_PTRCDIS_MSK                   (0x0001 << 12)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_NDFCNT_OFF                    4
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_NDFCNT_MSK                    (0x0001 << 4)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_OFF                 2
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_MSK                 (0x0001 << 2)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_JUST3DIS_OFF                  1
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_JUST3DIS_MSK                  (0x0001 << 1)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_SSEN_OFF                      0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_CFG_SSEN_MSK                      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: PATH NEGATIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PNJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_OFF                 0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_MSK                 (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: PATH POSITIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PPJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_OFF                 0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_MSK                 (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SHPI_IND                                   */
/* Indirect Memory for Register Name: POINTER VALUE                           */
/* Located in Direct Block: HYPHY20G_DMI_SHPI                                 */
/* Direct Block Base Address: 4934100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-12: NDF[3:0]                                                        */
/* bit 11-10: SSV[1:0]                                                        */
/* bit 9-0  : PTRV[9:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_NDF_OFF                  12
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_NDF_MSK                   (0x000F << 12)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_SSV_OFF                  10
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_SSV_MSK                   (0x0003 << 10)
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_OFF                  0
#define HYPHY20G_DMI_SHPI_SHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_MSK                  (0x03FF << 0)





/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG                                        */
/* Indirect Memory for Register Name: INTERRUPTS ENABLE                       */
/* Located in Direct Block: HYPHY20G_DMI_STFA                                 */
/* Direct Block Base Address: 4934300H                                        */
/*----------------------------------------------------------------------------*/
/* This register contains a subset of STFA interrupt             enables.     */
/* to the STFA Direct Interrupt Enable Register for             additional    */
/* interrupt enables. When an interrupt enable in             this register   */
/* set to a logic 1, a corresponding pending             interrupt event of   */
/* same name in the STFA Indirect Interrupt             Status Register will  */
/* to STFA_INT[3:0] register Bits of             DMI.                         */
/*----------------------------------------------------------------------------*/
/* bit 1    : NDFI_E                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_STFA_CFG_IBIT_INT_EN_NDFI_E_OFF                           1
#define HYPHY20G_DMI_STFA_CFG_IBIT_INT_EN_NDFI_E_MSK                           (0x0001 << 1)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG                                        */
/* Indirect Memory for Register Name: INTERRUPT EVENT                         */
/* Located in Direct Block: HYPHY20G_DMI_STFA                                 */
/* Direct Block Base Address: 4934300H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : NDFI_I                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_STFA_CFG_IBIT_INT_EVNT_NDFI_I_OFF                         1
#define HYPHY20G_DMI_STFA_CFG_IBIT_INT_EVNT_NDFI_I_MSK                         (0x0001 << 1)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: CFG                                        */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_DMI_STFA                                 */
/* Direct Block Base Address: 4934300H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : PAISPTREN                                                       */
/* bit 4    : PLOPTREN                                                        */
/* bit 3    : RELAY_AIS                                                       */
/* bit 2-1  : PTR_SS_DD[1:0]                                                  */
/* bit 0    : PAIS                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PAISPTREN_OFF                           5
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PAISPTREN_MSK                           (0x0001 << 5)
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PLOPTREN_OFF                            4
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PLOPTREN_MSK                            (0x0001 << 4)
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_RELAY_AIS_OFF                           3
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_RELAY_AIS_MSK                           (0x0001 << 3)
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PTR_SS_DD_OFF                           1
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PTR_SS_DD_MSK                           (0x0003 << 1)
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PAIS_OFF                                0
#define HYPHY20G_DMI_STFA_CFG_IBIT_CFG_PAIS_MSK                                (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD/SF BERM STATUS                       */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : SFPBS                                                           */
/* bit 4    : SDPBS                                                           */
/* bit 3    : SFCO                                                            */
/* bit 2    : SDCO                                                            */
/* bit 1    : SF_V                                                            */
/* bit 0    : SD_V                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SFPBS_OFF        5
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SFPBS_MSK        (0x0001 << 5)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SDPBS_OFF        4
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SDPBS_MSK        (0x0001 << 4)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SFCO_OFF         3
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SFCO_MSK         (0x0001 << 3)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SDCO_OFF         2
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SDCO_MSK         (0x0001 << 2)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SF_V_OFF         1
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SF_V_MSK         (0x0001 << 1)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SD_V_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_STAT_SD_V_MSK         (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT ENABLE             */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device INTB interrupt pin by these enables and        */
/* interrupts is also dependent on the enabling of the higher-level interrupt */
/* in the interrupt hierarchy tree.                                           */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_E                                                            */
/* bit 0    : SD_E                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_EN_SF_E_OFF       1
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_EN_SF_E_MSK       (0x0001 << 1)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_EN_SD_E_OFF       0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_EN_SD_E_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT STATUS             */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_I                                                            */
/* bit 0    : SD_I                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_OFF     1
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_MSK     (0x0001 << 1)
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_OFF     0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_MSK     (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SDTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_BER_TH_SDTR_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_BER_TH_SDTR_MSK         (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_TH_SDST_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_TH_SDST_MSK         (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_CLR_TH_SDCT_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_CLR_TH_SDCT_MSK         (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SD_EN                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_PATH_MON_EN_SD_EN_OFF        0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_PATH_MON_EN_SD_EN_MSK        (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SDIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_OFF  0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SD BERM Set Integration Period 2.  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SDIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_OFF  0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_MSK (0xFFFF << 0)






/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SFTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_BER_TH_SFTR_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_BER_TH_SFTR_MSK         (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_TH_SFST_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_TH_SFST_MSK         (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_CLR_TH_SFCT_OFF         0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_CLR_TH_SFCT_MSK         (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SF_EN                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_PATH_MON_EN_SF_EN_OFF        0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_PATH_MON_EN_SF_EN_MSK        (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SFIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_OFF  0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER_IND                                   */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_SECT                          */
/* Direct Block Base Address: 4940100H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SF BERM Set Integration Period 2.  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SFIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_OFF  0
#define HYPHY20G_SONET_SBER_SECT_SBER_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_MSK (0xFFFF << 0)








/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE STATUS          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: 4940180H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_V                                                           */
/* bit 0    : TIU_V                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_OFF  1
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_OFF  0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* ENABLE                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: 4940180H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_E                                                           */
/* bit 0    : TIU_E                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_OFF  1
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_OFF  0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* STATUS                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: 4940180H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the WCIMODE_SONET register bit.     */
/* WCIMODE_SONET is logic 0, all the interrupts in this register are cleared  */
/* this register is read. When WCIMODE_SONET is logic 1, writing logic 1 to a */
/* interrupt bit position, clears that interrupt. Writing the bit to logic 1  */
/* trigger the interrupt clear.                                               */
/*----------------------------------------------------------------------------*/
/* bit 1    : TIM_I                                                           */
/* bit 0    : TIU_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_OFF  1
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_OFF  0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: 4940180H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : TTMMONEN                                                        */
/* bit 5    : SYNC_CRLF                                                       */
/* bit 4    : ZEROEN                                                          */
/* bit 3    : PER5                                                            */
/* bit 2    : LENGTH16                                                        */
/* bit 1-0  : ALGO[1:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_TTMMONEN_OFF            6
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_TTMMONEN_MSK            (0x0001 << 6)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_SYNC_CRLF_OFF           5
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_SYNC_CRLF_MSK           (0x0001 << 5)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_ZEROEN_OFF              4
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_ZEROEN_MSK              (0x0001 << 4)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_PER5_OFF                3
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_PER5_MSK                (0x0001 << 3)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_LENGTH16_OFF            2
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_LENGTH16_MSK            (0x0001 << 2)
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_ALGO_OFF                0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_TRC_CFG_ALGO_MSK                (0x0003 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: CAPTURED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: (4940180 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : CTRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_CAPT_TRC_CTRACE_OFF             0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_CAPT_TRC_CTRACE_MSK             (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: ACCEPTED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: (4940180 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ATRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_ACC_TRC_ATRACE_OFF              0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_ACC_TRC_ATRACE_MSK              (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP_IND                                   */
/* Indirect Memory for Register Name: EXPECTED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_SECT                          */
/* Direct Block Base Address: (4940180 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ETRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_EXP_TRC_ETRACE_OFF              0
#define HYPHY20G_SONET_RTTP_SECT_RTTP_IND_IBIT_EXP_TRC_ETRACE_MSK              (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT VALUES               */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7    : PCOP_V                                                          */
/* bit 5    : PAISC_V                                                         */
/* bit 4    : PLOPC_V                                                         */
/* bit 3    : PAIS_V                                                          */
/* bit 2    : PLOP_V                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PCOP_V_OFF            7
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PCOP_V_MSK            (0x0001 << 7)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_OFF           5
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_MSK           (0x0001 << 5)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_OFF           4
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_MSK           (0x0001 << 4)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_OFF            3
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_MSK            (0x0001 << 3)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_OFF            2
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_MSK            (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLES              */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_E                                                           */
/* bit 8    : PBIPE_E                                                         */
/* bit 7    : PCOP_E                                                          */
/* bit 5    : PAISC_E                                                         */
/* bit 4    : PLOPC_E                                                         */
/* bit 3    : PAIS_E                                                          */
/* bit 2    : PLOP_E                                                          */
/* bit 0    : PTRJE_E                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_OFF             15
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_MSK              (0x0001 << 15)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PBIPE_E_OFF            8
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PBIPE_E_MSK            (0x0001 << 8)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PCOP_E_OFF             7
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PCOP_E_MSK             (0x0001 << 7)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_OFF            5
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_MSK            (0x0001 << 5)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_OFF            4
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_MSK            (0x0001 << 4)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_OFF             3
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_MSK             (0x0001 << 3)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_OFF             2
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_MSK             (0x0001 << 2)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_OFF            0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_MSK            (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the WCIMODE             register    */
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_I                                                           */
/* bit 8    : PBIPE_I                                                         */
/* bit 7    : PCOP_I                                                          */
/* bit 5    : PAISC_I                                                         */
/* bit 4    : PLOPC_I                                                         */
/* bit 3    : PAIS_I                                                          */
/* bit 2    : PLOP_I                                                          */
/* bit 1    : PJE_I                                                           */
/* bit 0    : NJE_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_OFF           15
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_MSK            (0x0001 << 15)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PBIPE_I_OFF          8
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PBIPE_I_MSK          (0x0001 << 8)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PCOP_I_OFF           7
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PCOP_I_MSK           (0x0001 << 7)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_OFF          5
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_MSK          (0x0001 << 5)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_OFF          4
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_MSK          (0x0001 << 4)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_OFF           3
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_MSK           (0x0001 << 3)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_OFF           2
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_MSK           (0x0001 << 2)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_OFF            1
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_MSK            (0x0001 << 1)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_OFF            0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_MSK            (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : PTRCDIS                                                         */
/* bit 11   : FSBIPDIS                                                        */
/* bit 10   : B3EONPOHBLK                                                     */
/* bit 9    : B3EONPOH                                                        */
/* bit 6    : FORCE_PGROWTH                                                   */
/* bit 5    : AUTOPLDCFG_EN                                                   */
/* bit 4    : NDFCNT                                                          */
/* bit 2    : RELAYPAIS                                                       */
/* bit 1    : JUST3DIS                                                        */
/* bit 0    : SSEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_OFF              12
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_MSK               (0x0001 << 12)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_OFF             11
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_MSK              (0x0001 << 11)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_B3EONPOHBLK_OFF          10
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_B3EONPOHBLK_MSK           (0x0001 << 10)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_B3EONPOH_OFF              9
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_B3EONPOH_MSK              (0x0001 << 9)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FORCE_PGROWTH_OFF         6
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FORCE_PGROWTH_MSK         (0x0001 << 6)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_AUTOPLDCFG_EN_OFF         5
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_AUTOPLDCFG_EN_MSK         (0x0001 << 5)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_NDFCNT_OFF                4
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_NDFCNT_MSK                (0x0001 << 4)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_OFF             2
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_MSK             (0x0001 << 2)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_OFF              1
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_MSK              (0x0001 << 1)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_SSEN_OFF                  0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_SSEN_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH NEGATIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PNJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_OFF             0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_MSK             (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH POSITIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PPJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_OFF             0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_MSK             (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: POINTER VALUE                           */
/* Located in Direct Block: HYPHY20G_SONET_RSHPI                              */
/* Direct Block Base Address: 49401C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-12: NDF[3:0]                                                        */
/* bit 11-10: SSV[1:0]                                                        */
/* bit 9-0  : PTRV[9:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_OFF              12
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_MSK               (0x000F << 12)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_OFF              10
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_MSK               (0x0003 << 10)
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_OFF              0
#define HYPHY20G_SONET_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_MSK              (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR STATUS                    */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : PERDI_V                                                         */
/* bit 5    : PRDI_V                                                          */
/* bit 4    : PPDI_V                                                          */
/* bit 3    : PUNEQ_V                                                         */
/* bit 2    : PPLM_V                                                          */
/* bit 1    : PPLU_V                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PERDI_V_OFF           6
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PERDI_V_MSK           (0x0001 << 6)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PRDI_V_OFF            5
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PRDI_V_MSK            (0x0001 << 5)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPDI_V_OFF            4
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPDI_V_MSK            (0x0001 << 4)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PUNEQ_V_OFF           3
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PUNEQ_V_MSK           (0x0001 << 3)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLM_V_OFF            2
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLM_V_MSK            (0x0001 << 2)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLU_V_OFF            1
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLU_V_MSK            (0x0001 << 1)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR INTERRUPT ENABLE          */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these enables and associated  */
/* is also dependent on the enabling of the higher-level interrupt enables in */
/* interrupt hierarchy tree.                                                  */
/*----------------------------------------------------------------------------*/
/* bit 9    : PREIE_E                                                         */
/* bit 8    : PBIPE_E                                                         */
/* bit 7    : COPERDI_E                                                       */
/* bit 6    : PERDI_E                                                         */
/* bit 5    : PRDI_E                                                          */
/* bit 4    : PPDI_E                                                          */
/* bit 3    : PUNEQ_E                                                         */
/* bit 2    : PPLM_E                                                          */
/* bit 1    : PPLU_E                                                          */
/* bit 0    : COPSL_E                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PREIE_E_OFF         9
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PREIE_E_MSK         (0x0001 << 9)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PBIPE_E_OFF         8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PBIPE_E_MSK         (0x0001 << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPERDI_E_OFF       7
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPERDI_E_MSK       (0x0001 << 7)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PERDI_E_OFF         6
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PERDI_E_MSK         (0x0001 << 6)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PRDI_E_OFF          5
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PRDI_E_MSK          (0x0001 << 5)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPDI_E_OFF          4
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPDI_E_MSK          (0x0001 << 4)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PUNEQ_E_OFF         3
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PUNEQ_E_MSK         (0x0001 << 3)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLM_E_OFF          2
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLM_E_MSK          (0x0001 << 2)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLU_E_OFF          1
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLU_E_MSK          (0x0001 << 1)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPSL_E_OFF         0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPSL_E_MSK         (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR INTERRUPT STATUS          */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the WCIMODE register bit. When      */
/* is logic 0, all the interrupts in this register are cleared when this      */
/* is read. When WCIMODE is logic 1, writing logic 1 to a given interrupt bit */
/* clears that interrupt. Writing the bit to logic 1 will trigger the         */
/* clear.                                                                     */
/*----------------------------------------------------------------------------*/
/* bit 9    : PREIE_I                                                         */
/* bit 8    : PBIPE_I                                                         */
/* bit 7    : COPERDI_I                                                       */
/* bit 6    : PERDI_I                                                         */
/* bit 5    : PRDI_I                                                          */
/* bit 4    : PPDI_I                                                          */
/* bit 3    : PUNEQ_I                                                         */
/* bit 2    : PPLM_I                                                          */
/* bit 1    : PPLU_I                                                          */
/* bit 0    : COPSL_I                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PREIE_I_OFF       9
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PREIE_I_MSK       (0x0001 << 9)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PBIPE_I_OFF       8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PBIPE_I_MSK       (0x0001 << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPERDI_I_OFF     7
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPERDI_I_MSK     (0x0001 << 7)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PERDI_I_OFF       6
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PERDI_I_MSK       (0x0001 << 6)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PRDI_I_OFF        5
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PRDI_I_MSK        (0x0001 << 5)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPDI_I_OFF        4
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPDI_I_MSK        (0x0001 << 4)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PUNEQ_I_OFF       3
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PUNEQ_I_MSK       (0x0001 << 3)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLM_I_OFF        2
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLM_I_MSK        (0x0001 << 2)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLU_I_OFF        1
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLU_I_MSK        (0x0001 << 1)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPSL_I_OFF       0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPSL_I_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: MONITOR CONFIGURATION                   */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 9    : DISB3COMP                                                       */
/* bit 8    : IPREIBLK                                                        */
/* bit 7    : IBER                                                            */
/* bit 6    : PBIPECNTBLK                                                     */
/* bit 5    : PREIBLKACC                                                      */
/* bit 4    : PBIPEBLKACC                                                     */
/* bit 3    : PRDI10                                                          */
/* bit 2    : PLMEND                                                          */
/* bit 1    : PSL5                                                            */
/* bit 0    : ALGO2                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_DISB3COMP_OFF              9
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_DISB3COMP_MSK              (0x0001 << 9)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_IPREIBLK_OFF               8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_IPREIBLK_MSK               (0x0001 << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_IBER_OFF                   7
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_IBER_MSK                   (0x0001 << 7)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPECNTBLK_OFF            6
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPECNTBLK_MSK            (0x0001 << 6)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PREIBLKACC_OFF             5
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PREIBLKACC_MSK             (0x0001 << 5)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPEBLKACC_OFF            4
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPEBLKACC_MSK            (0x0001 << 4)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PRDI10_OFF                 3
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PRDI10_MSK                 (0x0001 << 3)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PLMEND_OFF                 2
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PLMEND_MSK                 (0x0001 << 2)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PSL5_OFF                   1
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_PSL5_MSK                   (0x0001 << 1)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_ALGO2_OFF                  0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_MON_CFG_ALGO2_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: EXPECTED PSL AND PDI                    */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 13   : PDIRANGE                                                        */
/* bit 12-8 : PDI[4:0]                                                        */
/* bit 7-0  : EPSL[7:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDIRANGE_OFF             13
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDIRANGE_MSK              (0x0001 << 13)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDI_OFF                   8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDI_MSK                   (0x001F << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_EPSL_OFF                  0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_EPSL_PDI_EPSL_MSK                  (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: FILTERED PERDI VALUE                    */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2-0  : PERDIV[2:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_FLT_PERDI_VAL_PERDIV_OFF           0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_FLT_PERDI_VAL_PERDIV_MSK           (0x0007 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: CAPTURED AND ACCEPTED PSL               */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : CPSLV[7:0]                                                      */
/* bit 7-0  : APSLV[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_CPSLV_OFF         8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_CPSLV_MSK         (0x00FF << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_APSLV_OFF         0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_APSLV_MSK         (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: J1 AND F2                               */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : F2[7:0]                                                         */
/* bit 7-0  : J1[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_J1_F2_F2_OFF                       8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_J1_F2_F2_MSK                       (0x00FF << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_J1_F2_J1_OFF                       0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_J1_F2_J1_MSK                       (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: H4 AND Z3                               */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z3[7:0]                                                         */
/* bit 7-0  : H4[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_H4_Z3_Z3_OFF                       8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_H4_Z3_Z3_MSK                       (0x00FF << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_H4_Z3_H4_OFF                       0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_H4_Z3_H4_MSK                       (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: Z4 AND Z5                               */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z5[7:0]                                                         */
/* bit 7-0  : Z4[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z5_OFF                       8
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z5_MSK                       (0x00FF << 8)
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z4_OFF                       0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z4_MSK                       (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: PATH BIP ERROR COUNTER                  */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : PBIPE[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_PATH_BIP_ERR_CNT_PBIPE_OFF         0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_PATH_BIP_ERR_CNT_PBIPE_MSK         (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: PATH REI ERROR COUNTER                  */
/* Located in Direct Block: HYPHY20G_SONET_RHAP                               */
/* Direct Block Base Address: 4940200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : PREIE[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_PATH_REI_ERR_CNT_PREIE_OFF         0
#define HYPHY20G_SONET_RHAP_RHAP48_IND_IBIT_PATH_REI_ERR_CNT_PREIE_MSK         (0xFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE STATUS          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: 4940240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_V                                                           */
/* bit 0    : TIU_V                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_OFF  1
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_OFF  0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* ENABLE                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: 4940240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_E                                                           */
/* bit 0    : TIU_E                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_OFF  1
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_OFF  0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* STATUS                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: 4940240H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this register are cleared   */
/* this register is read. When WCIMODE is logic 1, writing logic 1 to a given */
/* bit position, clears that interrupt. Writing the bit to logic 1 will       */
/* the interrupt clear.                                                       */
/*----------------------------------------------------------------------------*/
/* bit 1    : TIM_I                                                           */
/* bit 0    : TIU_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_OFF  1
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_MSK (0x0001 << 1)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_OFF  0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: 4940240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : TTMMONEN                                                        */
/* bit 5    : SYNC_CRLF                                                       */
/* bit 4    : ZEROEN                                                          */
/* bit 3    : PER5                                                            */
/* bit 2    : LENGTH16                                                        */
/* bit 1-0  : ALGO[1:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_TTMMONEN_OFF          6
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_TTMMONEN_MSK          (0x0001 << 6)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_SYNC_CRLF_OFF         5
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_SYNC_CRLF_MSK         (0x0001 << 5)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ZEROEN_OFF            4
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ZEROEN_MSK            (0x0001 << 4)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_PER5_OFF              3
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_PER5_MSK              (0x0001 << 3)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_LENGTH16_OFF          2
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_LENGTH16_MSK          (0x0001 << 2)
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ALGO_OFF              0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ALGO_MSK              (0x0003 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: CAPTURED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: (4940240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : CTRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_CAPT_TRC_CTRACE_OFF           0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_CAPT_TRC_CTRACE_MSK           (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: ACCEPTED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: (4940240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ATRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_ACC_TRC_ATRACE_OFF            0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_ACC_TRC_ATRACE_MSK            (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: EXPECTED TRACE                          */
/* Located in Direct Block: HYPHY20G_SONET_RTTP_PATH                          */
/* Direct Block Base Address: (4940240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ETRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_EXP_TRC_ETRACE_OFF            0
#define HYPHY20G_SONET_RTTP_PATH_RTTP48_IND_IBIT_EXP_TRC_ETRACE_MSK            (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: STATUS BITS                             */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 0    : AIS_V                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_STAT_BITS_AIS_V_OFF                0
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_STAT_BITS_AIS_V_MSK                (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: INTERRUPTS ENABLE                       */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 3    : FIFO_E                                                          */
/* bit 2    : PJ_E                                                            */
/* bit 1    : NDFI_E                                                          */
/* bit 0    : AISI_E                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_FIFO_E_OFF                  3
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_FIFO_E_MSK                  (0x0001 << 3)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_PJ_E_OFF                    2
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_PJ_E_MSK                    (0x0001 << 2)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_NDFI_E_OFF                  1
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_NDFI_E_MSK                  (0x0001 << 1)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_AISI_E_OFF                  0
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EN_AISI_E_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: INTERRUPTS EVENT                        */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 5    : FUDR_I                                                          */
/* bit 4    : FOVR_I                                                          */
/* bit 3    : NPJ_I                                                           */
/* bit 2    : PPJ_I                                                           */
/* bit 1    : NDFI_I                                                          */
/* bit 0    : AISI_I                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_FUDR_I_OFF                5
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_FUDR_I_MSK                (0x0001 << 5)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_FOVR_I_OFF                4
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_FOVR_I_MSK                (0x0001 << 4)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_NPJ_I_OFF                 3
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_NPJ_I_MSK                 (0x0001 << 3)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_PPJ_I_OFF                 2
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_PPJ_I_MSK                 (0x0001 << 2)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_NDFI_I_OFF                1
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_NDFI_I_MSK                (0x0001 << 1)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_AISI_I_OFF                0
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_INT_EVNT_AISI_I_MSK                (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: POSITIVE JUSTIFICATIONS PERFORMANCE     */
/* MONITOR                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-0 : PJPMON[12:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_POS_JUST_PMON_PJPMON_OFF           0
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_POS_JUST_PMON_PJPMON_MSK           (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: NEGATIVE JUSTIFICATIONS PERFORMANCE     */
/* MONITOR                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-0 : NJPMON[12:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_NEG_JUST_PMON_NJPMON_OFF           0
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_NEG_JUST_PMON_NJPMON_MSK           (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSVCA_IND                                  */
/* Indirect Memory for Register Name: DIAGNOSTIC AND CONFIGURATION            */
/* Located in Direct Block: HYPHY20G_SONET_RSVCA                              */
/* Direct Block Base Address: 4940280H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 14-13: PTRSS[1:0]                                                      */
/* bit 12   : CLRFS                                                           */
/* bit 11-10: PTRDD[1:0]                                                      */
/* bit 9-8  : PAISINS_CFG[1:0]                                                */
/* bit 5    : DIAG_NDFREQ                                                     */
/* bit 3    : DIAG_PAIS                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PTRSS_OFF            13
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PTRSS_MSK             (0x0003 << 13)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_CLRFS_OFF            12
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_CLRFS_MSK             (0x0001 << 12)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PTRDD_OFF            10
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PTRDD_MSK             (0x0003 << 10)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PAISINS_CFG_OFF       8
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_PAISINS_CFG_MSK       (0x0003 << 8)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_NDFREQ_OFF       5
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_NDFREQ_MSK       (0x0001 << 5)
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_PAIS_OFF         3
#define HYPHY20G_SONET_RSVCA_RSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_PAIS_MSK         (0x0001 << 3)





/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM STATUS                       */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : SFPBS                                                           */
/* bit 4    : SDPBS                                                           */
/* bit 3    : SFCO                                                            */
/* bit 2    : SDCO                                                            */
/* bit 1    : SF_V                                                            */
/* bit 0    : SD_V                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFPBS_OFF      5
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFPBS_MSK      (0x0001 << 5)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDPBS_OFF      4
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDPBS_MSK      (0x0001 << 4)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFCO_OFF       3
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFCO_MSK       (0x0001 << 3)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDCO_OFF       2
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDCO_MSK       (0x0001 << 2)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SF_V_OFF       1
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SF_V_MSK       (0x0001 << 1)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SD_V_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SD_V_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT ENABLE             */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device INTB interrupt pin by these                    */
/* and associated interrupts is also dependent on the             enabling of */
/* higher-level interrupt enables in the interrupt             hierarchy      */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_E                                                            */
/* bit 0    : SD_E                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SF_E_OFF     1
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SF_E_MSK     (0x0001 << 1)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SD_E_OFF     0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SD_E_MSK     (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT STATUS             */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_I                                                            */
/* bit 0    : SD_I                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_OFF   1
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_MSK   (0x0001 << 1)
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_OFF   0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_MSK   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SDTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_BER_TH_SDTR_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_BER_TH_SDTR_MSK       (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_TH_SDST_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_TH_SDST_MSK       (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_CLR_TH_SDCT_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_CLR_TH_SDCT_MSK       (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SD_EN                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_PATH_MON_EN_SD_EN_OFF      0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_PATH_MON_EN_SD_EN_MSK      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SDIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_OFF  0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SD BERM Set                        */
/* Period 2.                                                                  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SDIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_OFF  0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_MSK (0xFFFF << 0)






/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SFTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_BER_TH_SFTR_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_BER_TH_SFTR_MSK       (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_TH_SFST_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_TH_SFST_MSK       (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_CLR_TH_SFCT_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_CLR_TH_SFCT_MSK       (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SFEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_PATH_MON_EN_SFEN_OFF       0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_PATH_MON_EN_SFEN_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SFIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_OFF  0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_SONET_SBER_PATH                          */
/* Direct Block Base Address: 4940340H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SF BERM Set                        */
/* Period 2.                                                                  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SFIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_OFF  0
#define HYPHY20G_SONET_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_MSK (0xFFFF << 0)








/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP AND AIS STATUS         */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : PAISPTR_V                                                       */
/* bit 0    : PLOPTR_V                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PAISPTR_V_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PAISPTR_V_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PLOPTR_V_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PLOPTR_V_MSK  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP, AIS, AND COMAPS       */
/* INTERRUPT ENABLE                                                           */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 1    : PAISPTR_E                                                       */
/* bit 0    : PLOPTR_E                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_EN_PAISPTR_E_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_EN_PAISPTR_E_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_EN_PLOPTR_E_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_EN_PLOPTR_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP, AIS, AND COMAPS       */
/* INTERRUPT STATUS                                                           */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 1    : PAISPTR_I                                                       */
/* bit 0    : PLOPTR_I                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_STAT_PAISPTR_I_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_STAT_PAISPTR_I_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_STAT_PLOPTR_I_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_COMAPS_INT_STAT_PLOPTR_I_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: TRANSMIT PATH LOP AND AIS STATUS        */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TPAISPTR_V                                                      */
/* bit 0    : TPLOPTR_V                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_STAT_TPAISPTR_V_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_STAT_TPAISPTR_V_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_STAT_TPLOPTR_V_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_STAT_TPLOPTR_V_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: TRANSMIT PATH LOP AND AIS INTERRUPT     */
/* ENABLE                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 1    : TPAISPTR_E                                                      */
/* bit 0    : TPLOPTR_E                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_EN_TPAISPTR_E_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_EN_TPAISPTR_E_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_EN_TPLOPTR_E_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_EN_TPLOPTR_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: TRANSMIT PATH LOP AND AIS INTERRUPT     */
/* STATUS                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 1    : TPAISPTR_I                                                      */
/* bit 0    : TPLOPTR_I                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_STAT_TPAISPTR_I_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_STAT_TPAISPTR_I_MSK (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_STAT_TPLOPTR_I_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_LOP_AIS_INT_STAT_TPLOPTR_I_MSK (0x0001 << 0)



/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH RPAISINS ENABLE INDIRECT   */
/* DATA 1                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15   : PGROWTHEN                                                       */
/* bit 13   : PSDEN                                                           */
/* bit 12   : PSFEN                                                           */
/* bit 11   : PTIMEN                                                          */
/* bit 10   : PTIUEN                                                          */
/* bit 9    : PERDIEN                                                         */
/* bit 8    : PRDIEN                                                          */
/* bit 7    : PPDIEN                                                          */
/* bit 6    : PUNEQEN                                                         */
/* bit 5    : PPLMEN                                                          */
/* bit 4    : PPLUEN                                                          */
/* bit 3    : PAISPTREN                                                       */
/* bit 2    : PLOPTREN                                                        */
/* bit 1-0  : RLAISINSEN[1:0]                                                 */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PGROWTHEN_OFF 15
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PGROWTHEN_MSK (0x0001 << 15)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSDEN_OFF 13
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSDEN_MSK (0x0001 << 13)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSFEN_OFF 12
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSFEN_MSK (0x0001 << 12)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIMEN_OFF 11
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIMEN_MSK (0x0001 << 11)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIUEN_OFF 10
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIUEN_MSK (0x0001 << 10)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PERDIEN_OFF  9
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PERDIEN_MSK (0x0001 << 9)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PRDIEN_OFF  8
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PRDIEN_MSK (0x0001 << 8)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPDIEN_OFF  7
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPDIEN_MSK (0x0001 << 7)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PUNEQEN_OFF  6
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PUNEQEN_MSK (0x0001 << 6)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLMEN_OFF  5
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLMEN_MSK (0x0001 << 5)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLUEN_OFF  4
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLUEN_MSK (0x0001 << 4)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PAISPTREN_OFF  3
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PAISPTREN_MSK (0x0001 << 3)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PLOPTREN_OFF  2
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PLOPTREN_MSK (0x0001 << 2)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_RLAISINSEN_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_RLAISINSEN_MSK (0x0003 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH RPAISINS ENABLE INDIRECT   */
/* DATA 2                                                                     */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1-0  : PAIS_RPAISEN[1:0]                                               */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPALM_RPAISINS_EN_DAT_2_PAIS_RPAISEN_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_RPALM_RPAISINS_EN_DAT_2_PAIS_RPAISEN_MSK (0x0003 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: TRANSMIT PATH TPAISINS ENABLE INDIRECT  */
/* DATA                                                                       */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2    : TPAISPTREN                                                      */
/* bit 1    : TPLOPTREN                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_TPAISINS_EN_DAT_TPAISPTREN_OFF  2
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_TPAISINS_EN_DAT_TPAISPTREN_MSK (0x0001 << 2)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_TPAISINS_EN_DAT_TPLOPTREN_OFF  1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_TX_PATH_TPAISINS_EN_DAT_TPLOPTREN_MSK (0x0001 << 1)






/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH ERDI ENABLE INDIRECT DATA  */
/* Located in Direct Block: HYPHY20G_SONET_SARC                               */
/* Direct Block Base Address: 4940400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : PTEN                                                            */
/* bit 0    : TPRCPEN                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_PTEN_OFF   1
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_PTEN_MSK   (0x0001 << 1)
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_TPRCPEN_OFF  0
#define HYPHY20G_SONET_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_TPRCPEN_MSK (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_SONET_TTTP_SECT                          */
/* Direct Block Base Address: 4940580H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2    : ZEROEN                                                          */
/* bit 1    : BYTEEN                                                          */
/* bit 0    : LENGTH16                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_ZEROEN_OFF         2
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_ZEROEN_MSK         (0x0001 << 2)
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_BYTEEN_OFF         1
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_BYTEEN_MSK         (0x0001 << 1)
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_LENGTH16_OFF       0
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_CFG_LENGTH16_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP_IND                                   */
/* Indirect Memory for Register Name: TRACE                                   */
/* Located in Direct Block: HYPHY20G_SONET_TTTP_SECT                          */
/* Direct Block Base Address: (4940580 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : TRACE[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_TRACE_OFF              0
#define HYPHY20G_SONET_TTTP_SECT_TTTP_IND_IBIT_TTTP_TRC_TRACE_MSK              (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: CONTROL                                 */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 8    : SUPERVISORY                                                     */
/* bit 5    : PREIEBLK                                                        */
/* bit 4    : FSBIPDIS                                                        */
/* bit 3    : HUNEQ                                                           */
/* bit 2    : UNEQV                                                           */
/* bit 1    : UNEQ                                                            */
/* bit 0    : TDIS                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_SUPERVISORY_OFF           8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_SUPERVISORY_MSK           (0x0001 << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_PREIEBLK_OFF              5
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_PREIEBLK_MSK              (0x0001 << 5)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_FSBIPDIS_OFF              4
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_FSBIPDIS_MSK              (0x0001 << 4)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_HUNEQ_OFF                 3
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_HUNEQ_MSK                 (0x0001 << 3)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQV_OFF                 2
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQV_MSK                 (0x0001 << 2)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQ_OFF                  1
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQ_MSK                  (0x0001 << 1)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_TDIS_OFF                  0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_CTL_TDIS_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: PRIORITY CONFIGURATION                  */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : H4REGMASKEN                                                     */
/* bit 11   : B3REGMASKEN                                                     */
/* bit 10   : B3IBMASKEN                                                      */
/* bit 9    : PTRACEDIS                                                       */
/* bit 8    : G1INSDIS                                                        */
/* bit 7    : REGZ5EN                                                         */
/* bit 6    : REGZ4EN                                                         */
/* bit 5    : REGZ3EN                                                         */
/* bit 4    : REGF2EN                                                         */
/* bit 3    : REGG1EN                                                         */
/* bit 2    : REGH4EN                                                         */
/* bit 1    : REGC2EN                                                         */
/* bit 0    : REGJ1EN                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_H4REGMASKEN_OFF 12
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_H4REGMASKEN_MSK  (0x0001 << 12)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3REGMASKEN_OFF 11
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3REGMASKEN_MSK  (0x0001 << 11)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3IBMASKEN_OFF  10
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3IBMASKEN_MSK   (0x0001 << 10)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_PTRACEDIS_OFF    9
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_PTRACEDIS_MSK    (0x0001 << 9)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_G1INSDIS_OFF     8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_G1INSDIS_MSK     (0x0001 << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ5EN_OFF      7
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ5EN_MSK      (0x0001 << 7)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ4EN_OFF      6
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ4EN_MSK      (0x0001 << 6)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ3EN_OFF      5
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ3EN_MSK      (0x0001 << 5)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGF2EN_OFF      4
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGF2EN_MSK      (0x0001 << 4)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGG1EN_OFF      3
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGG1EN_MSK      (0x0001 << 3)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGH4EN_OFF      2
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGH4EN_MSK      (0x0001 << 2)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGC2EN_OFF      1
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGC2EN_MSK      (0x0001 << 1)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGJ1EN_OFF      0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGJ1EN_MSK      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: B3 MASK                                 */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : B3MASK[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_B3_MSK_B3MASK_OFF             0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_B3_MSK_B3MASK_MSK             (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: J1 AND C2                               */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : C2V[7:0]                                                        */
/* bit 7-0  : J1V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_J1_C2_C2V_OFF                 8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_J1_C2_C2V_MSK                 (0x00FF << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_J1_C2_J1V_OFF                 0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_J1_C2_J1V_MSK                 (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: G1 AND H4 MASK                          */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : H4MASK[7:0]                                                     */
/* bit 7-0  : G1V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_H4MASK_OFF          8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_H4MASK_MSK          (0x00FF << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_G1V_OFF             0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_G1V_MSK             (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: F2 AND Z3                               */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : F2V[7:0]                                                        */
/* bit 7-0  : Z3V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_F2_Z3_F2V_OFF                 8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_F2_Z3_F2V_MSK                 (0x00FF << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_F2_Z3_Z3V_OFF                 0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_F2_Z3_Z3V_MSK                 (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: Z4 AND Z5                               */
/* Located in Direct Block: HYPHY20G_SONET_THPP                               */
/* Direct Block Base Address: 49405C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z4V[7:0]                                                        */
/* bit 7-0  : Z5V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z4V_OFF                 8
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z4V_MSK                 (0x00FF << 8)
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z5V_OFF                 0
#define HYPHY20G_SONET_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z5V_MSK                 (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_SONET_TTTP_PATH                          */
/* Direct Block Base Address: 4940640H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2    : ZEROEN                                                          */
/* bit 1    : BYTEEN                                                          */
/* bit 0    : LENGTH16                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_ZEROEN_OFF       2
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_ZEROEN_MSK       (0x0001 << 2)
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_BYTEEN_OFF       1
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_BYTEEN_MSK       (0x0001 << 1)
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_LENGTH16_OFF     0
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_LENGTH16_MSK     (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE                                   */
/* Located in Direct Block: HYPHY20G_SONET_TTTP_PATH                          */
/* Direct Block Base Address: (4940640 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : TRACE[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_TRACE_OFF            0
#define HYPHY20G_SONET_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_TRACE_MSK            (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: STATUS BITS                             */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 0    : AIS_V                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_STAT_BITS_AIS_V_OFF                0
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_STAT_BITS_AIS_V_MSK                (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: INTERRUPTS ENABLE                       */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 3    : FIFO_E                                                          */
/* bit 2    : PJ_E                                                            */
/* bit 1    : NDFI_E                                                          */
/* bit 0    : AISI_E                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_FIFO_E_OFF                  3
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_FIFO_E_MSK                  (0x0001 << 3)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_PJ_E_OFF                    2
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_PJ_E_MSK                    (0x0001 << 2)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_NDFI_E_OFF                  1
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_NDFI_E_MSK                  (0x0001 << 1)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_AISI_E_OFF                  0
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EN_AISI_E_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: INTERRUPTS EVENT                        */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 5    : FUDR_I                                                          */
/* bit 4    : FOVR_I                                                          */
/* bit 3    : NPJ_I                                                           */
/* bit 2    : PPJ_I                                                           */
/* bit 1    : NDFI_I                                                          */
/* bit 0    : AISI_I                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_FUDR_I_OFF                5
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_FUDR_I_MSK                (0x0001 << 5)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_FOVR_I_OFF                4
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_FOVR_I_MSK                (0x0001 << 4)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_NPJ_I_OFF                 3
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_NPJ_I_MSK                 (0x0001 << 3)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_PPJ_I_OFF                 2
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_PPJ_I_MSK                 (0x0001 << 2)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_NDFI_I_OFF                1
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_NDFI_I_MSK                (0x0001 << 1)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_AISI_I_OFF                0
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_INT_EVNT_AISI_I_MSK                (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: POSITIVE JUSTIFICATIONS PERFORMANCE     */
/* MONITOR                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-0 : PJPMON[12:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_POS_JUST_PMON_PJPMON_OFF           0
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_POS_JUST_PMON_PJPMON_MSK           (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: NEGATIVE JUSTIFICATIONS PERFORMANCE     */
/* MONITOR                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-0 : NJPMON[12:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_NEG_JUST_PMON_NJPMON_OFF           0
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_NEG_JUST_PMON_NJPMON_MSK           (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSVCA_IND                                  */
/* Indirect Memory for Register Name: DIAGNOSTIC AND CONFIGURATION            */
/* Located in Direct Block: HYPHY20G_SONET_TSVCA                              */
/* Direct Block Base Address: 4940680H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 14-13: PTRSS[1:0]                                                      */
/* bit 12   : CLRFS                                                           */
/* bit 11-10: PTRDD[1:0]                                                      */
/* bit 9-8  : PAISINS_CFG[1:0]                                                */
/* bit 5    : DIAG_NDFREQ                                                     */
/* bit 3    : DIAG_PAIS                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PTRSS_OFF            13
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PTRSS_MSK             (0x0003 << 13)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_CLRFS_OFF            12
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_CLRFS_MSK             (0x0001 << 12)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PTRDD_OFF            10
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PTRDD_MSK             (0x0003 << 10)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PAISINS_CFG_OFF       8
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_PAISINS_CFG_MSK       (0x0003 << 8)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_NDFREQ_OFF       5
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_NDFREQ_MSK       (0x0001 << 5)
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_PAIS_OFF         3
#define HYPHY20G_SONET_TSVCA_TSVCA_IND_IBIT_DIAG_AND_CFG_DIAG_PAIS_MSK         (0x0001 << 3)





/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I MESSAGE (LSB)                       */
/* Located in Direct Block: HYPHY20G_SONET_RTERB                              */
/* Direct Block Base Address: 4940800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : TXCID[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_LSB_TXCID_OFF               0
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_LSB_TXCID_MSK               (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I MESSAGE (MSB)                       */
/* Located in Direct Block: HYPHY20G_SONET_RTERB                              */
/* Direct Block Base Address: 4940800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-5 : TXESM[7:0]                                                      */
/* bit 4-0  : TXCID[20:16]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXESM_OFF               5
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXESM_MSK               (0x00FF << 5)
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXCID_OFF               0
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXCID_MSK               (0x001F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I CONTROL                             */
/* Located in Direct Block: HYPHY20G_SONET_RTERB                              */
/* Direct Block Base Address: 4940800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 4    : ESM_SBE                                                         */
/* bit 3    : CID_SBE                                                         */
/* bit 2    : CRC_SBE                                                         */
/* bit 1    : FRAME_ERR                                                       */
/* bit 0    : FRAME_SBE                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_ESM_SBE_OFF                 4
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_ESM_SBE_MSK                 (0x0001 << 4)
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_CID_SBE_OFF                 3
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_CID_SBE_MSK                 (0x0001 << 3)
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_CRC_SBE_OFF                 2
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_CRC_SBE_MSK                 (0x0001 << 2)
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_FRAME_ERR_OFF               1
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_FRAME_ERR_MSK               (0x0001 << 1)
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_FRAME_SBE_OFF               0
#define HYPHY20G_SONET_RTERB_TERB_IND_IBIT_R1I_CTL_FRAME_SBE_MSK               (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLE/CONFIGURATION  */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 4    : FOFA                                                            */
/* bit 3    : COACCESM_E                                                      */
/* bit 2    : CRCM_E                                                          */
/* bit 1    : CID_E                                                           */
/* bit 0    : FRAMING_E                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_FOFA_OFF                 4
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_FOFA_MSK                 (0x0001 << 4)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_COACCESM_E_OFF           3
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_COACCESM_E_MSK           (0x0001 << 3)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_CRCM_E_OFF               2
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_CRCM_E_MSK               (0x0001 << 2)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_CID_E_OFF                1
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_CID_E_MSK                (0x0001 << 1)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_FRAMING_E_OFF            0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_EN_FRAMING_E_MSK            (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: MONITORING STATUS                       */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3    : ESM_V                                                           */
/* bit 1    : CID_V                                                           */
/* bit 0    : FRAMING_V                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_ESM_V_OFF                  3
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_ESM_V_MSK                  (0x0001 << 3)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_CID_V_OFF                  1
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_CID_V_MSK                  (0x0001 << 1)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_FRAMING_V_OFF              0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_MON_STAT_FRAMING_V_MSK              (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the             WCIMODE_SONET       */
/* bit. When WCIMODE_SONET is logic 0, all the             interrupts in this */
/* are cleared when this register is             read. When WCIMODE_SONET is  */
/* 1, writing logic 1 to a given             interrupt bit position, clears   */
/* interrupt. Writing the bit to             logic 1 will trigger the         */
/* clear.                                                                     */
/*----------------------------------------------------------------------------*/
/* bit 3    : COACCESM_I                                                      */
/* bit 2    : CRCM_I                                                          */
/* bit 1    : CID_I                                                           */
/* bit 0    : FRAMING_I                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_COACCESM_I_OFF         3
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_COACCESM_I_MSK         (0x0001 << 3)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_CRCM_I_OFF             2
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_CRCM_I_MSK             (0x0001 << 2)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_CID_I_OFF              1
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_CID_I_MSK              (0x0001 << 1)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_FRAMING_I_OFF          0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_IND_INT_STAT_FRAMING_I_MSK          (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: EXPECTED CID (LSB)                      */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : EXPCID[15:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_LSB_EXPCID_OFF              0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_LSB_EXPCID_MSK              (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: EXPECTED CID (MSB)/ACCEPTED ESM         */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/* When a System side reframing occurs, the EXPCID must be                    */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-5 : ACCESM[7:0]                                                     */
/* bit 4-0  : EXPCID[20:16]                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_MSB_ACCESM_OFF              5
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_MSB_ACCESM_MSK              (0x00FF << 5)
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_MSB_EXPCID_OFF              0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_EXP_CID_MSB_EXPCID_MSK              (0x001F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: CRC ERROR COUNT                         */
/* Located in Direct Block: HYPHY20G_SONET_TRERB                              */
/* Direct Block Base Address: 4940840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : CRCERRCNT[3:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_CRC_ERR_CNT_CRCERRCNT_OFF           0
#define HYPHY20G_SONET_TRERB_RERB_IND_IBIT_CRC_ERR_CNT_CRCERRCNT_MSK           (0x000F << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT VALUES               */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7    : PCOP_V                                                          */
/* bit 5    : PAISC_V                                                         */
/* bit 4    : PLOPC_V                                                         */
/* bit 3    : PAIS_V                                                          */
/* bit 2    : PLOP_V                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PCOP_V_OFF            7
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PCOP_V_MSK            (0x0001 << 7)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_OFF           5
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_MSK           (0x0001 << 5)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_OFF           4
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_MSK           (0x0001 << 4)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_OFF            3
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_MSK            (0x0001 << 3)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_OFF            2
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_MSK            (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLES              */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_E                                                           */
/* bit 8    : PBIPE_E                                                         */
/* bit 7    : PCOP_E                                                          */
/* bit 5    : PAISC_E                                                         */
/* bit 4    : PLOPC_E                                                         */
/* bit 3    : PAIS_E                                                          */
/* bit 2    : PLOP_E                                                          */
/* bit 0    : PTRJE_E                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_OFF             15
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_MSK              (0x0001 << 15)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PBIPE_E_OFF            8
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PBIPE_E_MSK            (0x0001 << 8)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PCOP_E_OFF             7
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PCOP_E_MSK             (0x0001 << 7)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_OFF            5
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_MSK            (0x0001 << 5)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_OFF            4
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_MSK            (0x0001 << 4)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_OFF             3
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_MSK             (0x0001 << 3)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_OFF             2
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_MSK             (0x0001 << 2)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_OFF            0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_MSK            (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the             WCIMODE_SONET       */
/* bit. When WCIMODE_SONET is logic 0, all the             interrupts in this */
/* are cleared when this register is             read. When WCIMODE_SONET is  */
/* 1, writing logic 1 to a given             interrupt bit position, clears   */
/* interrupt. Writing the bit to             logic 1 will trigger the         */
/* clear.                                                                     */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_I                                                           */
/* bit 8    : PBIPE_I                                                         */
/* bit 7    : PCOP_I                                                          */
/* bit 5    : PAISC_I                                                         */
/* bit 4    : PLOPC_I                                                         */
/* bit 3    : PAIS_I                                                          */
/* bit 2    : PLOP_I                                                          */
/* bit 1    : PJE_I                                                           */
/* bit 0    : NJE_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_OFF           15
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_MSK            (0x0001 << 15)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PBIPE_I_OFF          8
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PBIPE_I_MSK          (0x0001 << 8)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PCOP_I_OFF           7
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PCOP_I_MSK           (0x0001 << 7)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_OFF          5
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_MSK          (0x0001 << 5)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_OFF          4
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_MSK          (0x0001 << 4)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_OFF           3
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_MSK           (0x0001 << 3)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_OFF           2
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_MSK           (0x0001 << 2)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_OFF            1
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_MSK            (0x0001 << 1)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_OFF            0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_MSK            (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : PTRCDIS                                                         */
/* bit 11   : FSBIPDIS                                                        */
/* bit 10   : B3EONPOHBLK                                                     */
/* bit 9    : B3EONPOH                                                        */
/* bit 6    : TTCM_EARLY_PAIS_EN                                              */
/* bit 5    : AUTOPLDCFG_EN                                                   */
/* bit 4    : NDFCNT                                                          */
/* bit 2    : RELAYPAIS                                                       */
/* bit 1    : JUST3DIS                                                        */
/* bit 0    : SSEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_OFF              12
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_MSK               (0x0001 << 12)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_OFF             11
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_MSK              (0x0001 << 11)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_B3EONPOHBLK_OFF          10
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_B3EONPOHBLK_MSK           (0x0001 << 10)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_B3EONPOH_OFF              9
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_B3EONPOH_MSK              (0x0001 << 9)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_TTCM_EARLY_PAIS_EN_OFF    6
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_TTCM_EARLY_PAIS_EN_MSK    (0x0001 << 6)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_AUTOPLDCFG_EN_OFF         5
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_AUTOPLDCFG_EN_MSK         (0x0001 << 5)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_NDFCNT_OFF                4
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_NDFCNT_MSK                (0x0001 << 4)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_OFF             2
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_MSK             (0x0001 << 2)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_OFF              1
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_MSK              (0x0001 << 1)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_SSEN_OFF                  0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_CFG_SSEN_MSK                  (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH NEGATIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PNJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_OFF             0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_MSK             (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH POSITIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PPJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_OFF             0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_MSK             (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TSHPI_IND                                  */
/* Indirect Memory for Register Name: POINTER VALUE                           */
/* Located in Direct Block: HYPHY20G_SONET_TSHPI                              */
/* Direct Block Base Address: 4940880H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-12: NDF[3:0]                                                        */
/* bit 11-10: SSV[1:0]                                                        */
/* bit 9-0  : PTRV[9:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_OFF              12
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_MSK               (0x000F << 12)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_OFF              10
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_MSK               (0x0003 << 10)
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_OFF              0
#define HYPHY20G_SONET_TSHPI_TSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_MSK              (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT VALUES               */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : PAISC_V                                                         */
/* bit 4    : PLOPC_V                                                         */
/* bit 3    : PAIS_V                                                          */
/* bit 2    : PLOP_V                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_OFF            5
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAISC_V_MSK            (0x0001 << 5)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_OFF            4
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOPC_V_MSK            (0x0001 << 4)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_OFF             3
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PAIS_V_MSK             (0x0001 << 3)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_OFF             2
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_VAL_PLOP_V_MSK             (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLES              */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_E                                                           */
/* bit 5    : PAISC_E                                                         */
/* bit 4    : PLOPC_E                                                         */
/* bit 3    : PAIS_E                                                          */
/* bit 2    : PLOP_E                                                          */
/* bit 0    : PTRJE_E                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_OFF              15
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_NDF_E_MSK               (0x0001 << 15)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_OFF             5
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAISC_E_MSK             (0x0001 << 5)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_OFF             4
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOPC_E_MSK             (0x0001 << 4)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_OFF              3
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PAIS_E_MSK              (0x0001 << 3)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_OFF              2
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PLOP_E_MSK              (0x0001 << 2)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_OFF             0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_EN_PTRJE_E_MSK             (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the WCIMODE             register    */
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 15   : NDF_I                                                           */
/* bit 5    : PAISC_I                                                         */
/* bit 4    : PLOPC_I                                                         */
/* bit 3    : PAIS_I                                                          */
/* bit 2    : PLOP_I                                                          */
/* bit 1    : PJE_I                                                           */
/* bit 0    : NJE_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_OFF            15
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NDF_I_MSK             (0x0001 << 15)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_OFF           5
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAISC_I_MSK           (0x0001 << 5)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_OFF           4
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOPC_I_MSK           (0x0001 << 4)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_OFF            3
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PAIS_I_MSK            (0x0001 << 3)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_OFF            2
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PLOP_I_MSK            (0x0001 << 2)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_OFF             1
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_PJE_I_MSK             (0x0001 << 1)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_OFF             0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_INT_STAT_NJE_I_MSK             (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: CONFIGURATION                           */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : PTRCDIS                                                         */
/* bit 11   : FSBIPDIS                                                        */
/* bit 6    : FORCE_PGROWTH                                                   */
/* bit 4    : NDFCNT                                                          */
/* bit 2    : RELAYPAIS                                                       */
/* bit 1    : JUST3DIS                                                        */
/* bit 0    : SSEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_OFF               12
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_PTRCDIS_MSK                (0x0001 << 12)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_OFF              11
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FSBIPDIS_MSK               (0x0001 << 11)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FORCE_PGROWTH_OFF          6
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_FORCE_PGROWTH_MSK          (0x0001 << 6)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_NDFCNT_OFF                 4
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_NDFCNT_MSK                 (0x0001 << 4)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_OFF              2
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_RELAYPAIS_MSK              (0x0001 << 2)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_OFF               1
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_JUST3DIS_MSK               (0x0001 << 1)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_SSEN_OFF                   0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_CFG_SSEN_MSK                   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH NEGATIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PNJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_OFF              0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PNJE_CTR_PNJE_MSK              (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: PATH POSITIVE JUSTIFICATION EVENT       */
/* COUNTER                                                                    */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-0 : PPJE[12:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_OFF              0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PPJE_CTR_PPJE_MSK              (0x1FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RSHPI_IND                                  */
/* Indirect Memory for Register Name: POINTER VALUE                           */
/* Located in Direct Block: HYPHY20G_HOPP_RSHPI                               */
/* Direct Block Base Address: 49541C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-12: NDF[3:0]                                                        */
/* bit 11-10: SSV[1:0]                                                        */
/* bit 9-0  : PTRV[9:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_OFF               12
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_NDF_MSK                (0x000F << 12)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_OFF               10
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_SSV_MSK                (0x0003 << 10)
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_OFF               0
#define HYPHY20G_HOPP_RSHPI_RSHPI_IND_IBIT_SHPI_PTR_VAL_PTRV_MSK               (0x03FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR STATUS                    */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : PERDI_V                                                         */
/* bit 5    : PRDI_V                                                          */
/* bit 4    : PPDI_V                                                          */
/* bit 3    : PUNEQ_V                                                         */
/* bit 2    : PPLM_V                                                          */
/* bit 1    : PPLU_V                                                          */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PERDI_V_OFF            6
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PERDI_V_MSK            (0x0001 << 6)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PRDI_V_OFF             5
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PRDI_V_MSK             (0x0001 << 5)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPDI_V_OFF             4
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPDI_V_MSK             (0x0001 << 4)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PUNEQ_V_OFF            3
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PUNEQ_V_MSK            (0x0001 << 3)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLM_V_OFF             2
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLM_V_MSK             (0x0001 << 2)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLU_V_OFF             1
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_STAT_PPLU_V_MSK             (0x0001 << 1)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR INTERRUPT ENABLE          */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 9    : PREIE_E                                                         */
/* bit 8    : PBIPE_E                                                         */
/* bit 7    : COPERDI_E                                                       */
/* bit 6    : PERDI_E                                                         */
/* bit 5    : PRDI_E                                                          */
/* bit 4    : PPDI_E                                                          */
/* bit 3    : PUNEQ_E                                                         */
/* bit 2    : PPLM_E                                                          */
/* bit 1    : PPLU_E                                                          */
/* bit 0    : COPSL_E                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PREIE_E_OFF          9
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PREIE_E_MSK          (0x0001 << 9)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PBIPE_E_OFF          8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PBIPE_E_MSK          (0x0001 << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPERDI_E_OFF        7
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPERDI_E_MSK        (0x0001 << 7)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PERDI_E_OFF          6
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PERDI_E_MSK          (0x0001 << 6)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PRDI_E_OFF           5
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PRDI_E_MSK           (0x0001 << 5)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPDI_E_OFF           4
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPDI_E_MSK           (0x0001 << 4)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PUNEQ_E_OFF          3
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PUNEQ_E_MSK          (0x0001 << 3)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLM_E_OFF           2
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLM_E_MSK           (0x0001 << 2)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLU_E_OFF           1
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_PPLU_E_MSK           (0x0001 << 1)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPSL_E_OFF          0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_EN_COPSL_E_MSK          (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: ERROR MONITOR INTERRUPT STATUS          */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the WCIMODE             register    */
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 9    : PREIE_I                                                         */
/* bit 8    : PBIPE_I                                                         */
/* bit 7    : COPERDI_I                                                       */
/* bit 6    : PERDI_I                                                         */
/* bit 5    : PRDI_I                                                          */
/* bit 4    : PPDI_I                                                          */
/* bit 3    : PUNEQ_I                                                         */
/* bit 2    : PPLM_I                                                          */
/* bit 1    : PPLU_I                                                          */
/* bit 0    : COPSL_I                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PREIE_I_OFF        9
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PREIE_I_MSK        (0x0001 << 9)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PBIPE_I_OFF        8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PBIPE_I_MSK        (0x0001 << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPERDI_I_OFF      7
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPERDI_I_MSK      (0x0001 << 7)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PERDI_I_OFF        6
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PERDI_I_MSK        (0x0001 << 6)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PRDI_I_OFF         5
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PRDI_I_MSK         (0x0001 << 5)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPDI_I_OFF         4
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPDI_I_MSK         (0x0001 << 4)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PUNEQ_I_OFF        3
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PUNEQ_I_MSK        (0x0001 << 3)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLM_I_OFF         2
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLM_I_MSK         (0x0001 << 2)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLU_I_OFF         1
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_PPLU_I_MSK         (0x0001 << 1)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPSL_I_OFF        0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_ERR_MON_INT_STAT_COPSL_I_MSK        (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: MONITOR CONFIGURATION                   */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 8    : IPREIBLK                                                        */
/* bit 6    : PBIPECNTBLK                                                     */
/* bit 5    : PREIBLKACC                                                      */
/* bit 4    : PBIPEBLKACC                                                     */
/* bit 3    : PRDI10                                                          */
/* bit 2    : PLMEND                                                          */
/* bit 1    : PSL5                                                            */
/* bit 0    : ALGO2                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_IPREIBLK_OFF                8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_IPREIBLK_MSK                (0x0001 << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPECNTBLK_OFF             6
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPECNTBLK_MSK             (0x0001 << 6)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PREIBLKACC_OFF              5
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PREIBLKACC_MSK              (0x0001 << 5)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPEBLKACC_OFF             4
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PBIPEBLKACC_MSK             (0x0001 << 4)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PRDI10_OFF                  3
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PRDI10_MSK                  (0x0001 << 3)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PLMEND_OFF                  2
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PLMEND_MSK                  (0x0001 << 2)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PSL5_OFF                    1
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_PSL5_MSK                    (0x0001 << 1)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_ALGO2_OFF                   0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_MON_CFG_ALGO2_MSK                   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: EXPECTED PSL AND PDI                    */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 13   : PDIRANGE                                                        */
/* bit 12-8 : PDI[4:0]                                                        */
/* bit 7-0  : EPSL[7:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDIRANGE_OFF              13
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDIRANGE_MSK               (0x0001 << 13)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDI_OFF                    8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_PDI_MSK                    (0x001F << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_EPSL_OFF                   0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_EPSL_PDI_EPSL_MSK                   (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: FILTERED PERDI VALUE                    */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2-0  : PERDIV[2:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_FLT_PERDI_VAL_PERDIV_OFF            0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_FLT_PERDI_VAL_PERDIV_MSK            (0x0007 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: CAPTURED AND ACCEPTED PSL               */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : CPSLV[7:0]                                                      */
/* bit 7-0  : APSLV[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_CPSLV_OFF          8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_CPSLV_MSK          (0x00FF << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_APSLV_OFF          0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_CAPT_AND_ACC_PSL_APSLV_MSK          (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: J1 AND F2                               */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : F2[7:0]                                                         */
/* bit 7-0  : J1[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_J1_F2_F2_OFF                        8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_J1_F2_F2_MSK                        (0x00FF << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_J1_F2_J1_OFF                        0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_J1_F2_J1_MSK                        (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: H4 AND Z3                               */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z3[7:0]                                                         */
/* bit 7-0  : H4[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_H4_Z3_Z3_OFF                        8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_H4_Z3_Z3_MSK                        (0x00FF << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_H4_Z3_H4_OFF                        0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_H4_Z3_H4_MSK                        (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: Z4 AND Z5                               */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z5[7:0]                                                         */
/* bit 7-0  : Z4[7:0]                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z5_OFF                        8
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z5_MSK                        (0x00FF << 8)
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z4_OFF                        0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_Z4_Z5_Z4_MSK                        (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: PATH BIP ERROR COUNTER                  */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : PBIPE[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_PATH_BIP_ERR_CNT_PBIPE_OFF          0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_PATH_BIP_ERR_CNT_PBIPE_MSK          (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RHAP48_IND                                 */
/* Indirect Memory for Register Name: PATH REI ERROR COUNTER                  */
/* Located in Direct Block: HYPHY20G_HOPP_RHAP                                */
/* Direct Block Base Address: 4954200H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : PREIE[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_PATH_REI_ERR_CNT_PREIE_OFF          0
#define HYPHY20G_HOPP_RHAP_RHAP48_IND_IBIT_PATH_REI_ERR_CNT_PREIE_MSK          (0xFFFF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE STATUS          */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: 4954240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_V                                                           */
/* bit 0    : TIU_V                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_OFF  1
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIM_V_MSK (0x0001 << 1)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_OFF  0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_STAT_TIU_V_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* ENABLE                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: 4954240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : TIM_E                                                           */
/* bit 0    : TIU_E                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_OFF  1
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIM_E_MSK (0x0001 << 1)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_OFF  0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_EN_TIU_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE MISMATCH/UNSTABLE INTERRUPT       */
/* STATUS                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: 4954240H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this register are cleared   */
/* this register is read. When WCIMODE is logic 1, writing logic 1 to a given */
/* bit position, clears that interrupt. Writing the bit to logic 1 will       */
/* the interrupt clear.                                                       */
/*----------------------------------------------------------------------------*/
/* bit 1    : TIM_I                                                           */
/* bit 0    : TIU_I                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_OFF  1
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIM_I_MSK (0x0001 << 1)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_OFF  0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_MSMTCH_UNSTBL_INT_STAT_TIU_I_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: 4954240H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 6    : TTMMONEN                                                        */
/* bit 5    : SYNC_CRLF                                                       */
/* bit 4    : ZEROEN                                                          */
/* bit 3    : PER5                                                            */
/* bit 2    : LENGTH16                                                        */
/* bit 1-0  : ALGO[1:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_TTMMONEN_OFF           6
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_TTMMONEN_MSK           (0x0001 << 6)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_SYNC_CRLF_OFF          5
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_SYNC_CRLF_MSK          (0x0001 << 5)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ZEROEN_OFF             4
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ZEROEN_MSK             (0x0001 << 4)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_PER5_OFF               3
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_PER5_MSK               (0x0001 << 3)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_LENGTH16_OFF           2
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_LENGTH16_MSK           (0x0001 << 2)
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ALGO_OFF               0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_TRC_CFG_ALGO_MSK               (0x0003 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: CAPTURED TRACE                          */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: (4954240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : CTRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_CAPT_TRC_CTRACE_OFF            0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_CAPT_TRC_CTRACE_MSK            (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: ACCEPTED TRACE                          */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: (4954240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ATRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_ACC_TRC_ATRACE_OFF             0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_ACC_TRC_ATRACE_MSK             (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RTTP48_IND                                 */
/* Indirect Memory for Register Name: EXPECTED TRACE                          */
/* Located in Direct Block: HYPHY20G_HOPP_RTTP_PATH                           */
/* Direct Block Base Address: (4954240 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : ETRACE[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_EXP_TRC_ETRACE_OFF             0
#define HYPHY20G_HOPP_RTTP_PATH_RTTP48_IND_IBIT_EXP_TRC_ETRACE_MSK             (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM STATUS                       */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 5    : SFPBS                                                           */
/* bit 4    : SDPBS                                                           */
/* bit 3    : SFCO                                                            */
/* bit 2    : SDCO                                                            */
/* bit 1    : SF_V                                                            */
/* bit 0    : SD_V                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFPBS_OFF       5
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFPBS_MSK       (0x0001 << 5)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDPBS_OFF       4
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDPBS_MSK       (0x0001 << 4)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFCO_OFF        3
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SFCO_MSK        (0x0001 << 3)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDCO_OFF        2
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SDCO_MSK        (0x0001 << 2)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SF_V_OFF        1
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SF_V_MSK        (0x0001 << 1)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SD_V_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_STAT_SD_V_MSK        (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT ENABLE             */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device INTB interrupt pin by these                    */
/* and associated interrupts is also dependent on the             enabling of */
/* higher-level interrupt enables in the interrupt             hierarchy      */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_E                                                            */
/* bit 0    : SD_E                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SF_E_OFF      1
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SF_E_MSK      (0x0001 << 1)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SD_E_OFF      0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_EN_SD_E_MSK      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD/SF BERM INTERRUPT STATUS             */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 1    : SF_I                                                            */
/* bit 0    : SD_I                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_OFF    1
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SF_I_MSK    (0x0001 << 1)
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_OFF    0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SDSF_BERM_INT_STAT_SD_I_MSK    (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SDTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_BER_TH_SDTR_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_BER_TH_SDTR_MSK        (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_TH_SDST_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_TH_SDST_MSK        (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SDCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_CLR_TH_SDCT_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_CLR_TH_SDCT_MSK        (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SD_EN                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_PATH_MON_EN_SD_EN_OFF       0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_PATH_MON_EN_SD_EN_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SDIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_OFF  0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_2_SDIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SD BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SD BERM Set                        */
/* Period 2.                                                                  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SDIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_OFF  0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SD_BERM_SET_INTG_PER_1_SDIP_MSK (0xFFFF << 0)






/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM BER THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : SFTR[3:0]                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_BER_TH_SFTR_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_BER_TH_SFTR_MSK        (0x000F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET THRESHOLD                   */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFST[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_TH_SFST_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_TH_SFST_MSK        (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM CLEAR THRESHOLD                 */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 11-0 : SFCT[11:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_CLR_TH_SFCT_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_CLR_TH_SFCT_MSK        (0x0FFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF PATH MONITORING ENABLE               */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 0    : SFEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_PATH_MON_EN_SFEN_OFF        0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_PATH_MON_EN_SFEN_MSK        (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 2        */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : SFIP[31:16]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_OFF  0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_2_SFIP_MSK (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SBER48_IND                                 */
/* Indirect Memory for Register Name: SF BERM SET INTEGRATION PERIOD 1        */
/* Located in Direct Block: HYPHY20G_HOPP_SBER_PATH                           */
/* Direct Block Base Address: 4954340H                                        */
/*----------------------------------------------------------------------------*/
/* For register descriptions, see register SF BERM Set                        */
/* Period 2.                                                                  */
/*----------------------------------------------------------------------------*/
/* bit 15-0 : SFIP[15:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_OFF  0
#define HYPHY20G_HOPP_SBER_PATH_SBER48_IND_IBIT_SF_BERM_SET_INTG_PER_1_SFIP_MSK (0xFFFF << 0)








/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP AND AIS STATUS         */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : PAISPTR_V                                                       */
/* bit 0    : PLOPTR_V                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PAISPTR_V_OFF  1
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PAISPTR_V_MSK  (0x0001 << 1)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PLOPTR_V_OFF   0
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_STAT_PLOPTR_V_MSK   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP AND AIS INTERRUPT      */
/* ENABLE                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 1    : PAISPTR_E                                                       */
/* bit 0    : PLOPTR_E                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_EN_PAISPTR_E_OFF  1
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_EN_PAISPTR_E_MSK (0x0001 << 1)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_EN_PLOPTR_E_OFF  0
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_EN_PLOPTR_E_MSK (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH LOP AND AIS INTERRUPT      */
/* STATUS                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/* When WCIMODE is logic 0, all the interrupts in this             register   */
/* cleared when this register is read. When WCIMODE is             logic 1,   */
/* logic 1 to a given interrupt bit position, clears             that         */
/* Writing the bit to logic 1 will trigger the             interrupt clear.   */
/*----------------------------------------------------------------------------*/
/* bit 1    : PAISPTR_I                                                       */
/* bit 0    : PLOPTR_I                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_STAT_PAISPTR_I_OFF  1
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_STAT_PAISPTR_I_MSK (0x0001 << 1)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_STAT_PLOPTR_I_OFF  0
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_LOP_AIS_INT_STAT_PLOPTR_I_MSK (0x0001 << 0)






/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH RPAISINS ENABLE INDIRECT   */
/* DATA 1                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 13   : PSDEN                                                           */
/* bit 12   : PSFEN                                                           */
/* bit 11   : PTIMEN                                                          */
/* bit 10   : PTIUEN                                                          */
/* bit 9    : PERDIEN                                                         */
/* bit 8    : PRDIEN                                                          */
/* bit 7    : PPDIEN                                                          */
/* bit 6    : PUNEQEN                                                         */
/* bit 5    : PPLMEN                                                          */
/* bit 4    : PPLUEN                                                          */
/* bit 3    : PAISPTREN                                                       */
/* bit 2    : PLOPTREN                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSDEN_OFF 13
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSDEN_MSK (0x0001 << 13)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSFEN_OFF 12
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PSFEN_MSK (0x0001 << 12)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIMEN_OFF 11
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIMEN_MSK (0x0001 << 11)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIUEN_OFF 10
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PTIUEN_MSK (0x0001 << 10)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PERDIEN_OFF  9
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PERDIEN_MSK (0x0001 << 9)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PRDIEN_OFF  8
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PRDIEN_MSK (0x0001 << 8)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPDIEN_OFF  7
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPDIEN_MSK (0x0001 << 7)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PUNEQEN_OFF  6
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PUNEQEN_MSK (0x0001 << 6)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLMEN_OFF  5
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLMEN_MSK (0x0001 << 5)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLUEN_OFF  4
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PPLUEN_MSK (0x0001 << 4)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PAISPTREN_OFF  3
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PAISPTREN_MSK (0x0001 << 3)
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PLOPTREN_OFF  2
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPAISINS_EN_DAT_1_PLOPTREN_MSK (0x0001 << 2)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH RPAISINS ENABLE INDIRECT   */
/* DATA 2                                                                     */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1-0  : PAIS_RPAISEN[1:0]                                               */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPALM_RPAISINS_EN_DAT_2_PAIS_RPAISEN_OFF  0
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_RPALM_RPAISINS_EN_DAT_2_PAIS_RPAISEN_MSK (0x0003 << 0)







/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: SARC48_IND                                 */
/* Indirect Memory for Register Name: RECEIVE PATH ERDI ENABLE INDIRECT DATA  */
/* Located in Direct Block: HYPHY20G_HOPP_SARC                                */
/* Direct Block Base Address: 4954400H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 1    : PTEN                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_PTEN_OFF    1
#define HYPHY20G_HOPP_SARC_SARC48_IND_IBIT_RX_PATH_ERDI_REI_EN_DAT_PTEN_MSK    (0x0001 << 1)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: CONTROL                                 */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 8    : SUPERVISORY                                                     */
/* bit 5    : PREIEBLK                                                        */
/* bit 4    : FSBIPDIS                                                        */
/* bit 3    : HUNEQ                                                           */
/* bit 2    : UNEQV                                                           */
/* bit 1    : UNEQ                                                            */
/* bit 0    : TDIS                                                            */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_SUPERVISORY_OFF            8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_SUPERVISORY_MSK            (0x0001 << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_PREIEBLK_OFF               5
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_PREIEBLK_MSK               (0x0001 << 5)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_FSBIPDIS_OFF               4
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_FSBIPDIS_MSK               (0x0001 << 4)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_HUNEQ_OFF                  3
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_HUNEQ_MSK                  (0x0001 << 3)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQV_OFF                  2
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQV_MSK                  (0x0001 << 2)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQ_OFF                   1
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_UNEQ_MSK                   (0x0001 << 1)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_TDIS_OFF                   0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_CTL_TDIS_MSK                   (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: PRIORITY CONFIGURATION                  */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12   : H4REGMASKEN                                                     */
/* bit 11   : B3REGMASKEN                                                     */
/* bit 10   : B3IBMASKEN                                                      */
/* bit 9    : PTRACEDIS                                                       */
/* bit 8    : G1INSDIS                                                        */
/* bit 7    : REGZ5EN                                                         */
/* bit 6    : REGZ4EN                                                         */
/* bit 5    : REGZ3EN                                                         */
/* bit 4    : REGF2EN                                                         */
/* bit 3    : REGG1EN                                                         */
/* bit 2    : REGH4EN                                                         */
/* bit 1    : REGC2EN                                                         */
/* bit 0    : REGJ1EN                                                         */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_H4REGMASKEN_OFF  12
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_H4REGMASKEN_MSK   (0x0001 << 12)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3REGMASKEN_OFF  11
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3REGMASKEN_MSK   (0x0001 << 11)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3IBMASKEN_OFF   10
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_B3IBMASKEN_MSK    (0x0001 << 10)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_PTRACEDIS_OFF     9
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_PTRACEDIS_MSK     (0x0001 << 9)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_G1INSDIS_OFF      8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_G1INSDIS_MSK      (0x0001 << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ5EN_OFF       7
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ5EN_MSK       (0x0001 << 7)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ4EN_OFF       6
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ4EN_MSK       (0x0001 << 6)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ3EN_OFF       5
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGZ3EN_MSK       (0x0001 << 5)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGF2EN_OFF       4
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGF2EN_MSK       (0x0001 << 4)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGG1EN_OFF       3
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGG1EN_MSK       (0x0001 << 3)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGH4EN_OFF       2
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGH4EN_MSK       (0x0001 << 2)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGC2EN_OFF       1
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGC2EN_MSK       (0x0001 << 1)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGJ1EN_OFF       0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_PRIORITY_CFG_REGJ1EN_MSK       (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: B3 MASK                                 */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : B3MASK[7:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_B3_MSK_B3MASK_OFF              0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_B3_MSK_B3MASK_MSK              (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: J1 AND C2                               */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : C2V[7:0]                                                        */
/* bit 7-0  : J1V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_J1_C2_C2V_OFF                  8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_J1_C2_C2V_MSK                  (0x00FF << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_J1_C2_J1V_OFF                  0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_J1_C2_J1V_MSK                  (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: G1 AND H4 MASK                          */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : H4MASK[7:0]                                                     */
/* bit 7-0  : G1V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_H4MASK_OFF           8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_H4MASK_MSK           (0x00FF << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_G1V_OFF              0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_G1_H4_MSK_G1V_MSK              (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: F2 AND Z3                               */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : F2V[7:0]                                                        */
/* bit 7-0  : Z3V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_F2_Z3_F2V_OFF                  8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_F2_Z3_F2V_MSK                  (0x00FF << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_F2_Z3_Z3V_OFF                  0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_F2_Z3_Z3V_MSK                  (0x00FF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: THPP48_IND                                 */
/* Indirect Memory for Register Name: Z4 AND Z5                               */
/* Located in Direct Block: HYPHY20G_HOPP_THPP                                */
/* Direct Block Base Address: 49545C0H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-8 : Z4V[7:0]                                                        */
/* bit 7-0  : Z5V[7:0]                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z4V_OFF                  8
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z4V_MSK                  (0x00FF << 8)
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z5V_OFF                  0
#define HYPHY20G_HOPP_THPP_THPP48_IND_IBIT_THPP_Z4_Z5_Z5V_MSK                  (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE CONFIGURATION                     */
/* Located in Direct Block: HYPHY20G_HOPP_TTTP_PATH                           */
/* Direct Block Base Address: 4954640H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 2    : ZEROEN                                                          */
/* bit 1    : BYTEEN                                                          */
/* bit 0    : LENGTH16                                                        */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_ZEROEN_OFF        2
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_ZEROEN_MSK        (0x0001 << 2)
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_BYTEEN_OFF        1
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_BYTEEN_MSK        (0x0001 << 1)
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_LENGTH16_OFF      0
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_CFG_LENGTH16_MSK      (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TTTP48_IND                                 */
/* Indirect Memory for Register Name: TRACE                                   */
/* Located in Direct Block: HYPHY20G_HOPP_TTTP_PATH                           */
/* Direct Block Base Address: (4954640 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 7-0  : TRACE[7:0]                                                      */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_TRACE_OFF             0
#define HYPHY20G_HOPP_TTTP_PATH_TTTP48_IND_IBIT_TTTP_TRC_TRACE_MSK             (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I MESSAGE (LSB)                       */
/* Located in Direct Block: HYPHY20G_HOPP_TTERB                               */
/* Direct Block Base Address: 4954800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : TXCID[15:0]                                                     */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_LSB_TXCID_OFF                0
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_LSB_TXCID_MSK                (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I MESSAGE (MSB)                       */
/* Located in Direct Block: HYPHY20G_HOPP_TTERB                               */
/* Direct Block Base Address: 4954800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 12-5 : TXESM[7:0]                                                      */
/* bit 4-0  : TXCID[20:16]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXESM_OFF                5
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXESM_MSK                (0x00FF << 5)
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXCID_OFF                0
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_MSG_MSB_TXCID_MSK                (0x001F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TERB_IND                                   */
/* Indirect Memory for Register Name: R1I CONTROL                             */
/* Located in Direct Block: HYPHY20G_HOPP_TTERB                               */
/* Direct Block Base Address: 4954800H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 4    : ESM_SBE                                                         */
/* bit 3    : CID_SBE                                                         */
/* bit 2    : CRC_SBE                                                         */
/* bit 1    : FRAME_ERR                                                       */
/* bit 0    : FRAME_SBE                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_ESM_SBE_OFF                  4
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_ESM_SBE_MSK                  (0x0001 << 4)
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_CID_SBE_OFF                  3
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_CID_SBE_MSK                  (0x0001 << 3)
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_CRC_SBE_OFF                  2
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_CRC_SBE_MSK                  (0x0001 << 2)
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_FRAME_ERR_OFF                1
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_FRAME_ERR_MSK                (0x0001 << 1)
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_FRAME_SBE_OFF                0
#define HYPHY20G_HOPP_TTERB_TERB_IND_IBIT_R1I_CTL_FRAME_SBE_MSK                (0x0001 << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT ENABLE/CONFIGURATION  */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/* The assertion of the device interrupt pin by these             enables and */
/* interrupts is also dependent on the             enabling of the            */
/* interrupt enables in the interrupt             hierarchy tree.             */
/*----------------------------------------------------------------------------*/
/* bit 4    : FOFA                                                            */
/* bit 3    : COACCESM_E                                                      */
/* bit 2    : CRCM_E                                                          */
/* bit 1    : CID_E                                                           */
/* bit 0    : FRAMING_E                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_FOFA_OFF                  4
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_FOFA_MSK                  (0x0001 << 4)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_COACCESM_E_OFF            3
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_COACCESM_E_MSK            (0x0001 << 3)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_CRCM_E_OFF                2
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_CRCM_E_MSK                (0x0001 << 2)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_CID_E_OFF                 1
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_CID_E_MSK                 (0x0001 << 1)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_FRAMING_E_OFF             0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_EN_FRAMING_E_MSK             (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: MONITORING STATUS                       */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3    : ESM_V                                                           */
/* bit 1    : CID_V                                                           */
/* bit 0    : FRAMING_V                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_ESM_V_OFF                   3
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_ESM_V_MSK                   (0x0001 << 3)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_CID_V_OFF                   1
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_CID_V_MSK                   (0x0001 << 1)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_FRAMING_V_OFF               0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_MON_STAT_FRAMING_V_MSK               (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: INDIRECT INTERRUPT STATUS               */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/* Clearing mode of interrupts depends on the             WCIMODE_SONET       */
/* bit. When WCIMODE_SONET is logic 0, all the             interrupts in this */
/* are cleared when this register is             read. When WCIMODE_SONET is  */
/* 1, writing logic 1 to a given             interrupt bit position, clears   */
/* interrupt. Writing the bit to             logic 1 will trigger the         */
/* clear.                                                                     */
/*----------------------------------------------------------------------------*/
/* bit 3    : COACCESM_I                                                      */
/* bit 2    : CRCM_I                                                          */
/* bit 1    : CID_I                                                           */
/* bit 0    : FRAMING_I                                                       */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_COACCESM_I_OFF          3
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_COACCESM_I_MSK          (0x0001 << 3)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_CRCM_I_OFF              2
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_CRCM_I_MSK              (0x0001 << 2)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_CID_I_OFF               1
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_CID_I_MSK               (0x0001 << 1)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_FRAMING_I_OFF           0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_IND_INT_STAT_FRAMING_I_MSK           (0x0001 << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: EXPECTED CID (LSB)                      */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 15-0 : EXPCID[15:0]                                                    */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_LSB_EXPCID_OFF               0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_LSB_EXPCID_MSK               (0xFFFF << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: EXPECTED CID (MSB)/ACCEPTED ESM         */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/* When a System side reframing occurs, the EXPCID must be                    */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* bit 12-5 : ACCESM[7:0]                                                     */
/* bit 4-0  : EXPCID[20:16]                                                   */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_MSB_ACCESM_OFF               5
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_MSB_ACCESM_MSK               (0x00FF << 5)
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_MSB_EXPCID_OFF               0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_EXP_CID_MSB_EXPCID_MSK               (0x001F << 0)


/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RERB_IND                                   */
/* Indirect Memory for Register Name: CRC ERROR COUNT                         */
/* Located in Direct Block: HYPHY20G_HOPP_RRERB                               */
/* Direct Block Base Address: 4954840H                                        */
/*----------------------------------------------------------------------------*/
/*                                                                            */
/* bit 3-0  : CRCERRCNT[3:0]                                                  */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_CRC_ERR_CNT_CRCERRCNT_OFF            0
#define HYPHY20G_HOPP_RRERB_RERB_IND_IBIT_CRC_ERR_CNT_CRCERRCNT_MSK            (0x000F << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: RX_FC_CAL                                  */
/* Indirect Memory for Register Name: SLOT RAM                                */
/* Located in Direct Block: HYPHY20G_PIF_PIF                                  */
/* Direct Block Base Address: (495E800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* SLOT RAM holds the slot to the channel id mapping for             the      */
/* flow control For Interlaken flow control modes - RX_FC_MODE[1] =           */
/*  'b0, the calendar within INTERLAKEN:CORE is used. Locations 0x0 to 0xFF   */
/* to calendar 0 and             locations 0x100 to 0x1FF corresponds to      */
/* 1                                                                          */
/*----------------------------------------------------------------------------*/
/* bit 7-0  : CH_ID                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_PIF_PIF_RX_FC_CAL_IBIT_SLOT_RAM_CH_ID_OFF                     0
#define HYPHY20G_PIF_PIF_RX_FC_CAL_IBIT_SLOT_RAM_CH_ID_MSK                     (0x00FF << 0)




/*----------------------------------------------------------------------------*/
/* Indirect Memory for Block Name: TX_FC_CAL                                  */
/* Indirect Memory for Register Name: CHANNEL RAM                             */
/* Located in Direct Block: HYPHY20G_PIF_PIF                                  */
/* Direct Block Base Address: (495E800 + 0001 * n)H                           */
/*----------------------------------------------------------------------------*/
/* CHANNEL RAM holds the slot to the channel id mapping             for the   */
/* flow control For Interlaken flow control modes - TX_FC_MODE[1] =           */
/*  'b0, the calendar within INTERLAKEN:CORE is used. Locations 0x0 to 0xFF   */
/* to calendar 0 and             locations 0x100 to 0x1FF corresponds to      */
/* 1                                                                          */
/*----------------------------------------------------------------------------*/
/* bit 7-0  : CH_ID                                                           */
/*----------------------------------------------------------------------------*/

/* Fields accessed through Indirect Data Register 1 (0x1) */
#define HYPHY20G_PIF_PIF_TX_FC_CAL_IBIT_CHNL_RAM_CH_ID_OFF                     0
#define HYPHY20G_PIF_PIF_TX_FC_CAL_IBIT_CHNL_RAM_CH_ID_MSK                     (0x00FF << 0)



#ifdef __cplusplus
}
#endif

#endif

