// Seed: 3710805408
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2
);
  assign id_0 = 1;
  reg id_4, id_5;
  initial
    if (1'h0 == 1'd0) id_4 <= (-1);
    else id_0 = (id_1);
  assign id_0 = -1'b0;
  wire id_6;
  wire id_7;
  assign id_0 = ~1;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2
);
  uwire id_4;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.type_10 = 0;
  assign id_2.id_4 = id_1;
  wand id_5;
  id_6(
      1, id_4, 1'b0, 1 - id_0, id_5 && {id_2}
  );
  assign id_2 = -1;
endmodule
