{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698793362763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698793362774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 10:02:42 2023 " "Processing started: Wed Nov 01 10:02:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698793362774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698793362774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Hopeful_Robot -c Hopeful_Robot " "Command: quartus_sta Hopeful_Robot -c Hopeful_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698793362774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698793363065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698793364264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698793364264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793364326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793364326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698793365472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hopeful_Robot.sdc " "Synopsys Design Constraints File file not found: 'Hopeful_Robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698793366012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366012 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698793366109 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698793366109 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698793366109 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698793366109 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793366109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366110 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698793366123 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "create_clock -period 1.000 -name FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698793366123 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793366123 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698793366217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698793366217 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698793366217 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698793366325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793366326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698793366334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698793366373 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698793366693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698793366693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.406 " "Worst-case setup slack is -10.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.406            -389.283 AUD_BCLK  " "  -10.406            -389.283 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.935            -221.935 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.935            -221.935 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.845             -53.984 CLOCK_50  " "   -3.845             -53.984 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318             -12.198 FSM:main_fsm\|prev_data\[0\]  " "   -2.318             -12.198 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.747               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.747               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49995.445               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49995.445               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.479 " "Worst-case hold slack is -3.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479              -7.714 FSM:main_fsm\|prev_data\[0\]  " "   -3.479              -7.714 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.634             -13.099 AUD_BCLK  " "   -2.634             -13.099 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901              -0.901 CLOCK_50  " "   -0.901              -0.901 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.364               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.394 " "Worst-case recovery slack is 44.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.394               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.394               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 8.241 " "Worst-case removal slack is 8.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.241               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.241               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.965 AUD_BCLK  " "   -3.000             -65.965 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.439               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.492               0.000 CLOCK_50  " "    9.492               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.702               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.702               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.730               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.730               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793366790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793366790 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698793367414 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793367414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698793367426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698793367523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698793369620 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698793370685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698793370685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698793370685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793370686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698793370910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698793370910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.328 " "Worst-case setup slack is -9.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.328            -353.431 AUD_BCLK  " "   -9.328            -353.431 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.356            -197.956 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.356            -197.956 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452             -51.104 CLOCK_50  " "   -3.452             -51.104 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144             -10.896 FSM:main_fsm\|prev_data\[0\]  " "   -2.144             -10.896 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.319               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.319               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49995.859               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49995.859               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793370916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.166 " "Worst-case hold slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166              -7.139 FSM:main_fsm\|prev_data\[0\]  " "   -3.166              -7.139 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -11.619 AUD_BCLK  " "   -2.337             -11.619 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779              -0.779 CLOCK_50  " "   -0.779              -0.779 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793370999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793370999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.232 " "Worst-case recovery slack is 45.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.232               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   45.232               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793371028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 7.413 " "Worst-case removal slack is 7.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.413               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.413               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793371056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.965 AUD_BCLK  " "   -3.000             -65.965 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.363               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 CLOCK_50  " "    9.529               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.704               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.762               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.762               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.709               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793371069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793371069 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698793371838 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793371838 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698793371854 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "FSM:main_fsm\|prev_data\[0\] FSM:main_fsm\|prev_data\[0\] " "Clock target FSM:main_fsm\|prev_data\[0\] of clock FSM:main_fsm\|prev_data\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1698793372801 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_fsm\|Equal0~0  from: datab  to: combout " "Cell: main_fsm\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698793372801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1698793372801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793372802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698793372889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698793372889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.945 " "Worst-case setup slack is -4.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.945            -169.884 AUD_BCLK  " "   -4.945            -169.884 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840            -108.485 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.840            -108.485 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -25.644 CLOCK_50  " "   -2.001             -25.644 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -4.160 FSM:main_fsm\|prev_data\[0\]  " "   -0.814              -4.160 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.879               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.879               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49997.738               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49997.738               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793372903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793372903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.638 " "Worst-case hold slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638              -2.994 FSM:main_fsm\|prev_data\[0\]  " "   -1.638              -2.994 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430              -7.118 AUD_BCLK  " "   -1.430              -7.118 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -0.608 CLOCK_50  " "   -0.608              -0.608 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793373003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.079 " "Worst-case recovery slack is 49.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.079               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.079               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793373044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.114 " "Worst-case removal slack is 4.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.114               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.114               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793373078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.749 AUD_BCLK  " "   -3.000             -54.749 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 FSM:main_fsm\|prev_data\[0\]  " "    0.283               0.000 FSM:main_fsm\|prev_data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 CLOCK_50  " "    9.411               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.775               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.883               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.883               0.000 MIC\|adc_pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.781               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "24999.781               0.000 MIC\|set_codec_u\|pll_u\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698793373102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698793373102 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698793373918 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698793373918 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698793375004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698793375008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698793375446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 10:02:55 2023 " "Processing ended: Wed Nov 01 10:02:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698793375446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698793375446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698793375446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698793375446 ""}
