{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@238:248@HdlIdDef", "assign ctrl_enabled = spi_enable | spi_active;\nend endgenerate\n\nassign spi_cmd_rd_addr_next = spi_cmd_rd_addr + 1;\n\nwire trigger_s;\nsync_bits #(\n  .NUM_OF_BITS(1),\n  .ASYNC_CLK(ASYNC_TRIG)\n) i_sync_trigger (\n  .in_bits(trigger),\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@236:246", "end else begin\nassign spi_enable = ctrl_enable;\nassign ctrl_enabled = spi_enable | spi_active;\nend endgenerate\n\nassign spi_cmd_rd_addr_next = spi_cmd_rd_addr + 1;\n\nwire trigger_s;\nsync_bits #(\n  .NUM_OF_BITS(1),\n  .ASYNC_CLK(ASYNC_TRIG)\n"]], "Diff Content": {"Delete": [[243, "wire trigger_s;\n"]], "Add": []}}