Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 15 21:05:37 2017
| Host         : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
| Design       : top_bd_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   173 |
| Unused register locations in slices containing registers |   314 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1406 |          463 |
| No           | No                    | Yes                    |              52 |           20 |
| No           | Yes                   | No                     |             382 |          130 |
| Yes          | No                    | No                     |            2197 |          594 |
| Yes          | No                    | Yes                    |              47 |           13 |
| Yes          | Yes                   | No                     |             722 |          215 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                                                Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_bd_i/adc_interface_0/U0/clk_div          |                                                                                                                                                             | top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0                                                                                                                                                             |                1 |              2 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                                                                |                1 |              2 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[12]0                                                                                                                   |                                                                                                                                                                                                                |                1 |              3 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[13]0                                                                                                                   |                                                                                                                                                                                                                |                1 |              3 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[14]0                                                                                                                   |                                                                                                                                                                                                                |                1 |              3 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[15]0                                                                                                                   |                                                                                                                                                                                                                |                2 |              3 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                      | top_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                                                                      |                1 |              3 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0                                                                                                                                                             |                1 |              3 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                        |                3 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                        |                4 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state6                                                                                                                      |                                                                                                                                                                                                                |                2 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/gen_rfd_tmp/D_IN3_out                                                                                                    |                1 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                         |                1 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                                                                      |                2 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                         |                2 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/phase_cr_a1                                                                                           |                1 |              4 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/waddr                                                                                      |                                                                                                                                                                                                                |                2 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state3                                                                                                                      |                                                                                                                                                                                                                |                1 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_vsi/U0/phase_generator_fp_AXILiteS_s_axi_U/waddr                                                                                   |                                                                                                                                                                                                                |                2 |              5 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/shiftCounter[4]_i_1_n_0                                                                                                         | top_bd_i/adc_interface_0/U0/clk_counter[2]_i_2_n_0                                                                                                                                                             |                1 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                3 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state7                                                                                                             |                                                                                                                                                                                                                |                2 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state3                                                                                                             |                                                                                                                                                                                                                |                1 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state50                                                                                                                 |                                                                                                                                                                                                                |                3 |              5 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | top_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/waddr                                                                                                        |                                                                                                                                                                                                                |                2 |              6 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/phase_generator_vsi/U0/phase_generator_fp_AXILiteS_s_axi_U/reset                                                                                                                                      |                2 |              6 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                                  |                2 |              7 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U3/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                                  |                3 |              7 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U4/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_op__0[0]                                                                  |                3 |              7 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/waddr                                                                                                |                                                                                                                                                                                                                |                3 |              7 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/p_1_in[31]                                                                                              | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                    | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                    | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                           | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/p_1_in[7]                                                                                               | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/p_1_in[23]                                                                                              | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state70                                                                                                                 | top_bd_i/vsi_control_0/U0/tmp_50_reg_1417[8]                                                                                                                                                                   |                5 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state70                                                                                                                 | top_bd_i/vsi_control_0/U0/tmp_55_reg_1423[8]                                                                                                                                                                   |                6 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                       |                3 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/p_1_in[15]                                                                                              | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state70                                                                                                                 | top_bd_i/vsi_control_0/U0/tmp_60_reg_1429[8]                                                                                                                                                                   |                5 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                     | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                3 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/alpha_V_1_data_reg0                                                                                                          |                                                                                                                                                                                                                |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                3 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/d_V_1_data_reg[15]_i_2_n_0                                                                                                   | top_bd_i/abc2alphaBeta2dq_0/U0/d_V_1_data_reg                                                                                                                                                                  |                3 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/beta_V_1_data_reg0                                                                                                           |                                                                                                                                                                                                                |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                     | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                           | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                     | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                    | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                2 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                           | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                3 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/p_1_in[0]                                                                                     | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                          | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                    | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                1 |              8 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/abc2alphaBeta2dq_0/U0/ap_rst_n_inv                                                                                                                                                                    |                4 |              9 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/pwm_3rdharm_0/U0/clear                                                                                                                                                                                |                3 |              9 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_enable/CE                                               | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/gen_rfd_tmp/D_IN3_out                                                                                                    |                3 |              9 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[5]0                                                                                                                    |                                                                                                                                                                                                                |                4 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[6]0                                                                                                                    |                                                                                                                                                                                                                |                2 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[7]0                                                                                                                    |                                                                                                                                                                                                                |                5 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[8]0                                                                                                                    |                                                                                                                                                                                                                |                2 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[9]0                                                                                                                    |                                                                                                                                                                                                                |                3 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[10]0                                                                                                                   |                                                                                                                                                                                                                |                2 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[11]0                                                                                                                   |                                                                                                                                                                                                                |                2 |             10 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_wser_arch.eng/cntrl/cntrl/gen_cnt_ext/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[3] |                2 |             10 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/temp_reg[4]0                                                                                                                    |                                                                                                                                                                                                                |                4 |             10 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/addr_counter[9]_i_1_n_0                                                                 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                4 |             11 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/reset                                                                                                                                         |                7 |             12 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                                                                                |                3 |             12 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                                |                5 |             12 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                                                                |                5 |             12 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                                                                |                3 |             12 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/grp_look_up_sin_fu_137/ap_enable_reg_pp0_iter1                                                                              |                                                                                                                                                                                                                |                5 |             13 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                                                                |                5 |             13 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                                                                |                4 |             14 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                                |                4 |             14 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/ARESET                                                                                                                                                          |                5 |             15 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/p_0_in5_out                                                                                                  |                                                                                                                                                                                                                |                2 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/q_V_1_data_reg[15]_i_2_n_0                                                                                                   | top_bd_i/abc2alphaBeta2dq_0/U0/q_V_1_data_reg                                                                                                                                                                  |                3 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state3                                                                                                             | top_bd_i/abc2alphaBeta2dq_0/U0/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_bkb_DSP48_0_U/beta_V_load_reg_1215                                                                                                     |                5 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state4                                                                                                             | top_bd_i/abc2alphaBeta2dq_0/U0/p_Val2_13_reg_1221                                                                                                                                                              |                7 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/ap_enable_reg_pp0_iter5                                                                                                     | top_bd_i/phase_generator_pll/U0/b_V_1_data_reg                                                                                                                                                                 |                5 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/ap_enable_reg_pp0_iter5                                                                                                     | top_bd_i/phase_generator_pll/U0/a_V_1_data_reg                                                                                                                                                                 |                5 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/ap_enable_reg_pp0_iter5                                                                                                     | top_bd_i/phase_generator_pll/U0/c_V_1_data_reg                                                                                                                                                                 |                5 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/p_0_in1_out                                                                                |                                                                                                                                                                                                                |                2 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/rdata_data[15]_i_2_n_0                                                                                       | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/rdata_data[15]_i_1_n_0                                                                                                                                          |                6 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                                                                |                3 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_NS_fsm1                                                                                                                            | top_bd_i/pll_int_0/U0/p_Val2_10_reg_140[15]_i_1_n_0                                                                                                                                                            |                6 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state7                                                                                                                      | top_bd_i/pll_int_0/U0/p_Val2_13_reg_1121                                                                                                                                                                       |                4 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state4                                                                                                                      |                                                                                                                                                                                                                |                5 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state6                                                                                                                      | top_bd_i/pll_int_0/U0/p_Val2_9_mux_reg_1111                                                                                                                                                                    |                4 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/theta_V_1_data_reg[15]_i_2_n_0                                                                                                        | top_bd_i/pll_int_0/U0/theta_V_1_data_reg                                                                                                                                                                       |                7 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/pll_int_AXILiteS_s_axi_U/p_0_in3_out                                                                                                  |                                                                                                                                                                                                                |                2 |             16 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                           |                6 |             18 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state8                                                                                                                      |                                                                                                                                                                                                                |                5 |             18 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state6                                                                                                             |                                                                                                                                                                                                                |                6 |             19 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                                                                                                |                9 |             21 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                                                                                |               11 |             21 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U3/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                       |                6 |             22 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U2/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                       |                8 |             22 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_fmul_dEe_U4/vsi_control_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                       |                9 |             22 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state2                                                                                                                      |                                                                                                                                                                                                                |                7 |             22 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_CS_fsm_state5                                                                                                                      |                                                                                                                                                                                                                |                8 |             22 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_sitofeOg_U6/vsi_control_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                        |                8 |             24 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_sitofeOg_U5/vsi_control_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                        |                8 |             24 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |               12 |             27 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/da_V_1_data_reg0                                                                                                                  |                                                                                                                                                                                                                |                7 |             27 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |               11 |             29 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/reg_2910                                                                                                                          |                                                                                                                                                                                                                |                6 |             30 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state6                                                                                                                  |                                                                                                                                                                                                                |               10 |             30 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/acq_counter[0]_i_1_n_0                                                                  | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |                8 |             31 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/y_integral0                                                                                                                       |                                                                                                                                                                                                                |                7 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                   | top_bd_i/scope_3ph_0/U0/scope_3ph_v1_0_S00_AXI_inst/scope_3ph_core0/SR[0]                                                                                                                                      |               13 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                           |               13 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in7_out                                                                                          |                                                                                                                                                                                                                |               11 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state15                                                                                                                 |                                                                                                                                                                                                                |               12 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/p_0_in3_out                                                                                |                                                                                                                                                                                                                |                5 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/reg_3020                                                                                                                          |                                                                                                                                                                                                                |                6 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state40                                                                                                                 | top_bd_i/vsi_control_0/U0/y_integral_load_s_reg_1254                                                                                                                                                           |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in11_out                                                                                         |                                                                                                                                                                                                                |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/reg_3110                                                                                                                          |                                                                                                                                                                                                                |                9 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state51                                                                                                                 |                                                                                                                                                                                                                |               11 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state63                                                                                                                 |                                                                                                                                                                                                                |               12 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state65                                                                                                                 |                                                                                                                                                                                                                |                7 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state65                                                                                                                 | top_bd_i/vsi_control_0/U0/y_integral_new_2_reg_238                                                                                                                                                             |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/CE                                                                     |                                                                                                                                                                                                                |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in9_out                                                                                          |                                                                                                                                                                                                                |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/reg_2960                                                                                                                          |                                                                                                                                                                                                                |               13 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in5_out                                                                                          |                                                                                                                                                                                                                |                8 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state4                                                                                                             |                                                                                                                                                                                                                |               10 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/reg_3210                                                                                                                          |                                                                                                                                                                                                                |                5 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in15_out                                                                                         |                                                                                                                                                                                                                |                6 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_vsi/U0/phase_generator_fp_AXILiteS_s_axi_U/ar_hs                                                                                   | top_bd_i/phase_generator_vsi/U0/phase_generator_fp_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                     |               14 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_vsi/U0/phase_generator_fp_AXILiteS_s_axi_U/p_0_in                                                                                  |                                                                                                                                                                                                                |                5 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                         | top_bd_i/fsm_controller_0/U0/FSM_controller_v1_0_S00_AXI_inst/FSM_controller_core0/SR[0]                                                                                                                       |               10 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/rdata_data                                                                                 | top_bd_i/phase_generator_pll/U0/phase_generator_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                        |               15 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                               |                                                                                                                                                                                                                |               16 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/p_0_in13_out                                                                                         |                                                                                                                                                                                                                |                9 |             32 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                                                                |                9 |             34 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                                                                |               12 |             35 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state2                                                                                                             |                                                                                                                                                                                                                |               10 |             39 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/pll_int_0/U0/ap_NS_fsm1                                                                                                                            |                                                                                                                                                                                                                |               11 |             43 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                                                                |                8 |             47 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                                                                |                9 |             47 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                                                                |                8 |             52 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                                                                |               13 |             52 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                                                                                |               14 |             52 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                                                                                |               11 |             52 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                             |               13 |             56 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                            |                                                                                                                                                                                                                |               16 |             64 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state40                                                                                                                 |                                                                                                                                                                                                                |               16 |             67 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | top_bd_i/vsi_control_0/U0/vsi_control_AXILiteS_s_axi_U/ARESET                                                                                                                                                  |               22 |             78 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/abc2alphaBeta2dq_0/U0/ap_CS_fsm_state5                                                                                                             |                                                                                                                                                                                                                |               22 |             83 |
|  top_bd_i/adc_interface_0/U0/clk_div          | top_bd_i/adc_interface_0/U0/trans_reg[0]0                                                                                                                   |                                                                                                                                                                                                                |               20 |             92 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state69                                                                                                                 |                                                                                                                                                                                                                |               39 |            120 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 | top_bd_i/vsi_control_0/U0/ap_CS_fsm_state34                                                                                                                 |                                                                                                                                                                                                                |               49 |            194 |
|  top_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                                                                                |              470 |           1436 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     6 |
| 4      |                     8 |
| 5      |                     8 |
| 6      |                     3 |
| 7      |                     4 |
| 8      |                    39 |
| 9      |                     3 |
| 10     |                     9 |
| 11     |                     1 |
| 12     |                     5 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    80 |
+--------+-----------------------+


