<stg><name>scheduler_hls</name>


<trans_list>

<trans id="831" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="66">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:67 %stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done

]]></Node>
<StgValue><ssdm name="stream_done_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:68 %stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="stream_ready_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:69 %compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done

]]></Node>
<StgValue><ssdm name="compute_done_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:70 %compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="compute_ready_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %dma_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dma_done

]]></Node>
<StgValue><ssdm name="dma_done_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %wl_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="wl_ready_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:73 %axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="axis_in_last_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="axis_in_valid_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:75 %cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="cntrl_reset_n_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:76 %cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="cntrl_start_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:77 %specreset_ln82 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln82"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:78 %specreset_ln84 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln84"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:79 %specreset_ln88 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln88"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:80 %specreset_ln92 = specreset void @_ssdm_op_SpecReset, i1 %attn_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln92"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:81 %specreset_ln94 = specreset void @_ssdm_op_SpecReset, i1 %concat_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln94"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:82 %specreset_ln96 = specreset void @_ssdm_op_SpecReset, i1 %outproj_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln96"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:83 %specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %resid0_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln98"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:84 %specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %ln0_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln100"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:85 %specreset_ln102 = specreset void @_ssdm_op_SpecReset, i1 %ffn_w1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln102"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:86 %specreset_ln104 = specreset void @_ssdm_op_SpecReset, i1 %ffn_act_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln104"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:87 %specreset_ln106 = specreset void @_ssdm_op_SpecReset, i1 %ffn_w2_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln106"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:88 %specreset_ln108 = specreset void @_ssdm_op_SpecReset, i1 %resid1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln108"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:89 %specreset_ln110 = specreset void @_ssdm_op_SpecReset, i1 %ln1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln110"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:90 %specreset_ln117 = specreset void @_ssdm_op_SpecReset, i32 %group_idx, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln117"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:91 %specreset_ln119 = specreset void @_ssdm_op_SpecReset, i1 %start_head_group, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln119"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:92 %specreset_ln125 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln125"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:93 %specreset_ln127 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln127"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:94 %specreset_ln129 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln129"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:95 %specreset_ln131 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln131"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:96 %specreset_ln134 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln134"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:97 %specreset_ln136 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln136"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:98 %specreset_ln138 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln138"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:99 %specreset_ln140 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln140"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:100 %specreset_ln142 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln142"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:101 %specreset_ln144 = specreset void @_ssdm_op_SpecReset, i32 %wo_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln144"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:102 %specreset_ln146 = specreset void @_ssdm_op_SpecReset, i1 %wo_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln146"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:103 %specreset_ln148 = specreset void @_ssdm_op_SpecReset, i1 %wo_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln148"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:104 %specreset_ln150 = specreset void @_ssdm_op_SpecReset, i32 %w1_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln150"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:105 %specreset_ln152 = specreset void @_ssdm_op_SpecReset, i1 %w1_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln152"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:106 %specreset_ln154 = specreset void @_ssdm_op_SpecReset, i1 %w1_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln154"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:107 %specreset_ln156 = specreset void @_ssdm_op_SpecReset, i32 %w2_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln156"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:108 %specreset_ln158 = specreset void @_ssdm_op_SpecReset, i1 %w2_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln158"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:109 %specreset_ln160 = specreset void @_ssdm_op_SpecReset, i1 %w2_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln160"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:110 %write_ln232 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:111 %write_ln233 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0

]]></Node>
<StgValue><ssdm name="write_ln233"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1">
<![CDATA[
entry:112 %attn_started_load = load i1 %attn_started

]]></Node>
<StgValue><ssdm name="attn_started_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1">
<![CDATA[
entry:113 %attn_compute_done_load = load i1 %attn_compute_done

]]></Node>
<StgValue><ssdm name="attn_compute_done_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
entry:114 %group_idx_load = load i32 %group_idx

]]></Node>
<StgValue><ssdm name="group_idx_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1">
<![CDATA[
entry:115 %start_head_group_load = load i1 %start_head_group

]]></Node>
<StgValue><ssdm name="start_head_group_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1">
<![CDATA[
entry:116 %concat_compute_done_load = load i1 %concat_compute_done

]]></Node>
<StgValue><ssdm name="concat_compute_done_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1">
<![CDATA[
entry:117 %concat_started_load = load i1 %concat_started

]]></Node>
<StgValue><ssdm name="concat_started_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1">
<![CDATA[
entry:118 %outproj_started_load = load i1 %outproj_started

]]></Node>
<StgValue><ssdm name="outproj_started_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1">
<![CDATA[
entry:119 %outproj_compute_done_load = load i1 %outproj_compute_done

]]></Node>
<StgValue><ssdm name="outproj_compute_done_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1">
<![CDATA[
entry:120 %resid0_started_load = load i1 %resid0_started

]]></Node>
<StgValue><ssdm name="resid0_started_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1">
<![CDATA[
entry:121 %resid0_compute_done_load = load i1 %resid0_compute_done

]]></Node>
<StgValue><ssdm name="resid0_compute_done_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1">
<![CDATA[
entry:122 %ln0_started_load = load i1 %ln0_started

]]></Node>
<StgValue><ssdm name="ln0_started_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1">
<![CDATA[
entry:123 %ln0_compute_done_load = load i1 %ln0_compute_done

]]></Node>
<StgValue><ssdm name="ln0_compute_done_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1">
<![CDATA[
entry:124 %ffn_w1_compute_done_load = load i1 %ffn_w1_compute_done

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1">
<![CDATA[
entry:125 %ffn_act_compute_done_load = load i1 %ffn_act_compute_done

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1">
<![CDATA[
entry:126 %ffn_w2_compute_done_load = load i1 %ffn_w2_compute_done

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2">
<![CDATA[
entry:127 %ffn_stage_load = load i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="ffn_stage_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1">
<![CDATA[
entry:128 %ffn_started_load = load i1 %ffn_started

]]></Node>
<StgValue><ssdm name="ffn_started_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1">
<![CDATA[
entry:129 %resid1_started_load = load i1 %resid1_started

]]></Node>
<StgValue><ssdm name="resid1_started_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1">
<![CDATA[
entry:130 %resid1_compute_done_load = load i1 %resid1_compute_done

]]></Node>
<StgValue><ssdm name="resid1_compute_done_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
entry:131 %ln1_started_load = load i1 %ln1_started

]]></Node>
<StgValue><ssdm name="ln1_started_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1">
<![CDATA[
entry:132 %ln1_compute_done_load = load i1 %ln1_compute_done

]]></Node>
<StgValue><ssdm name="ln1_compute_done_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %icmp_ln428 = icmp_eq  i32 %group_idx_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:134 %br_ln163 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end4

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.thread:0 %store_ln164 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:1 %store_ln165 = store i32 0, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
if.end.thread:2 %write_ln177 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 4294967295

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
if.end.thread:3 %write_ln177 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 4294967295

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
if.end.thread:4 %write_ln177 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_2, i66 4294967295

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
if.end.thread:5 %write_ln177 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_3, i66 4294967295

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:6 %store_ln184 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:7 %store_ln187 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:8 %store_ln191 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:9 %store_ln193 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.end.thread:10 %store_ln200 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:11 %store_ln201 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:12 %store_ln204 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:13 %store_ln206 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:14 %store_ln210 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:15 %store_ln211 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:16 %store_ln212 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:17 %store_ln213 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:18 %store_ln214 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:19 %store_ln215 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:20 %store_ln216 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:21 %store_ln217 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:22 %store_ln218 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:23 %store_ln219 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.end.thread:24 %br_ln241 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
if.end4:0 %head_group_layer_stamp_12 = load i32 %layer_idx

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4">
<![CDATA[
if.end4:1 %st_load = load i4 %st

]]></Node>
<StgValue><ssdm name="st_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end4:2 %br_ln246 = br i1 %compute_done_read, void %if.end47, void %if.then5

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
if.then5:0 %switch_ln247 = switch i4 %st_load, void %if.end47, i4 3, void %land.lhs.true, i4 4, void %land.lhs.true10, i4 5, void %land.lhs.true14, i4 6, void %land.lhs.true18, i4 7, void %land.lhs.true22, i4 8, void %land.lhs.true26, i4 9, void %land.lhs.true40, i4 10, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="switch_ln247"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true44:0 %or_ln267 = or i1 %ln1_started_load, i1 %ln1_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln267"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true44:1 %br_ln267 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40:0 %or_ln265 = or i1 %resid1_started_load, i1 %resid1_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln265"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true40:1 %br_ln267 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true26:0 %br_ln257 = br i1 %ffn_started_load, void %if.end47, void %if.then27

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then27:0 %switch_ln258 = switch i2 %ffn_stage_load, void %if.end47, i2 2, void %if.then34, i2 1, void %if.end36

]]></Node>
<StgValue><ssdm name="switch_ln258"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
if.then34:0 %br_ln0 = br void %if.end36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end36:0 %ffn_act_compute_done_flag_0 = phi i1 0, void %if.then34, i1 1, void %if.then27

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end36:1 %ffn_act_compute_done_loc_0 = phi i1 %ffn_act_compute_done_load, void %if.then34, i1 1, void %if.then27

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_loc_0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end36:2 %ffn_w2_compute_done_flag_0 = phi i1 1, void %if.then34, i1 0, void %if.then27

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end36:3 %ffn_w2_compute_done_loc_0 = phi i1 1, void %if.then34, i1 %ffn_w2_compute_done_load, void %if.then27

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_loc_0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
if.end36:4 %br_ln0 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true22:0 %or_ln255 = or i1 %ln0_started_load, i1 %ln0_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true22:1 %br_ln257 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true18:0 %or_ln253 = or i1 %resid0_started_load, i1 %resid0_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true18:1 %br_ln255 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true14:0 %or_ln251 = or i1 %outproj_started_load, i1 %outproj_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln251"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true14:1 %br_ln253 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true10:0 %or_ln249 = or i1 %concat_started_load, i1 %concat_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln249"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true10:1 %br_ln251 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:0 %or_ln247 = or i1 %attn_started_load, i1 %attn_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln247"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln249 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:0 %attn_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 %attn_started_load, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="attn_compute_done_flag_2"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:1 %attn_compute_done_loc_2 = phi i1 %attn_compute_done_load, void %if.end4, i1 %attn_compute_done_load, void %if.then5, i1 %attn_compute_done_load, void %land.lhs.true40, i1 %attn_compute_done_load, void %land.lhs.true22, i1 %attn_compute_done_load, void %land.lhs.true18, i1 %attn_compute_done_load, void %land.lhs.true14, i1 %attn_compute_done_load, void %land.lhs.true10, i1 %or_ln247, void %land.lhs.true, i1 %attn_compute_done_load, void %if.end36, i1 %attn_compute_done_load, void %if.then27, i1 %attn_compute_done_load, void %land.lhs.true26, i1 %attn_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="attn_compute_done_loc_2"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:2 %concat_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 %concat_started_load, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="concat_compute_done_flag_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:3 %concat_compute_done_loc_2 = phi i1 %concat_compute_done_load, void %if.end4, i1 %concat_compute_done_load, void %if.then5, i1 %concat_compute_done_load, void %land.lhs.true40, i1 %concat_compute_done_load, void %land.lhs.true22, i1 %concat_compute_done_load, void %land.lhs.true18, i1 %concat_compute_done_load, void %land.lhs.true14, i1 %or_ln249, void %land.lhs.true10, i1 %concat_compute_done_load, void %land.lhs.true, i1 %concat_compute_done_load, void %if.end36, i1 %concat_compute_done_load, void %if.then27, i1 %concat_compute_done_load, void %land.lhs.true26, i1 %concat_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="concat_compute_done_loc_2"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:4 %outproj_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 %outproj_started_load, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="outproj_compute_done_flag_2"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:5 %outproj_compute_done_loc_2 = phi i1 %outproj_compute_done_load, void %if.end4, i1 %outproj_compute_done_load, void %if.then5, i1 %outproj_compute_done_load, void %land.lhs.true40, i1 %outproj_compute_done_load, void %land.lhs.true22, i1 %outproj_compute_done_load, void %land.lhs.true18, i1 %or_ln251, void %land.lhs.true14, i1 %outproj_compute_done_load, void %land.lhs.true10, i1 %outproj_compute_done_load, void %land.lhs.true, i1 %outproj_compute_done_load, void %if.end36, i1 %outproj_compute_done_load, void %if.then27, i1 %outproj_compute_done_load, void %land.lhs.true26, i1 %outproj_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="outproj_compute_done_loc_2"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:6 %resid0_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 %resid0_started_load, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="resid0_compute_done_flag_2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:7 %resid0_compute_done_loc_2 = phi i1 %resid0_compute_done_load, void %if.end4, i1 %resid0_compute_done_load, void %if.then5, i1 %resid0_compute_done_load, void %land.lhs.true40, i1 %resid0_compute_done_load, void %land.lhs.true22, i1 %or_ln253, void %land.lhs.true18, i1 %resid0_compute_done_load, void %land.lhs.true14, i1 %resid0_compute_done_load, void %land.lhs.true10, i1 %resid0_compute_done_load, void %land.lhs.true, i1 %resid0_compute_done_load, void %if.end36, i1 %resid0_compute_done_load, void %if.then27, i1 %resid0_compute_done_load, void %land.lhs.true26, i1 %resid0_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="resid0_compute_done_loc_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:8 %ln0_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 %ln0_started_load, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ln0_compute_done_flag_2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:9 %ln0_compute_done_loc_2 = phi i1 %ln0_compute_done_load, void %if.end4, i1 %ln0_compute_done_load, void %if.then5, i1 %ln0_compute_done_load, void %land.lhs.true40, i1 %or_ln255, void %land.lhs.true22, i1 %ln0_compute_done_load, void %land.lhs.true18, i1 %ln0_compute_done_load, void %land.lhs.true14, i1 %ln0_compute_done_load, void %land.lhs.true10, i1 %ln0_compute_done_load, void %land.lhs.true, i1 %ln0_compute_done_load, void %if.end36, i1 %ln0_compute_done_load, void %if.then27, i1 %ln0_compute_done_load, void %land.lhs.true26, i1 %ln0_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ln0_compute_done_loc_2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:10 %ffn_w1_compute_done_flag_3 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 1, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_flag_3"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:11 %ffn_w1_compute_done_loc_3 = phi i1 %ffn_w1_compute_done_load, void %if.end4, i1 %ffn_w1_compute_done_load, void %if.then5, i1 %ffn_w1_compute_done_load, void %land.lhs.true40, i1 %ffn_w1_compute_done_load, void %land.lhs.true22, i1 %ffn_w1_compute_done_load, void %land.lhs.true18, i1 %ffn_w1_compute_done_load, void %land.lhs.true14, i1 %ffn_w1_compute_done_load, void %land.lhs.true10, i1 %ffn_w1_compute_done_load, void %land.lhs.true, i1 %ffn_w1_compute_done_load, void %if.end36, i1 1, void %if.then27, i1 %ffn_w1_compute_done_load, void %land.lhs.true26, i1 %ffn_w1_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_loc_3"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:12 %ffn_act_compute_done_flag_4 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 %ffn_act_compute_done_flag_0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:13 %ffn_act_compute_done_loc_4 = phi i1 %ffn_act_compute_done_load, void %if.end4, i1 %ffn_act_compute_done_load, void %if.then5, i1 %ffn_act_compute_done_load, void %land.lhs.true40, i1 %ffn_act_compute_done_load, void %land.lhs.true22, i1 %ffn_act_compute_done_load, void %land.lhs.true18, i1 %ffn_act_compute_done_load, void %land.lhs.true14, i1 %ffn_act_compute_done_load, void %land.lhs.true10, i1 %ffn_act_compute_done_load, void %land.lhs.true, i1 %ffn_act_compute_done_loc_0, void %if.end36, i1 %ffn_act_compute_done_load, void %if.then27, i1 %ffn_act_compute_done_load, void %land.lhs.true26, i1 %ffn_act_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_loc_4"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:14 %ffn_w2_compute_done_flag_4 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 %ffn_w2_compute_done_flag_0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_4"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:15 %ffn_w2_compute_done_loc_4 = phi i1 %ffn_w2_compute_done_load, void %if.end4, i1 %ffn_w2_compute_done_load, void %if.then5, i1 %ffn_w2_compute_done_load, void %land.lhs.true40, i1 %ffn_w2_compute_done_load, void %land.lhs.true22, i1 %ffn_w2_compute_done_load, void %land.lhs.true18, i1 %ffn_w2_compute_done_load, void %land.lhs.true14, i1 %ffn_w2_compute_done_load, void %land.lhs.true10, i1 %ffn_w2_compute_done_load, void %land.lhs.true, i1 %ffn_w2_compute_done_loc_0, void %if.end36, i1 %ffn_w2_compute_done_load, void %if.then27, i1 %ffn_w2_compute_done_load, void %land.lhs.true26, i1 %ffn_w2_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_loc_4"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:16 %resid1_compute_done_flag_2 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 %resid1_started_load, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="resid1_compute_done_flag_2"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:17 %resid1_compute_done_loc_2 = phi i1 %resid1_compute_done_load, void %if.end4, i1 %resid1_compute_done_load, void %if.then5, i1 %or_ln265, void %land.lhs.true40, i1 %resid1_compute_done_load, void %land.lhs.true22, i1 %resid1_compute_done_load, void %land.lhs.true18, i1 %resid1_compute_done_load, void %land.lhs.true14, i1 %resid1_compute_done_load, void %land.lhs.true10, i1 %resid1_compute_done_load, void %land.lhs.true, i1 %resid1_compute_done_load, void %if.end36, i1 %resid1_compute_done_load, void %if.then27, i1 %resid1_compute_done_load, void %land.lhs.true26, i1 %resid1_compute_done_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="resid1_compute_done_loc_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:18 %ln1_compute_done_flag_1 = phi i1 0, void %if.end4, i1 0, void %if.then5, i1 0, void %land.lhs.true40, i1 0, void %land.lhs.true22, i1 0, void %land.lhs.true18, i1 0, void %land.lhs.true14, i1 0, void %land.lhs.true10, i1 0, void %land.lhs.true, i1 0, void %if.end36, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 %ln1_started_load, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ln1_compute_done_flag_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end47:19 %ln1_compute_done_loc_1 = phi i1 %ln1_compute_done_load, void %if.end4, i1 %ln1_compute_done_load, void %if.then5, i1 %ln1_compute_done_load, void %land.lhs.true40, i1 %ln1_compute_done_load, void %land.lhs.true22, i1 %ln1_compute_done_load, void %land.lhs.true18, i1 %ln1_compute_done_load, void %land.lhs.true14, i1 %ln1_compute_done_load, void %land.lhs.true10, i1 %ln1_compute_done_load, void %land.lhs.true, i1 %ln1_compute_done_load, void %if.end36, i1 %ln1_compute_done_load, void %if.then27, i1 %ln1_compute_done_load, void %land.lhs.true26, i1 %or_ln267, void %land.lhs.true44

]]></Node>
<StgValue><ssdm name="ln1_compute_done_loc_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
if.end47:20 %or_ln280_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %ln1_compute_done_loc_1, i1 %resid1_compute_done_loc_2, i1 %ffn_w2_compute_done_loc_4, i1 %ffn_act_compute_done_loc_4, i1 %ffn_w1_compute_done_loc_3, i1 %ln0_compute_done_loc_2, i1 %resid0_compute_done_loc_2, i1 %outproj_compute_done_loc_2, i1 %concat_compute_done_loc_2, i1 %attn_compute_done_loc_2

]]></Node>
<StgValue><ssdm name="or_ln280_5"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
if.end47:21 %switch_ln283 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb261, i4 1, void %sw.bb68, i4 2, void %sw.bb72, i4 3, void %sw.bb83_ifconv, i4 4, void %sw.bb133, i4 5, void %sw.bb141, i4 6, void %sw.bb165, i4 7, void %sw.bb173, i4 8, void %sw.bb181, i4 9, void %sw.bb238, i4 10, void %sw.bb246, i4 11, void %sw.bb254

]]></Node>
<StgValue><ssdm name="switch_ln283"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb254:0 %add_ln631 = add i32 %head_group_layer_stamp_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln631"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb254:1 %tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln631, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb254:2 %icmp_ln631 = icmp_slt  i31 %tmp_75, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb254:3 %br_ln631 = br i1 %icmp_ln631, void %if.else259, void %if.then257

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.else259:0 %store_ln635 = store i4 12, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln635"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else259:1 %store_ln636 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln636"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
if.else259:2 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then257:0 %store_ln632 = store i32 %add_ln631, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then257:1 %store_ln633 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
if.then257:2 %br_ln634 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb246:0 %xor_ln618 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln618"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb246:1 %or_ln618 = or i1 %ln1_started_load, i1 %xor_ln618

]]></Node>
<StgValue><ssdm name="or_ln618"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb246:2 %br_ln618 = br i1 %or_ln618, void %if.then248, void %if.else249

]]></Node>
<StgValue><ssdm name="br_ln618"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then248:0 %store_ln622 = store i1 1, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln622"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
if.then248:1 %br_ln623 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln623"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else249:0 %and_ln623 = and i1 %ln1_started_load, i1 %ln1_compute_done_loc_1

]]></Node>
<StgValue><ssdm name="and_ln623"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else249:1 %br_ln623 = br i1 %and_ln623, void %cleanup, void %if.then251

]]></Node>
<StgValue><ssdm name="br_ln623"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="1"/>
<literal name="and_ln623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then251:0 %store_ln624 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln624"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="1"/>
<literal name="and_ln623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then251:1 %store_ln626 = store i4 11, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln626"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln618" val="1"/>
<literal name="and_ln623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
if.then251:2 %br_ln627 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln627"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb238:0 %xor_ln605 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln605"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb238:1 %or_ln605 = or i1 %resid1_started_load, i1 %xor_ln605

]]></Node>
<StgValue><ssdm name="or_ln605"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb238:2 %br_ln605 = br i1 %or_ln605, void %if.then240, void %if.else241

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then240:0 %store_ln609 = store i1 1, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
if.then240:1 %br_ln610 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else241:0 %and_ln610 = and i1 %resid1_started_load, i1 %resid1_compute_done_loc_2

]]></Node>
<StgValue><ssdm name="and_ln610"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else241:1 %br_ln610 = br i1 %and_ln610, void %cleanup, void %if.then243

]]></Node>
<StgValue><ssdm name="br_ln610"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="1"/>
<literal name="and_ln610" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then243:0 %store_ln611 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln611"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="1"/>
<literal name="and_ln610" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then243:1 %store_ln613 = store i4 10, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln605" val="1"/>
<literal name="and_ln610" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
if.then243:2 %br_ln614 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln614"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
sw.bb181:0 %switch_ln529 = switch i2 %ffn_stage_load, void %sw.bb182, i2 2, void %sw.bb214, i2 1, void %sw.bb206

]]></Node>
<StgValue><ssdm name="switch_ln529"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb206:0 %xor_ln560 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb206:1 %or_ln560 = or i1 %ffn_started_load, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="or_ln560"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb206:2 %br_ln560 = br i1 %or_ln560, void %if.then208, void %if.else209

]]></Node>
<StgValue><ssdm name="br_ln560"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then208:0 %store_ln564 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
if.then208:1 %br_ln565 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else209:0 %and_ln565 = and i1 %ffn_started_load, i1 %ffn_act_compute_done_loc_4

]]></Node>
<StgValue><ssdm name="and_ln565"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else209:1 %br_ln565 = br i1 %and_ln565, void %cleanup, void %if.then211

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="1"/>
<literal name="and_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then211:0 %store_ln566 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="1"/>
<literal name="and_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then211:1 %store_ln568 = store i2 2, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln560" val="1"/>
<literal name="and_ln565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
if.then211:2 %br_ln569 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
sw.bb214:0 %w2_tile_load = load i32 %w2_tile

]]></Node>
<StgValue><ssdm name="w2_tile_load"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb214:1 %tmp_77 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w2_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb214:2 %icmp_ln572 = icmp_sgt  i30 %tmp_77, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln572"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb214:3 %br_ln572 = br i1 %icmp_ln572, void %if.end217, void %if.then216

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end217:0 %xor_ln579 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln579"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end217:1 %or_ln579 = or i1 %ffn_started_load, i1 %xor_ln579

]]></Node>
<StgValue><ssdm name="or_ln579"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end217:2 %br_ln579 = br i1 %or_ln579, void %if.then219, void %if.else220

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then219:0 %store_ln584 = store i1 1, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then219:1 %store_ln585 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
if.then219:2 %br_ln586 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else220:0 %br_ln586 = br i1 %ffn_started_load, void %cleanup, void %land.lhs.true221

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true221:0 %w2_dma_busy_load = load i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="w2_dma_busy_load"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true221:1 %and_ln586 = and i1 %w2_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln586"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true221:2 %br_ln586 = br i1 %and_ln586, void %land.lhs.true225, void %if.then223

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true225:0 %w2_comp_busy_load = load i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="w2_comp_busy_load"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true225:1 %and_ln589 = and i1 %w2_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln589"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true225:2 %br_ln589 = br i1 %and_ln589, void %land.lhs.true229, void %if.then227

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229:0 %xor_ln594 = xor i1 %ffn_w2_compute_done_loc_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln594"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229:1 %or_ln594 = or i1 %w2_comp_busy_load, i1 %xor_ln594

]]></Node>
<StgValue><ssdm name="or_ln594"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229:2 %or_ln594_1 = or i1 %or_ln594, i1 %w2_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln594_1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true229:3 %br_ln594 = br i1 %or_ln594_1, void %if.then232, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
<literal name="or_ln594_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then232:0 %store_ln596 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln596"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
<literal name="or_ln594_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then232:1 %add_ln598 = add i32 %w2_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln598"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
<literal name="or_ln594_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then232:2 %store_ln598 = store i32 %add_ln598, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln598"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="0"/>
<literal name="or_ln594_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
if.then232:3 %br_ln599 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then227:0 %store_ln593 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln593"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="0"/>
<literal name="and_ln589" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
if.then227:1 %br_ln594 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then223:0 %store_ln587 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln587"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then223:1 %store_ln588 = store i1 1, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="0"/>
<literal name="or_ln579" val="1"/>
<literal name="and_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
if.then223:2 %br_ln589 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then216:0 %store_ln573 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then216:1 %store_ln574 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln574"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then216:2 %store_ln575 = store i4 9, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln575"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
if.then216:3 %br_ln576 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
sw.bb182:0 %w1_tile_load = load i32 %w1_tile

]]></Node>
<StgValue><ssdm name="w1_tile_load"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb182:1 %tmp_76 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w1_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb182:2 %icmp_ln531 = icmp_sgt  i30 %tmp_76, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb182:3 %br_ln531 = br i1 %icmp_ln531, void %if.end185, void %if.then184

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end185:0 %xor_ln537 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln537"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end185:1 %or_ln537 = or i1 %ffn_started_load, i1 %xor_ln537

]]></Node>
<StgValue><ssdm name="or_ln537"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end185:2 %br_ln537 = br i1 %or_ln537, void %if.then187, void %if.else188

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then187:0 %store_ln542 = store i1 1, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then187:1 %store_ln543 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
if.then187:2 %br_ln544 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else188:0 %br_ln544 = br i1 %ffn_started_load, void %cleanup, void %land.lhs.true189

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true189:0 %w1_dma_busy_load = load i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="w1_dma_busy_load"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true189:1 %and_ln544 = and i1 %w1_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln544"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true189:2 %br_ln544 = br i1 %and_ln544, void %land.lhs.true193, void %if.then191

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true193:0 %w1_comp_busy_load = load i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="w1_comp_busy_load"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true193:1 %and_ln547 = and i1 %w1_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln547"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true193:2 %br_ln547 = br i1 %and_ln547, void %land.lhs.true197, void %if.then195

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true197:0 %xor_ln552 = xor i1 %ffn_w1_compute_done_loc_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln552"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true197:1 %or_ln552 = or i1 %w1_comp_busy_load, i1 %xor_ln552

]]></Node>
<StgValue><ssdm name="or_ln552"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true197:2 %or_ln552_1 = or i1 %or_ln552, i1 %w1_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln552_1"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true197:3 %br_ln552 = br i1 %or_ln552_1, void %if.then200, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
<literal name="or_ln552_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then200:0 %store_ln554 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln554"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
<literal name="or_ln552_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then200:1 %add_ln556 = add i32 %w1_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln556"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
<literal name="or_ln552_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then200:2 %store_ln556 = store i32 %add_ln556, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="0"/>
<literal name="or_ln552_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
if.then200:3 %br_ln557 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then195:0 %store_ln551 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="0"/>
<literal name="and_ln547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
if.then195:1 %br_ln552 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then191:0 %store_ln545 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then191:1 %store_ln546 = store i1 1, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="0"/>
<literal name="or_ln537" val="1"/>
<literal name="and_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
if.then191:2 %br_ln547 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then184:0 %store_ln532 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then184:1 %store_ln533 = store i2 1, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
if.then184:2 %br_ln534 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb173:0 %xor_ln515 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln515"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb173:1 %or_ln515 = or i1 %ln0_started_load, i1 %xor_ln515

]]></Node>
<StgValue><ssdm name="or_ln515"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb173:2 %br_ln515 = br i1 %or_ln515, void %if.then175, void %if.else176

]]></Node>
<StgValue><ssdm name="br_ln515"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then175:0 %store_ln519 = store i1 1, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
if.then175:1 %br_ln520 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln520"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else176:0 %and_ln520 = and i1 %ln0_started_load, i1 %ln0_compute_done_loc_2

]]></Node>
<StgValue><ssdm name="and_ln520"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else176:1 %br_ln520 = br i1 %and_ln520, void %cleanup, void %if.then178

]]></Node>
<StgValue><ssdm name="br_ln520"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="1"/>
<literal name="and_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then178:0 %store_ln521 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="1"/>
<literal name="and_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then178:1 %store_ln523 = store i4 8, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln515" val="1"/>
<literal name="and_ln520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
if.then178:2 %br_ln524 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln524"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb165:0 %xor_ln502 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln502"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb165:1 %or_ln502 = or i1 %resid0_started_load, i1 %xor_ln502

]]></Node>
<StgValue><ssdm name="or_ln502"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb165:2 %br_ln502 = br i1 %or_ln502, void %if.then167, void %if.else168

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then167:0 %store_ln506 = store i1 1, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
if.then167:1 %br_ln507 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else168:0 %and_ln507 = and i1 %resid0_started_load, i1 %resid0_compute_done_loc_2

]]></Node>
<StgValue><ssdm name="and_ln507"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else168:1 %br_ln507 = br i1 %and_ln507, void %cleanup, void %if.then170

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then170:0 %store_ln508 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then170:1 %store_ln510 = store i4 7, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln502" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
if.then170:2 %br_ln511 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
sw.bb141:0 %wo_tile_load = load i32 %wo_tile

]]></Node>
<StgValue><ssdm name="wo_tile_load"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb141:1 %tmp_74 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wo_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb141:2 %icmp_ln472 = icmp_sgt  i30 %tmp_74, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb141:3 %br_ln472 = br i1 %icmp_ln472, void %if.end144, void %if.then143

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end144:0 %xor_ln478 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln478"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end144:1 %or_ln478 = or i1 %outproj_started_load, i1 %xor_ln478

]]></Node>
<StgValue><ssdm name="or_ln478"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end144:2 %br_ln478 = br i1 %or_ln478, void %if.then146, void %if.else147

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then146:0 %store_ln483 = store i1 1, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then146:1 %store_ln484 = store i1 1, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
if.then146:2 %br_ln485 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else147:0 %br_ln485 = br i1 %outproj_started_load, void %cleanup, void %land.lhs.true148

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true148:0 %wo_dma_busy_load = load i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="wo_dma_busy_load"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true148:1 %and_ln485 = and i1 %wo_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln485"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true148:2 %br_ln485 = br i1 %and_ln485, void %land.lhs.true152, void %if.then150

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true152:0 %wo_comp_busy_load = load i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="wo_comp_busy_load"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true152:1 %and_ln488 = and i1 %wo_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln488"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true152:2 %br_ln488 = br i1 %and_ln488, void %land.lhs.true156, void %if.then154

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true156:0 %xor_ln493 = xor i1 %outproj_compute_done_loc_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln493"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true156:1 %or_ln493 = or i1 %wo_comp_busy_load, i1 %xor_ln493

]]></Node>
<StgValue><ssdm name="or_ln493"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true156:2 %or_ln493_1 = or i1 %or_ln493, i1 %wo_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln493_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true156:3 %br_ln493 = br i1 %or_ln493_1, void %if.then159, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
<literal name="or_ln493_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then159:0 %store_ln495 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
<literal name="or_ln493_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then159:1 %add_ln497 = add i32 %wo_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
<literal name="or_ln493_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then159:2 %store_ln497 = store i32 %add_ln497, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="0"/>
<literal name="or_ln493_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
if.then159:3 %br_ln498 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then154:0 %store_ln492 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="0"/>
<literal name="and_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
if.then154:1 %br_ln493 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then150:0 %store_ln486 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln486"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then150:1 %store_ln487 = store i1 1, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln487"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="0"/>
<literal name="or_ln478" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
if.then150:2 %br_ln488 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then143:0 %store_ln473 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then143:1 %store_ln474 = store i4 6, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
if.then143:2 %br_ln475 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb133:0 %xor_ln459 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln459"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb133:1 %or_ln459 = or i1 %concat_started_load, i1 %xor_ln459

]]></Node>
<StgValue><ssdm name="or_ln459"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb133:2 %br_ln459 = br i1 %or_ln459, void %if.then135, void %if.else136

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then135:0 %store_ln463 = store i1 1, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
if.then135:1 %br_ln464 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else136:0 %and_ln464 = and i1 %concat_started_load, i1 %concat_compute_done_loc_2

]]></Node>
<StgValue><ssdm name="and_ln464"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else136:1 %br_ln464 = br i1 %and_ln464, void %cleanup, void %if.then138

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="1"/>
<literal name="and_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then138:0 %store_ln465 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="1"/>
<literal name="and_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then138:1 %store_ln467 = store i4 5, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln467"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln459" val="1"/>
<literal name="and_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
if.then138:2 %br_ln468 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="30" op_0_bw="32">
<![CDATA[
sw.bb83_ifconv:0 %trunc_ln403 = trunc i32 %group_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln403"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb83_ifconv:1 %icmp_ln411 = icmp_slt  i30 %trunc_ln403, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
sw.bb83_ifconv:2 %head_ctx_ref_0_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_0

]]></Node>
<StgValue><ssdm name="head_ctx_ref_0_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="66">
<![CDATA[
sw.bb83_ifconv:3 %head_group_layer_stamp = trunc i66 %head_ctx_ref_0_read

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:4 %head_group_phase = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="head_group_phase"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:5 %head_group_compute_ready = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 40

]]></Node>
<StgValue><ssdm name="head_group_compute_ready"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:6 %head_group_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 41

]]></Node>
<StgValue><ssdm name="head_group_compute_done"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:7 %head_group_compute_start = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 42

]]></Node>
<StgValue><ssdm name="head_group_compute_start"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:8 %head_group_compute_op = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 43, i32 46

]]></Node>
<StgValue><ssdm name="head_group_compute_op"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:9 %head_group_start_head = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 51

]]></Node>
<StgValue><ssdm name="head_group_start_head"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:10 %head_group_q_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 52

]]></Node>
<StgValue><ssdm name="head_group_q_started"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:11 %head_group_k_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 53

]]></Node>
<StgValue><ssdm name="head_group_k_started"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:12 %head_group_v_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 54

]]></Node>
<StgValue><ssdm name="head_group_v_started"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:13 %head_group_att_scores_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 55

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:14 %head_group_val_scale_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 56

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:15 %head_group_softmax_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 57

]]></Node>
<StgValue><ssdm name="head_group_softmax_started"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:16 %head_group_att_value_started = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 58

]]></Node>
<StgValue><ssdm name="head_group_att_value_started"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:17 %head_group_q_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 59

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:18 %head_group_k_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 60

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:19 %head_group_v_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 61

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:20 %head_group_att_scores_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 62

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:21 %head_group_val_scale_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 63

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:22 %head_group_softmax_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 64

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:23 %head_group_att_value_compute_done = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_0_read, i32 65

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:24 %head_group_att_value_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_att_value_compute_done

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_0"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:25 %head_group_softmax_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_softmax_compute_done

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:26 %head_group_val_scale_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_compute_done

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_0"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:27 %head_group_att_scores_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_compute_done

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_0"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:28 %head_group_v_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_v_compute_done

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_0"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:29 %head_group_k_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_k_compute_done

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_0"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:30 %head_group_q_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_q_compute_done

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_0"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:31 %head_group_att_value_started_0 = and i1 %icmp_ln411, i1 %head_group_att_value_started

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_0"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:32 %head_group_softmax_started_0 = and i1 %icmp_ln411, i1 %head_group_softmax_started

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_0"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:33 %head_group_val_scale_started_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_started

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_0"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:34 %head_group_att_scores_started_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_started

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_0"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:35 %head_group_v_started_0 = and i1 %icmp_ln411, i1 %head_group_v_started

]]></Node>
<StgValue><ssdm name="head_group_v_started_0"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:36 %head_group_k_started_0 = and i1 %icmp_ln411, i1 %head_group_k_started

]]></Node>
<StgValue><ssdm name="head_group_k_started_0"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:37 %head_group_q_started_0 = and i1 %icmp_ln411, i1 %head_group_q_started

]]></Node>
<StgValue><ssdm name="head_group_q_started_0"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:38 %head_group_start_head_0 = and i1 %icmp_ln411, i1 %head_group_start_head

]]></Node>
<StgValue><ssdm name="head_group_start_head_0"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:39 %head_group_compute_op_0 = select i1 %icmp_ln411, i4 %head_group_compute_op, i4 0

]]></Node>
<StgValue><ssdm name="head_group_compute_op_0"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:40 %head_group_compute_start_0 = and i1 %icmp_ln411, i1 %head_group_compute_start

]]></Node>
<StgValue><ssdm name="head_group_compute_start_0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:41 %head_group_compute_done_0 = and i1 %icmp_ln411, i1 %head_group_compute_done

]]></Node>
<StgValue><ssdm name="head_group_compute_done_0"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:42 %head_group_compute_ready_0 = and i1 %icmp_ln411, i1 %head_group_compute_ready

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:43 %head_group_phase_0 = select i1 %icmp_ln411, i4 %head_group_phase, i4 14

]]></Node>
<StgValue><ssdm name="head_group_phase_0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:44 %head_group_layer_stamp_1 = select i1 %icmp_ln411, i32 %head_group_layer_stamp, i32 %head_group_layer_stamp_12

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_1"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
sw.bb83_ifconv:45 %head_ctx_ref_1_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_1_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="66">
<![CDATA[
sw.bb83_ifconv:46 %head_group_layer_stamp_2 = trunc i66 %head_ctx_ref_1_read

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_2"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:47 %head_group_phase_1 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="head_group_phase_1"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:48 %head_group_compute_ready_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 40

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_1"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:49 %head_group_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 41

]]></Node>
<StgValue><ssdm name="head_group_compute_done_1"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:50 %head_group_compute_start_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 42

]]></Node>
<StgValue><ssdm name="head_group_compute_start_1"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:51 %head_group_compute_op_1 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 43, i32 46

]]></Node>
<StgValue><ssdm name="head_group_compute_op_1"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:52 %head_group_start_head_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 51

]]></Node>
<StgValue><ssdm name="head_group_start_head_1"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:53 %head_group_q_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 52

]]></Node>
<StgValue><ssdm name="head_group_q_started_1"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:54 %head_group_k_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 53

]]></Node>
<StgValue><ssdm name="head_group_k_started_1"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:55 %head_group_v_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 54

]]></Node>
<StgValue><ssdm name="head_group_v_started_1"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:56 %head_group_att_scores_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 55

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_1"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:57 %head_group_val_scale_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 56

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_1"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:58 %head_group_softmax_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 57

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_1"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:59 %head_group_att_value_started_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 58

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_1"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:60 %head_group_q_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 59

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_1"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:61 %head_group_k_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 60

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_1"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:62 %head_group_v_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 61

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_1"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:63 %head_group_att_scores_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 62

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_1"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:64 %head_group_val_scale_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 63

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_1"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:65 %head_group_softmax_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 64

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_1"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:66 %head_group_att_value_compute_done_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_1_read, i32 65

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_1"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:67 %head_group_att_value_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_att_value_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_1_0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:68 %head_group_softmax_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_softmax_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_1_0"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:69 %head_group_val_scale_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_1_0"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:70 %head_group_att_scores_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_1_0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:71 %head_group_v_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_v_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_1_0"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:72 %head_group_k_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_k_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_1_0"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:73 %head_group_q_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_q_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_1_0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:74 %head_group_att_value_started_1_0 = and i1 %icmp_ln411, i1 %head_group_att_value_started_1

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_1_0"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:75 %head_group_softmax_started_1_0 = and i1 %icmp_ln411, i1 %head_group_softmax_started_1

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_1_0"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:76 %head_group_val_scale_started_1_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_started_1

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_1_0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:77 %head_group_att_scores_started_1_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_started_1

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_1_0"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:78 %head_group_v_started_1_0 = and i1 %icmp_ln411, i1 %head_group_v_started_1

]]></Node>
<StgValue><ssdm name="head_group_v_started_1_0"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:79 %head_group_k_started_1_0 = and i1 %icmp_ln411, i1 %head_group_k_started_1

]]></Node>
<StgValue><ssdm name="head_group_k_started_1_0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:80 %head_group_q_started_1_0 = and i1 %icmp_ln411, i1 %head_group_q_started_1

]]></Node>
<StgValue><ssdm name="head_group_q_started_1_0"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:81 %head_group_start_head_1_0 = and i1 %icmp_ln411, i1 %head_group_start_head_1

]]></Node>
<StgValue><ssdm name="head_group_start_head_1_0"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:82 %head_group_compute_op_1_0 = select i1 %icmp_ln411, i4 %head_group_compute_op_1, i4 0

]]></Node>
<StgValue><ssdm name="head_group_compute_op_1_0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:83 %head_group_compute_start_1_0 = and i1 %icmp_ln411, i1 %head_group_compute_start_1

]]></Node>
<StgValue><ssdm name="head_group_compute_start_1_0"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:84 %head_group_compute_done_1_0 = and i1 %icmp_ln411, i1 %head_group_compute_done_1

]]></Node>
<StgValue><ssdm name="head_group_compute_done_1_0"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:85 %head_group_compute_ready_1_0 = and i1 %icmp_ln411, i1 %head_group_compute_ready_1

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_1_0"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:86 %head_group_phase_1_0 = select i1 %icmp_ln411, i4 %head_group_phase_1, i4 14

]]></Node>
<StgValue><ssdm name="head_group_phase_1_0"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:87 %head_group_layer_stamp_3 = select i1 %icmp_ln411, i32 %head_group_layer_stamp_2, i32 %head_group_layer_stamp_12

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_3"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
sw.bb83_ifconv:88 %head_ctx_ref_2_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_2_read"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="66">
<![CDATA[
sw.bb83_ifconv:89 %head_group_layer_stamp_8 = trunc i66 %head_ctx_ref_2_read

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_8"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:90 %head_group_phase_2 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_2_read, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="head_group_phase_2"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:91 %head_group_compute_ready_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 40

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_2"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:92 %head_group_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 41

]]></Node>
<StgValue><ssdm name="head_group_compute_done_2"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:93 %head_group_compute_start_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 42

]]></Node>
<StgValue><ssdm name="head_group_compute_start_2"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:94 %head_group_compute_op_2 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_2_read, i32 43, i32 46

]]></Node>
<StgValue><ssdm name="head_group_compute_op_2"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:95 %head_group_start_head_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 51

]]></Node>
<StgValue><ssdm name="head_group_start_head_2"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:96 %head_group_q_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 52

]]></Node>
<StgValue><ssdm name="head_group_q_started_2"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:97 %head_group_k_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 53

]]></Node>
<StgValue><ssdm name="head_group_k_started_2"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:98 %head_group_v_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 54

]]></Node>
<StgValue><ssdm name="head_group_v_started_2"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:99 %head_group_att_scores_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 55

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_2"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:100 %head_group_val_scale_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 56

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_2"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:101 %head_group_softmax_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 57

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_2"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:102 %head_group_att_value_started_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 58

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_2"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:103 %head_group_q_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 59

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_2"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:104 %head_group_k_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 60

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_2"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:105 %head_group_v_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 61

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_2"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:106 %head_group_att_scores_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 62

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_2"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:107 %head_group_val_scale_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 63

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_2"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:108 %head_group_softmax_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 64

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_2"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:109 %head_group_att_value_compute_done_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_2_read, i32 65

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_2"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:110 %head_group_att_value_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_att_value_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_2_0"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:111 %head_group_softmax_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_softmax_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_2_0"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:112 %head_group_val_scale_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_2_0"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:113 %head_group_att_scores_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_2_0"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:114 %head_group_v_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_v_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_2_0"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:115 %head_group_k_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_k_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_2_0"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:116 %head_group_q_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_q_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_2_0"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:117 %head_group_att_value_started_2_0 = and i1 %icmp_ln411, i1 %head_group_att_value_started_2

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_2_0"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:118 %head_group_softmax_started_2_0 = and i1 %icmp_ln411, i1 %head_group_softmax_started_2

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_2_0"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:119 %head_group_val_scale_started_2_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_started_2

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_2_0"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:120 %head_group_att_scores_started_2_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_started_2

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_2_0"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:121 %head_group_v_started_2_0 = and i1 %icmp_ln411, i1 %head_group_v_started_2

]]></Node>
<StgValue><ssdm name="head_group_v_started_2_0"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:122 %head_group_k_started_2_0 = and i1 %icmp_ln411, i1 %head_group_k_started_2

]]></Node>
<StgValue><ssdm name="head_group_k_started_2_0"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:123 %head_group_q_started_2_0 = and i1 %icmp_ln411, i1 %head_group_q_started_2

]]></Node>
<StgValue><ssdm name="head_group_q_started_2_0"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:124 %head_group_start_head_2_0 = and i1 %icmp_ln411, i1 %head_group_start_head_2

]]></Node>
<StgValue><ssdm name="head_group_start_head_2_0"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:125 %head_group_compute_op_2_0 = select i1 %icmp_ln411, i4 %head_group_compute_op_2, i4 0

]]></Node>
<StgValue><ssdm name="head_group_compute_op_2_0"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:126 %head_group_compute_start_2_0 = and i1 %icmp_ln411, i1 %head_group_compute_start_2

]]></Node>
<StgValue><ssdm name="head_group_compute_start_2_0"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:127 %head_group_compute_done_2_0 = and i1 %icmp_ln411, i1 %head_group_compute_done_2

]]></Node>
<StgValue><ssdm name="head_group_compute_done_2_0"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:128 %head_group_compute_ready_2_0 = and i1 %icmp_ln411, i1 %head_group_compute_ready_2

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_2_0"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:129 %head_group_phase_2_0 = select i1 %icmp_ln411, i4 %head_group_phase_2, i4 14

]]></Node>
<StgValue><ssdm name="head_group_phase_2_0"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:130 %head_group_layer_stamp_9 = select i1 %icmp_ln411, i32 %head_group_layer_stamp_8, i32 %head_group_layer_stamp_12

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_9"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
sw.bb83_ifconv:131 %head_ctx_ref_3_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_3_read"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="66">
<![CDATA[
sw.bb83_ifconv:132 %head_group_layer_stamp_10 = trunc i66 %head_ctx_ref_3_read

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_10"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:133 %head_group_phase_3 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_3_read, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="head_group_phase_3"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:134 %head_group_compute_ready_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 40

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_3"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:135 %head_group_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 41

]]></Node>
<StgValue><ssdm name="head_group_compute_done_3"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:136 %head_group_compute_start_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 42

]]></Node>
<StgValue><ssdm name="head_group_compute_start_3"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="4" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb83_ifconv:137 %head_group_compute_op_3 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %head_ctx_ref_3_read, i32 43, i32 46

]]></Node>
<StgValue><ssdm name="head_group_compute_op_3"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:138 %head_group_start_head_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 51

]]></Node>
<StgValue><ssdm name="head_group_start_head_3"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:139 %head_group_q_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 52

]]></Node>
<StgValue><ssdm name="head_group_q_started_3"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:140 %head_group_k_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 53

]]></Node>
<StgValue><ssdm name="head_group_k_started_3"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:141 %head_group_v_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 54

]]></Node>
<StgValue><ssdm name="head_group_v_started_3"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:142 %head_group_att_scores_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 55

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_3"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:143 %head_group_val_scale_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 56

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_3"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:144 %head_group_softmax_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 57

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_3"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:145 %head_group_att_value_started_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 58

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_3"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:146 %head_group_q_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 59

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_3"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:147 %head_group_k_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 60

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_3"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:148 %head_group_v_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 61

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_3"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:149 %head_group_att_scores_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 62

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_3"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:150 %head_group_val_scale_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 63

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_3"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:151 %head_group_softmax_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 64

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_3"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:152 %head_group_att_value_compute_done_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %head_ctx_ref_3_read, i32 65

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_3"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:153 %head_group_att_value_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_att_value_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_3_0"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:154 %head_group_softmax_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_softmax_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_3_0"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:155 %head_group_val_scale_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_3_0"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:156 %head_group_att_scores_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_3_0"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:157 %head_group_v_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_v_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_3_0"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:158 %head_group_k_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_k_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_3_0"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:159 %head_group_q_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_q_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_3_0"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:160 %head_group_att_value_started_3_0 = and i1 %icmp_ln411, i1 %head_group_att_value_started_3

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_3_0"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:161 %head_group_softmax_started_3_0 = and i1 %icmp_ln411, i1 %head_group_softmax_started_3

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_3_0"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:162 %head_group_val_scale_started_3_0 = and i1 %icmp_ln411, i1 %head_group_val_scale_started_3

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_3_0"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:163 %head_group_att_scores_started_3_0 = and i1 %icmp_ln411, i1 %head_group_att_scores_started_3

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_3_0"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:164 %head_group_v_started_3_0 = and i1 %icmp_ln411, i1 %head_group_v_started_3

]]></Node>
<StgValue><ssdm name="head_group_v_started_3_0"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:165 %head_group_k_started_3_0 = and i1 %icmp_ln411, i1 %head_group_k_started_3

]]></Node>
<StgValue><ssdm name="head_group_k_started_3_0"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:166 %head_group_q_started_3_0 = and i1 %icmp_ln411, i1 %head_group_q_started_3

]]></Node>
<StgValue><ssdm name="head_group_q_started_3_0"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:167 %head_group_start_head_3_0 = and i1 %icmp_ln411, i1 %head_group_start_head_3

]]></Node>
<StgValue><ssdm name="head_group_start_head_3_0"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:168 %head_group_compute_op_3_0 = select i1 %icmp_ln411, i4 %head_group_compute_op_3, i4 0

]]></Node>
<StgValue><ssdm name="head_group_compute_op_3_0"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:169 %head_group_compute_start_3_0 = and i1 %icmp_ln411, i1 %head_group_compute_start_3

]]></Node>
<StgValue><ssdm name="head_group_compute_start_3_0"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:170 %head_group_compute_done_3_0 = and i1 %icmp_ln411, i1 %head_group_compute_done_3

]]></Node>
<StgValue><ssdm name="head_group_compute_done_3_0"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb83_ifconv:171 %head_group_compute_ready_3_0 = and i1 %icmp_ln411, i1 %head_group_compute_ready_3

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_3_0"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb83_ifconv:172 %head_group_phase_3_0 = select i1 %icmp_ln411, i4 %head_group_phase_3, i4 14

]]></Node>
<StgValue><ssdm name="head_group_phase_3_0"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb83_ifconv:173 %head_group_layer_stamp_11 = select i1 %icmp_ln411, i32 %head_group_layer_stamp_10, i32 %head_group_layer_stamp_12

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_11"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="265" op_0_bw="265" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="4" op_22_bw="4" op_23_bw="4" op_24_bw="4" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1" op_65_bw="1" op_66_bw="1" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1" op_77_bw="1" op_78_bw="1" op_79_bw="1" op_80_bw="1" op_81_bw="1" op_82_bw="1" op_83_bw="1" op_84_bw="1" op_85_bw="32" op_86_bw="1">
<![CDATA[
sw.bb83_ifconv:174 %call_ret = call i265 @drive_group_head_phase, i32 %head_group_layer_stamp_1, i32 %head_group_layer_stamp_3, i32 %head_group_layer_stamp_9, i32 %head_group_layer_stamp_11, i4 %head_group_phase_0, i4 %head_group_phase_1_0, i4 %head_group_phase_2_0, i4 %head_group_phase_3_0, i1 %head_group_compute_ready_0, i1 %head_group_compute_ready_1_0, i1 %head_group_compute_ready_2_0, i1 %head_group_compute_ready_3_0, i1 %head_group_compute_done_0, i1 %head_group_compute_done_1_0, i1 %head_group_compute_done_2_0, i1 %head_group_compute_done_3_0, i1 %head_group_compute_start_0, i1 %head_group_compute_start_1_0, i1 %head_group_compute_start_2_0, i1 %head_group_compute_start_3_0, i4 %head_group_compute_op_0, i4 %head_group_compute_op_1_0, i4 %head_group_compute_op_2_0, i4 %head_group_compute_op_3_0, i1 %head_group_start_head_0, i1 %head_group_start_head_1_0, i1 %head_group_start_head_2_0, i1 %head_group_start_head_3_0, i1 %head_group_q_started_0, i1 %head_group_q_started_1_0, i1 %head_group_q_started_2_0, i1 %head_group_q_started_3_0, i1 %head_group_k_started_0, i1 %head_group_k_started_1_0, i1 %head_group_k_started_2_0, i1 %head_group_k_started_3_0, i1 %head_group_v_started_0, i1 %head_group_v_started_1_0, i1 %head_group_v_started_2_0, i1 %head_group_v_started_3_0, i1 %head_group_att_scores_started_0, i1 %head_group_att_scores_started_1_0, i1 %head_group_att_scores_started_2_0, i1 %head_group_att_scores_started_3_0, i1 %head_group_val_scale_started_0, i1 %head_group_val_scale_started_1_0, i1 %head_group_val_scale_started_2_0, i1 %head_group_val_scale_started_3_0, i1 %head_group_softmax_started_0, i1 %head_group_softmax_started_1_0, i1 %head_group_softmax_started_2_0, i1 %head_group_softmax_started_3_0, i1 %head_group_att_value_started_0, i1 %head_group_att_value_started_1_0, i1 %head_group_att_value_started_2_0, i1 %head_group_att_value_started_3_0, i1 %head_group_q_compute_done_0, i1 %head_group_q_compute_done_1_0, i1 %head_group_q_compute_done_2_0, i1 %head_group_q_compute_done_3_0, i1 %head_group_k_compute_done_0, i1 %head_group_k_compute_done_1_0, i1 %head_group_k_compute_done_2_0, i1 %head_group_k_compute_done_3_0, i1 %head_group_v_compute_done_0, i1 %head_group_v_compute_done_1_0, i1 %head_group_v_compute_done_2_0, i1 %head_group_v_compute_done_3_0, i1 %head_group_att_scores_compute_done_0, i1 %head_group_att_scores_compute_done_1_0, i1 %head_group_att_scores_compute_done_2_0, i1 %head_group_att_scores_compute_done_3_0, i1 %head_group_val_scale_compute_done_0, i1 %head_group_val_scale_compute_done_1_0, i1 %head_group_val_scale_compute_done_2_0, i1 %head_group_val_scale_compute_done_3_0, i1 %head_group_softmax_compute_done_0, i1 %head_group_softmax_compute_done_1_0, i1 %head_group_softmax_compute_done_2_0, i1 %head_group_softmax_compute_done_3_0, i1 %head_group_att_value_compute_done_0, i1 %head_group_att_value_compute_done_1_0, i1 %head_group_att_value_compute_done_2_0, i1 %head_group_att_value_compute_done_3_0, i32 %head_group_layer_stamp_12, i1 %start_head_group_load

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:175 %head_group_att_value_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_7"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:176 %head_group_att_value_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_6"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:177 %head_group_att_value_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_5"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:178 %head_group_att_value_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_compute_done_4"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:179 %head_group_softmax_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_7"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:180 %head_group_softmax_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_6"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:181 %head_group_softmax_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_5"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:182 %head_group_softmax_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_compute_done_4"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:183 %head_group_val_scale_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_7"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:184 %head_group_val_scale_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_6"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:185 %head_group_val_scale_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_5"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:186 %head_group_val_scale_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_compute_done_4"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:187 %head_group_att_scores_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_7"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:188 %head_group_att_scores_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_6"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:189 %head_group_att_scores_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_5"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:190 %head_group_att_scores_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_compute_done_4"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:191 %head_group_v_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_7"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:192 %head_group_v_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_6"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:193 %head_group_v_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_5"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:194 %head_group_v_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_compute_done_4"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:195 %head_group_k_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_7"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:196 %head_group_k_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_6"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:197 %head_group_k_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_5"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:198 %head_group_k_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_compute_done_4"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:199 %head_group_q_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_7"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:200 %head_group_q_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_6"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:201 %head_group_q_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_5"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:202 %head_group_q_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_compute_done_4"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:203 %head_group_att_value_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_7"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:204 %head_group_att_value_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_6"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:205 %head_group_att_value_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_5"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:206 %head_group_att_value_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_value_started_4"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:207 %head_group_softmax_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_7"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:208 %head_group_softmax_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_6"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:209 %head_group_softmax_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_5"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:210 %head_group_softmax_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_softmax_started_4"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:211 %head_group_val_scale_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_7"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:212 %head_group_val_scale_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_6"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:213 %head_group_val_scale_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_5"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:214 %head_group_val_scale_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_val_scale_started_4"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:215 %head_group_att_scores_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_7"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:216 %head_group_att_scores_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_6"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:217 %head_group_att_scores_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_5"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:218 %head_group_att_scores_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_att_scores_started_4"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:219 %head_group_v_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_started_7"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:220 %head_group_v_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_started_6"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:221 %head_group_v_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_started_5"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:222 %head_group_v_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_v_started_4"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:223 %head_group_k_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_started_7"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:224 %head_group_k_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_started_6"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:225 %head_group_k_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_started_5"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:226 %head_group_k_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_k_started_4"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:227 %head_group_q_started_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_started_7"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:228 %head_group_q_started_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_started_6"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:229 %head_group_q_started_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_started_5"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:230 %head_group_q_started_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_q_started_4"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:231 %head_group_start_head_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_start_head_7"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:232 %head_group_start_head_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_start_head_6"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:233 %head_group_start_head_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_start_head_5"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:234 %head_group_start_head_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_start_head_4"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:235 %head_group_compute_op_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_op_7"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:236 %head_group_compute_op_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_op_6"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:237 %head_group_compute_op_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_op_5"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:238 %head_group_compute_op_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_op_4"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:239 %head_group_compute_start_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_start_7"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:240 %head_group_compute_start_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_start_6"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:241 %head_group_compute_start_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_start_5"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:242 %head_group_compute_start_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_start_4"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:243 %head_group_compute_done_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_done_7"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:244 %head_group_compute_done_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_done_6"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:245 %head_group_compute_done_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_done_5"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:246 %head_group_compute_done_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_done_4"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:247 %head_group_compute_ready_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_7"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:248 %head_group_compute_ready_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_6"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:249 %head_group_compute_ready_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_5"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:250 %head_group_compute_ready_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_compute_ready_4"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:251 %head_group_phase_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_phase_7"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:252 %head_group_phase_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_phase_6"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:253 %head_group_phase_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_phase_5"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:254 %head_group_phase_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_phase_4"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:255 %tmp = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:256 %head_group_layer_stamp_4 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_4"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:257 %head_group_layer_stamp_5 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_5"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:258 %head_group_layer_stamp_6 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_6"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="265">
<![CDATA[
sw.bb83_ifconv:259 %head_group_layer_stamp_7 = extractvalue i265 %call_ret

]]></Node>
<StgValue><ssdm name="head_group_layer_stamp_7"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb83_ifconv:260 %br_ln427 = br i1 %icmp_ln411, void %for.inc119, void %if.then113

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then113:0 %br_ln428 = br i1 %icmp_ln428, void %arrayidx117.20113.exit, void %arrayidx117.093.case.0

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="8" op_21_bw="32">
<![CDATA[
arrayidx117.093.case.0:0 %or_ln428_s = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i1.i1.i8.i32, i1 %head_group_att_value_compute_done_4, i1 %head_group_softmax_compute_done_4, i1 %head_group_val_scale_compute_done_4, i1 %head_group_att_scores_compute_done_4, i1 %head_group_v_compute_done_4, i1 %head_group_k_compute_done_4, i1 %head_group_q_compute_done_4, i1 %head_group_att_value_started_4, i1 %head_group_softmax_started_4, i1 %head_group_val_scale_started_4, i1 %head_group_att_scores_started_4, i1 %head_group_v_started_4, i1 %head_group_k_started_4, i1 %head_group_q_started_4, i1 %head_group_start_head_4, i8 %head_group_compute_op_4, i1 %head_group_compute_start_4, i1 %head_group_compute_done_4, i1 %head_group_compute_ready_4, i8 %head_group_phase_4, i32 %head_group_layer_stamp_4

]]></Node>
<StgValue><ssdm name="or_ln428_s"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayidx117.093.case.0:1 %write_ln428 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %or_ln428_s

]]></Node>
<StgValue><ssdm name="write_ln428"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.093.case.0:2 %br_ln428 = br void %arrayidx117.20113.exit

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.20113.exit:0 %br_ln429 = br void %for.inc119

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc119:0 %br_ln427 = br i1 %icmp_ln411, void %for.inc119.1, void %if.then113.1

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then113.1:0 %br_ln428 = br i1 %icmp_ln428, void %arrayidx117.20113.1.exit, void %arrayidx117.093.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="8" op_21_bw="32">
<![CDATA[
arrayidx117.093.1.case.1:0 %or_ln428_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i1.i1.i8.i32, i1 %head_group_att_value_compute_done_5, i1 %head_group_softmax_compute_done_5, i1 %head_group_val_scale_compute_done_5, i1 %head_group_att_scores_compute_done_5, i1 %head_group_v_compute_done_5, i1 %head_group_k_compute_done_5, i1 %head_group_q_compute_done_5, i1 %head_group_att_value_started_5, i1 %head_group_softmax_started_5, i1 %head_group_val_scale_started_5, i1 %head_group_att_scores_started_5, i1 %head_group_v_started_5, i1 %head_group_k_started_5, i1 %head_group_q_started_5, i1 %head_group_start_head_5, i8 %head_group_compute_op_5, i1 %head_group_compute_start_5, i1 %head_group_compute_done_5, i1 %head_group_compute_ready_5, i8 %head_group_phase_5, i32 %head_group_layer_stamp_5

]]></Node>
<StgValue><ssdm name="or_ln428_1"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayidx117.093.1.case.1:1 %write_ln428 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %or_ln428_1

]]></Node>
<StgValue><ssdm name="write_ln428"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.093.1.case.1:2 %br_ln428 = br void %arrayidx117.20113.1.exit

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.20113.1.exit:0 %br_ln429 = br void %for.inc119.1

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc119.1:0 %br_ln427 = br i1 %icmp_ln411, void %for.inc119.2, void %if.then113.2

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then113.2:0 %br_ln428 = br i1 %icmp_ln428, void %arrayidx117.20113.2.exit, void %arrayidx117.093.2.case.2

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="8" op_21_bw="32">
<![CDATA[
arrayidx117.093.2.case.2:0 %or_ln428_2 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i1.i1.i8.i32, i1 %head_group_att_value_compute_done_6, i1 %head_group_softmax_compute_done_6, i1 %head_group_val_scale_compute_done_6, i1 %head_group_att_scores_compute_done_6, i1 %head_group_v_compute_done_6, i1 %head_group_k_compute_done_6, i1 %head_group_q_compute_done_6, i1 %head_group_att_value_started_6, i1 %head_group_softmax_started_6, i1 %head_group_val_scale_started_6, i1 %head_group_att_scores_started_6, i1 %head_group_v_started_6, i1 %head_group_k_started_6, i1 %head_group_q_started_6, i1 %head_group_start_head_6, i8 %head_group_compute_op_6, i1 %head_group_compute_start_6, i1 %head_group_compute_done_6, i1 %head_group_compute_ready_6, i8 %head_group_phase_6, i32 %head_group_layer_stamp_6

]]></Node>
<StgValue><ssdm name="or_ln428_2"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayidx117.093.2.case.2:1 %write_ln428 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_2, i66 %or_ln428_2

]]></Node>
<StgValue><ssdm name="write_ln428"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.093.2.case.2:2 %br_ln428 = br void %arrayidx117.20113.2.exit

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.20113.2.exit:0 %br_ln429 = br void %for.inc119.2

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc119.2:0 %br_ln427 = br i1 %icmp_ln411, void %for.end121, void %if.then113.3

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then113.3:0 %br_ln428 = br i1 %icmp_ln428, void %arrayidx117.20113.3.exit, void %arrayidx117.093.3.case.3

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="8" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="8" op_21_bw="32">
<![CDATA[
arrayidx117.093.3.case.3:0 %or_ln428_3 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i1.i1.i8.i32, i1 %head_group_att_value_compute_done_7, i1 %head_group_softmax_compute_done_7, i1 %head_group_val_scale_compute_done_7, i1 %head_group_att_scores_compute_done_7, i1 %head_group_v_compute_done_7, i1 %head_group_k_compute_done_7, i1 %head_group_q_compute_done_7, i1 %head_group_att_value_started_7, i1 %head_group_softmax_started_7, i1 %head_group_val_scale_started_7, i1 %head_group_att_scores_started_7, i1 %head_group_v_started_7, i1 %head_group_k_started_7, i1 %head_group_q_started_7, i1 %head_group_start_head_7, i8 %head_group_compute_op_7, i1 %head_group_compute_start_7, i1 %head_group_compute_done_7, i1 %head_group_compute_ready_7, i8 %head_group_phase_7, i32 %head_group_layer_stamp_7

]]></Node>
<StgValue><ssdm name="or_ln428_3"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayidx117.093.3.case.3:1 %write_ln428 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_3, i66 %or_ln428_3

]]></Node>
<StgValue><ssdm name="write_ln428"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.093.3.case.3:2 %br_ln428 = br void %arrayidx117.20113.3.exit

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.20113.3.exit:0 %br_ln429 = br void %for.end121

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="66" op_0_bw="32">
<![CDATA[
sw.bb72:0 %zext_ln6 = zext i32 %head_group_layer_stamp_12

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
sw.bb72:1 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %zext_ln6

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
sw.bb72:2 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %zext_ln6

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
sw.bb72:3 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_2, i66 %zext_ln6

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
sw.bb72:4 %write_ln356 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_3, i66 %zext_ln6

]]></Node>
<StgValue><ssdm name="write_ln356"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:5 %store_ln360 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:6 %store_ln364 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:7 %store_ln368 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:8 %store_ln370 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb72:9 %store_ln374 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:10 %store_ln375 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:11 %store_ln381 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb72:12 %store_ln383 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb72:13 %store_ln387 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:14 %store_ln388 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:15 %store_ln389 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb72:16 %store_ln390 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:17 %store_ln391 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:18 %store_ln392 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb72:19 %store_ln393 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:20 %store_ln394 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb72:21 %store_ln395 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
sw.bb72:22 %store_ln396 = store i4 3, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
sw.bb72:23 %br_ln398 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb68:0 %and_ln339 = and i1 %axis_in_valid_read, i1 %axis_in_last_read

]]></Node>
<StgValue><ssdm name="and_ln339"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb68:1 %br_ln339 = br i1 %and_ln339, void %cleanup, void %if.then70

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
<literal name="and_ln339" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
<literal name="and_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then70:0 %store_ln340 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
<literal name="and_ln339" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
<literal name="and_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
if.then70:1 %br_ln341 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1">
<![CDATA[
sw.bb261:0 %stream_started_load = load i1 %stream_started

]]></Node>
<StgValue><ssdm name="stream_started_load"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb261:1 %xor_ln641 = xor i1 %stream_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln641"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb261:2 %or_ln641 = or i1 %stream_started_load, i1 %xor_ln641

]]></Node>
<StgValue><ssdm name="or_ln641"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb261:3 %br_ln641 = br i1 %or_ln641, void %if.then263, void %if.else264

]]></Node>
<StgValue><ssdm name="br_ln641"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then263:0 %store_ln643 = store i1 1, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln643"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
if.then263:1 %br_ln644 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else264:0 %and_ln644 = and i1 %stream_started_load, i1 %stream_done_read

]]></Node>
<StgValue><ssdm name="and_ln644"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else264:1 %br_ln644 = br i1 %and_ln644, void %cleanup, void %if.then266

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then266:0 %store_ln645 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln645"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then266:1 %store_ln647 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln641" val="1"/>
<literal name="and_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
if.then266:2 %br_ln648 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln285 = br i1 %cntrl_start_read, void %cleanup, void %if.then66

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then66:0 %store_ln286 = store i4 1, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:1 %store_ln297 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:2 %store_ln301 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:3 %store_ln305 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:4 %store_ln307 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:5 %store_ln311 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:6 %store_ln317 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then66:7 %store_ln319 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:8 %store_ln323 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then66:9 %store_ln324 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:10 %store_ln325 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:11 %store_ln326 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then66:12 %store_ln327 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:13 %store_ln328 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:14 %store_ln329 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then66:15 %store_ln330 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:16 %store_ln331 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then66:17 %store_ln332 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
if.then66:18 %br_ln333 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end121:0 %xor_ln434 = xor i1 %attn_started_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln434"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end121:1 %br_ln441 = br i1 %tmp, void %cleanup, void %if.then125

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then125:0 %add_ln442 = add i32 %group_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln442"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then125:1 %icmp_ln444 = icmp_sgt  i32 %add_ln442, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then125:2 %br_ln444 = br i1 %icmp_ln444, void %cleanup, void %if.then128

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then128:0 %store_ln448 = store i4 4, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln448"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
if.then128:1 %br_ln449 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:0 %axis_in_ready_new_0 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="axis_in_ready_new_0"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:1 %wl_start_new_3 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 1, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 1, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="wl_start_new_3"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0" op_92_bw="4" op_93_bw="0" op_94_bw="4" op_95_bw="0" op_96_bw="4" op_97_bw="0" op_98_bw="4" op_99_bw="0" op_100_bw="4" op_101_bw="0" op_102_bw="4" op_103_bw="0" op_104_bw="4" op_105_bw="0">
<![CDATA[
cleanup:2 %wl_addr_sel_new_3 = phi i4 0, void %if.then66, i4 0, void %sw.bb, i4 0, void %if.then257, i4 0, void %if.else259, i4 0, void %if.then251, i4 0, void %if.else249, i4 0, void %if.then248, i4 0, void %if.then243, i4 0, void %if.else241, i4 0, void %if.then240, i4 0, void %if.then184, i4 0, void %if.then216, i4 0, void %if.then178, i4 0, void %if.else176, i4 0, void %if.then175, i4 0, void %if.then170, i4 0, void %if.else168, i4 0, void %if.then167, i4 0, void %if.then143, i4 0, void %if.then138, i4 0, void %if.else136, i4 0, void %if.then135, i4 0, void %if.then128, i4 0, void %if.then125, i4 0, void %sw.bb72, i4 0, void %if.then70, i4 0, void %sw.bb68, i4 0, void %if.then266, i4 0, void %if.else264, i4 0, void %if.then263, i4 0, void %if.end.thread, i4 0, void %for.end121, i4 0, void %if.then150, i4 0, void %if.else147, i4 0, void %land.lhs.true156, i4 0, void %if.then159, i4 0, void %if.then154, i4 8, void %if.then146, i4 0, void %if.then191, i4 0, void %if.else188, i4 0, void %land.lhs.true197, i4 0, void %if.then200, i4 0, void %if.then195, i4 9, void %if.then187, i4 0, void %if.else209, i4 0, void %if.then211, i4 0, void %if.then208, i4 0, void %if.then223, i4 0, void %if.else220, i4 0, void %land.lhs.true229, i4 0, void %if.then232, i4 0, void %if.then227, i4 10, void %if.then219

]]></Node>
<StgValue><ssdm name="wl_addr_sel_new_3"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0">
<![CDATA[
cleanup:3 %wl_tile_new_3 = phi i32 0, void %if.then66, i32 0, void %sw.bb, i32 0, void %if.then257, i32 0, void %if.else259, i32 0, void %if.then251, i32 0, void %if.else249, i32 0, void %if.then248, i32 0, void %if.then243, i32 0, void %if.else241, i32 0, void %if.then240, i32 0, void %if.then184, i32 0, void %if.then216, i32 0, void %if.then178, i32 0, void %if.else176, i32 0, void %if.then175, i32 0, void %if.then170, i32 0, void %if.else168, i32 0, void %if.then167, i32 0, void %if.then143, i32 0, void %if.then138, i32 0, void %if.else136, i32 0, void %if.then135, i32 0, void %if.then128, i32 0, void %if.then125, i32 0, void %sw.bb72, i32 0, void %if.then70, i32 0, void %sw.bb68, i32 0, void %if.then266, i32 0, void %if.else264, i32 0, void %if.then263, i32 0, void %if.end.thread, i32 0, void %for.end121, i32 0, void %if.then150, i32 0, void %if.else147, i32 0, void %land.lhs.true156, i32 0, void %if.then159, i32 0, void %if.then154, i32 %wo_tile_load, void %if.then146, i32 0, void %if.then191, i32 0, void %if.else188, i32 0, void %land.lhs.true197, i32 0, void %if.then200, i32 0, void %if.then195, i32 %w1_tile_load, void %if.then187, i32 0, void %if.else209, i32 0, void %if.then211, i32 0, void %if.then208, i32 0, void %if.then223, i32 0, void %if.else220, i32 0, void %land.lhs.true229, i32 0, void %if.then232, i32 0, void %if.then227, i32 %w2_tile_load, void %if.then219

]]></Node>
<StgValue><ssdm name="wl_tile_new_3"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:4 %compute_start_new_10 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 1, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 1, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 1, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 1, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 1, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 1, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 1, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 1, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 1, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="compute_start_new_10"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0" op_64_bw="5" op_65_bw="0" op_66_bw="5" op_67_bw="0" op_68_bw="5" op_69_bw="0" op_70_bw="5" op_71_bw="0" op_72_bw="5" op_73_bw="0" op_74_bw="5" op_75_bw="0" op_76_bw="5" op_77_bw="0" op_78_bw="5" op_79_bw="0" op_80_bw="5" op_81_bw="0" op_82_bw="5" op_83_bw="0" op_84_bw="5" op_85_bw="0" op_86_bw="5" op_87_bw="0" op_88_bw="5" op_89_bw="0" op_90_bw="5" op_91_bw="0" op_92_bw="5" op_93_bw="0" op_94_bw="5" op_95_bw="0" op_96_bw="5" op_97_bw="0" op_98_bw="5" op_99_bw="0" op_100_bw="5" op_101_bw="0" op_102_bw="5" op_103_bw="0" op_104_bw="5" op_105_bw="0">
<![CDATA[
cleanup:5 %compute_op_new_10 = phi i5 0, void %if.then66, i5 0, void %sw.bb, i5 0, void %if.then257, i5 0, void %if.else259, i5 0, void %if.then251, i5 0, void %if.else249, i5 17, void %if.then248, i5 0, void %if.then243, i5 0, void %if.else241, i5 16, void %if.then240, i5 0, void %if.then184, i5 0, void %if.then216, i5 0, void %if.then178, i5 0, void %if.else176, i5 12, void %if.then175, i5 0, void %if.then170, i5 0, void %if.else168, i5 11, void %if.then167, i5 0, void %if.then143, i5 0, void %if.then138, i5 0, void %if.else136, i5 9, void %if.then135, i5 0, void %if.then128, i5 0, void %if.then125, i5 0, void %sw.bb72, i5 0, void %if.then70, i5 0, void %sw.bb68, i5 0, void %if.then266, i5 0, void %if.else264, i5 0, void %if.then263, i5 0, void %if.end.thread, i5 0, void %for.end121, i5 0, void %if.then150, i5 0, void %if.else147, i5 0, void %land.lhs.true156, i5 0, void %if.then159, i5 10, void %if.then154, i5 0, void %if.then146, i5 0, void %if.then191, i5 0, void %if.else188, i5 0, void %land.lhs.true197, i5 0, void %if.then200, i5 13, void %if.then195, i5 0, void %if.then187, i5 0, void %if.else209, i5 0, void %if.then211, i5 14, void %if.then208, i5 0, void %if.then223, i5 0, void %if.else220, i5 0, void %land.lhs.true229, i5 0, void %if.then232, i5 15, void %if.then227, i5 0, void %if.then219

]]></Node>
<StgValue><ssdm name="compute_op_new_10"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:6 %stream_start_new_0 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="stream_start_new_0"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:7 %done_new_0 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 1, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="done_new_0"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0" op_22_bw="10" op_23_bw="0" op_24_bw="10" op_25_bw="0" op_26_bw="10" op_27_bw="0" op_28_bw="10" op_29_bw="0" op_30_bw="10" op_31_bw="0" op_32_bw="10" op_33_bw="0" op_34_bw="10" op_35_bw="0" op_36_bw="10" op_37_bw="0" op_38_bw="10" op_39_bw="0" op_40_bw="10" op_41_bw="0" op_42_bw="10" op_43_bw="0" op_44_bw="10" op_45_bw="0" op_46_bw="10" op_47_bw="0" op_48_bw="10" op_49_bw="0" op_50_bw="10" op_51_bw="0" op_52_bw="10" op_53_bw="0" op_54_bw="10" op_55_bw="0" op_56_bw="10" op_57_bw="0" op_58_bw="10" op_59_bw="0" op_60_bw="10" op_61_bw="0" op_62_bw="10" op_63_bw="0" op_64_bw="10" op_65_bw="0" op_66_bw="10" op_67_bw="0" op_68_bw="10" op_69_bw="0" op_70_bw="10" op_71_bw="0" op_72_bw="10" op_73_bw="0" op_74_bw="10" op_75_bw="0" op_76_bw="10" op_77_bw="0" op_78_bw="10" op_79_bw="0" op_80_bw="10" op_81_bw="0" op_82_bw="10" op_83_bw="0" op_84_bw="10" op_85_bw="0" op_86_bw="10" op_87_bw="0" op_88_bw="10" op_89_bw="0" op_90_bw="10" op_91_bw="0" op_92_bw="10" op_93_bw="0" op_94_bw="10" op_95_bw="0" op_96_bw="10" op_97_bw="0" op_98_bw="10" op_99_bw="0" op_100_bw="10" op_101_bw="0" op_102_bw="10" op_103_bw="0" op_104_bw="10" op_105_bw="0">
<![CDATA[
cleanup:8 %debug_compute_done_new_0 = phi i10 %or_ln280_5, void %if.then66, i10 %or_ln280_5, void %sw.bb, i10 %or_ln280_5, void %if.then257, i10 %or_ln280_5, void %if.else259, i10 %or_ln280_5, void %if.then251, i10 %or_ln280_5, void %if.else249, i10 %or_ln280_5, void %if.then248, i10 %or_ln280_5, void %if.then243, i10 %or_ln280_5, void %if.else241, i10 %or_ln280_5, void %if.then240, i10 %or_ln280_5, void %if.then184, i10 %or_ln280_5, void %if.then216, i10 %or_ln280_5, void %if.then178, i10 %or_ln280_5, void %if.else176, i10 %or_ln280_5, void %if.then175, i10 %or_ln280_5, void %if.then170, i10 %or_ln280_5, void %if.else168, i10 %or_ln280_5, void %if.then167, i10 %or_ln280_5, void %if.then143, i10 %or_ln280_5, void %if.then138, i10 %or_ln280_5, void %if.else136, i10 %or_ln280_5, void %if.then135, i10 %or_ln280_5, void %if.then128, i10 %or_ln280_5, void %if.then125, i10 %or_ln280_5, void %sw.bb72, i10 %or_ln280_5, void %if.then70, i10 %or_ln280_5, void %sw.bb68, i10 %or_ln280_5, void %if.then266, i10 %or_ln280_5, void %if.else264, i10 %or_ln280_5, void %if.then263, i10 0, void %if.end.thread, i10 %or_ln280_5, void %for.end121, i10 %or_ln280_5, void %if.then150, i10 %or_ln280_5, void %if.else147, i10 %or_ln280_5, void %land.lhs.true156, i10 %or_ln280_5, void %if.then159, i10 %or_ln280_5, void %if.then154, i10 %or_ln280_5, void %if.then146, i10 %or_ln280_5, void %if.then191, i10 %or_ln280_5, void %if.else188, i10 %or_ln280_5, void %land.lhs.true197, i10 %or_ln280_5, void %if.then200, i10 %or_ln280_5, void %if.then195, i10 %or_ln280_5, void %if.then187, i10 %or_ln280_5, void %if.else209, i10 %or_ln280_5, void %if.then211, i10 %or_ln280_5, void %if.then208, i10 %or_ln280_5, void %if.then223, i10 %or_ln280_5, void %if.else220, i10 %or_ln280_5, void %land.lhs.true229, i10 %or_ln280_5, void %if.then232, i10 %or_ln280_5, void %if.then227, i10 %or_ln280_5, void %if.then219

]]></Node>
<StgValue><ssdm name="debug_compute_done_new_0"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:9 %attn_started_flag_1 = phi i1 1, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 1, void %if.then128, i1 %xor_ln434, void %if.then125, i1 1, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 1, void %if.end.thread, i1 %xor_ln434, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="attn_started_flag_1"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:10 %attn_started_new_1 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="attn_started_new_1"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:11 %attn_compute_done_flag_3 = phi i1 1, void %if.then66, i1 %attn_compute_done_flag_2, void %sw.bb, i1 %attn_compute_done_flag_2, void %if.then257, i1 %attn_compute_done_flag_2, void %if.else259, i1 %attn_compute_done_flag_2, void %if.then251, i1 %attn_compute_done_flag_2, void %if.else249, i1 %attn_compute_done_flag_2, void %if.then248, i1 %attn_compute_done_flag_2, void %if.then243, i1 %attn_compute_done_flag_2, void %if.else241, i1 %attn_compute_done_flag_2, void %if.then240, i1 %attn_compute_done_flag_2, void %if.then184, i1 %attn_compute_done_flag_2, void %if.then216, i1 %attn_compute_done_flag_2, void %if.then178, i1 %attn_compute_done_flag_2, void %if.else176, i1 %attn_compute_done_flag_2, void %if.then175, i1 %attn_compute_done_flag_2, void %if.then170, i1 %attn_compute_done_flag_2, void %if.else168, i1 %attn_compute_done_flag_2, void %if.then167, i1 %attn_compute_done_flag_2, void %if.then143, i1 %attn_compute_done_flag_2, void %if.then138, i1 %attn_compute_done_flag_2, void %if.else136, i1 %attn_compute_done_flag_2, void %if.then135, i1 %attn_compute_done_flag_2, void %if.then128, i1 %attn_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %attn_compute_done_flag_2, void %if.then70, i1 %attn_compute_done_flag_2, void %sw.bb68, i1 %attn_compute_done_flag_2, void %if.then266, i1 %attn_compute_done_flag_2, void %if.else264, i1 %attn_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %attn_compute_done_flag_2, void %for.end121, i1 %attn_compute_done_flag_2, void %if.then150, i1 %attn_compute_done_flag_2, void %if.else147, i1 %attn_compute_done_flag_2, void %land.lhs.true156, i1 %attn_compute_done_flag_2, void %if.then159, i1 %attn_compute_done_flag_2, void %if.then154, i1 %attn_compute_done_flag_2, void %if.then146, i1 %attn_compute_done_flag_2, void %if.then191, i1 %attn_compute_done_flag_2, void %if.else188, i1 %attn_compute_done_flag_2, void %land.lhs.true197, i1 %attn_compute_done_flag_2, void %if.then200, i1 %attn_compute_done_flag_2, void %if.then195, i1 %attn_compute_done_flag_2, void %if.then187, i1 %attn_compute_done_flag_2, void %if.else209, i1 %attn_compute_done_flag_2, void %if.then211, i1 %attn_compute_done_flag_2, void %if.then208, i1 %attn_compute_done_flag_2, void %if.then223, i1 %attn_compute_done_flag_2, void %if.else220, i1 %attn_compute_done_flag_2, void %land.lhs.true229, i1 %attn_compute_done_flag_2, void %if.then232, i1 %attn_compute_done_flag_2, void %if.then227, i1 %attn_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="attn_compute_done_flag_3"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:12 %attn_compute_done_new_3 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="attn_compute_done_new_3"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:13 %group_idx_flag_0 = phi i1 1, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 1, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 1, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="group_idx_flag_0"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0">
<![CDATA[
cleanup:14 %group_idx_new_0 = phi i32 0, void %if.then66, i32 0, void %sw.bb, i32 0, void %if.then257, i32 0, void %if.else259, i32 0, void %if.then251, i32 0, void %if.else249, i32 0, void %if.then248, i32 0, void %if.then243, i32 0, void %if.else241, i32 0, void %if.then240, i32 0, void %if.then184, i32 0, void %if.then216, i32 0, void %if.then178, i32 0, void %if.else176, i32 0, void %if.then175, i32 0, void %if.then170, i32 0, void %if.else168, i32 0, void %if.then167, i32 0, void %if.then143, i32 0, void %if.then138, i32 0, void %if.else136, i32 0, void %if.then135, i32 0, void %if.then128, i32 %add_ln442, void %if.then125, i32 0, void %sw.bb72, i32 0, void %if.then70, i32 0, void %sw.bb68, i32 0, void %if.then266, i32 0, void %if.else264, i32 0, void %if.then263, i32 0, void %if.end.thread, i32 0, void %for.end121, i32 0, void %if.then150, i32 0, void %if.else147, i32 0, void %land.lhs.true156, i32 0, void %if.then159, i32 0, void %if.then154, i32 0, void %if.then146, i32 0, void %if.then191, i32 0, void %if.else188, i32 0, void %land.lhs.true197, i32 0, void %if.then200, i32 0, void %if.then195, i32 0, void %if.then187, i32 0, void %if.else209, i32 0, void %if.then211, i32 0, void %if.then208, i32 0, void %if.then223, i32 0, void %if.else220, i32 0, void %land.lhs.true229, i32 0, void %if.then232, i32 0, void %if.then227, i32 0, void %if.then219

]]></Node>
<StgValue><ssdm name="group_idx_new_0"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:15 %start_head_group_flag_0 = phi i1 1, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 1, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 1, void %if.end.thread, i1 1, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="start_head_group_flag_0"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:16 %start_head_group_new_0 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 1, void %if.then125, i1 1, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 0, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="start_head_group_new_0"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:17 %concat_compute_done_flag_3 = phi i1 1, void %if.then66, i1 %concat_compute_done_flag_2, void %sw.bb, i1 %concat_compute_done_flag_2, void %if.then257, i1 %concat_compute_done_flag_2, void %if.else259, i1 %concat_compute_done_flag_2, void %if.then251, i1 %concat_compute_done_flag_2, void %if.else249, i1 %concat_compute_done_flag_2, void %if.then248, i1 %concat_compute_done_flag_2, void %if.then243, i1 %concat_compute_done_flag_2, void %if.else241, i1 %concat_compute_done_flag_2, void %if.then240, i1 %concat_compute_done_flag_2, void %if.then184, i1 %concat_compute_done_flag_2, void %if.then216, i1 %concat_compute_done_flag_2, void %if.then178, i1 %concat_compute_done_flag_2, void %if.else176, i1 %concat_compute_done_flag_2, void %if.then175, i1 %concat_compute_done_flag_2, void %if.then170, i1 %concat_compute_done_flag_2, void %if.else168, i1 %concat_compute_done_flag_2, void %if.then167, i1 %concat_compute_done_flag_2, void %if.then143, i1 1, void %if.then138, i1 %concat_compute_done_flag_2, void %if.else136, i1 1, void %if.then135, i1 %concat_compute_done_flag_2, void %if.then128, i1 %concat_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %concat_compute_done_flag_2, void %if.then70, i1 %concat_compute_done_flag_2, void %sw.bb68, i1 %concat_compute_done_flag_2, void %if.then266, i1 %concat_compute_done_flag_2, void %if.else264, i1 %concat_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %concat_compute_done_flag_2, void %for.end121, i1 %concat_compute_done_flag_2, void %if.then150, i1 %concat_compute_done_flag_2, void %if.else147, i1 %concat_compute_done_flag_2, void %land.lhs.true156, i1 %concat_compute_done_flag_2, void %if.then159, i1 %concat_compute_done_flag_2, void %if.then154, i1 %concat_compute_done_flag_2, void %if.then146, i1 %concat_compute_done_flag_2, void %if.then191, i1 %concat_compute_done_flag_2, void %if.else188, i1 %concat_compute_done_flag_2, void %land.lhs.true197, i1 %concat_compute_done_flag_2, void %if.then200, i1 %concat_compute_done_flag_2, void %if.then195, i1 %concat_compute_done_flag_2, void %if.then187, i1 %concat_compute_done_flag_2, void %if.else209, i1 %concat_compute_done_flag_2, void %if.then211, i1 %concat_compute_done_flag_2, void %if.then208, i1 %concat_compute_done_flag_2, void %if.then223, i1 %concat_compute_done_flag_2, void %if.else220, i1 %concat_compute_done_flag_2, void %land.lhs.true229, i1 %concat_compute_done_flag_2, void %if.then232, i1 %concat_compute_done_flag_2, void %if.then227, i1 %concat_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="concat_compute_done_flag_3"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:18 %concat_compute_done_new_3 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 0, void %if.then138, i1 1, void %if.else136, i1 0, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="concat_compute_done_new_3"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:19 %outproj_compute_done_flag_7 = phi i1 1, void %if.then66, i1 %outproj_compute_done_flag_2, void %sw.bb, i1 %outproj_compute_done_flag_2, void %if.then257, i1 %outproj_compute_done_flag_2, void %if.else259, i1 %outproj_compute_done_flag_2, void %if.then251, i1 %outproj_compute_done_flag_2, void %if.else249, i1 %outproj_compute_done_flag_2, void %if.then248, i1 %outproj_compute_done_flag_2, void %if.then243, i1 %outproj_compute_done_flag_2, void %if.else241, i1 %outproj_compute_done_flag_2, void %if.then240, i1 %outproj_compute_done_flag_2, void %if.then184, i1 %outproj_compute_done_flag_2, void %if.then216, i1 %outproj_compute_done_flag_2, void %if.then178, i1 %outproj_compute_done_flag_2, void %if.else176, i1 %outproj_compute_done_flag_2, void %if.then175, i1 %outproj_compute_done_flag_2, void %if.then170, i1 %outproj_compute_done_flag_2, void %if.else168, i1 %outproj_compute_done_flag_2, void %if.then167, i1 %outproj_compute_done_flag_2, void %if.then143, i1 %outproj_compute_done_flag_2, void %if.then138, i1 %outproj_compute_done_flag_2, void %if.else136, i1 %outproj_compute_done_flag_2, void %if.then135, i1 %outproj_compute_done_flag_2, void %if.then128, i1 %outproj_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %outproj_compute_done_flag_2, void %if.then70, i1 %outproj_compute_done_flag_2, void %sw.bb68, i1 %outproj_compute_done_flag_2, void %if.then266, i1 %outproj_compute_done_flag_2, void %if.else264, i1 %outproj_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %outproj_compute_done_flag_2, void %for.end121, i1 %outproj_compute_done_flag_2, void %if.then150, i1 %outproj_compute_done_flag_2, void %if.else147, i1 %outproj_compute_done_flag_2, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 %outproj_compute_done_flag_2, void %if.then146, i1 %outproj_compute_done_flag_2, void %if.then191, i1 %outproj_compute_done_flag_2, void %if.else188, i1 %outproj_compute_done_flag_2, void %land.lhs.true197, i1 %outproj_compute_done_flag_2, void %if.then200, i1 %outproj_compute_done_flag_2, void %if.then195, i1 %outproj_compute_done_flag_2, void %if.then187, i1 %outproj_compute_done_flag_2, void %if.else209, i1 %outproj_compute_done_flag_2, void %if.then211, i1 %outproj_compute_done_flag_2, void %if.then208, i1 %outproj_compute_done_flag_2, void %if.then223, i1 %outproj_compute_done_flag_2, void %if.else220, i1 %outproj_compute_done_flag_2, void %land.lhs.true229, i1 %outproj_compute_done_flag_2, void %if.then232, i1 %outproj_compute_done_flag_2, void %if.then227, i1 %outproj_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="outproj_compute_done_flag_7"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:20 %outproj_compute_done_new_7 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="outproj_compute_done_new_7"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:21 %resid0_compute_done_flag_3 = phi i1 1, void %if.then66, i1 %resid0_compute_done_flag_2, void %sw.bb, i1 %resid0_compute_done_flag_2, void %if.then257, i1 %resid0_compute_done_flag_2, void %if.else259, i1 %resid0_compute_done_flag_2, void %if.then251, i1 %resid0_compute_done_flag_2, void %if.else249, i1 %resid0_compute_done_flag_2, void %if.then248, i1 %resid0_compute_done_flag_2, void %if.then243, i1 %resid0_compute_done_flag_2, void %if.else241, i1 %resid0_compute_done_flag_2, void %if.then240, i1 %resid0_compute_done_flag_2, void %if.then184, i1 %resid0_compute_done_flag_2, void %if.then216, i1 %resid0_compute_done_flag_2, void %if.then178, i1 %resid0_compute_done_flag_2, void %if.else176, i1 %resid0_compute_done_flag_2, void %if.then175, i1 1, void %if.then170, i1 %resid0_compute_done_flag_2, void %if.else168, i1 1, void %if.then167, i1 %resid0_compute_done_flag_2, void %if.then143, i1 %resid0_compute_done_flag_2, void %if.then138, i1 %resid0_compute_done_flag_2, void %if.else136, i1 %resid0_compute_done_flag_2, void %if.then135, i1 %resid0_compute_done_flag_2, void %if.then128, i1 %resid0_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %resid0_compute_done_flag_2, void %if.then70, i1 %resid0_compute_done_flag_2, void %sw.bb68, i1 %resid0_compute_done_flag_2, void %if.then266, i1 %resid0_compute_done_flag_2, void %if.else264, i1 %resid0_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %resid0_compute_done_flag_2, void %for.end121, i1 %resid0_compute_done_flag_2, void %if.then150, i1 %resid0_compute_done_flag_2, void %if.else147, i1 %resid0_compute_done_flag_2, void %land.lhs.true156, i1 %resid0_compute_done_flag_2, void %if.then159, i1 %resid0_compute_done_flag_2, void %if.then154, i1 %resid0_compute_done_flag_2, void %if.then146, i1 %resid0_compute_done_flag_2, void %if.then191, i1 %resid0_compute_done_flag_2, void %if.else188, i1 %resid0_compute_done_flag_2, void %land.lhs.true197, i1 %resid0_compute_done_flag_2, void %if.then200, i1 %resid0_compute_done_flag_2, void %if.then195, i1 %resid0_compute_done_flag_2, void %if.then187, i1 %resid0_compute_done_flag_2, void %if.else209, i1 %resid0_compute_done_flag_2, void %if.then211, i1 %resid0_compute_done_flag_2, void %if.then208, i1 %resid0_compute_done_flag_2, void %if.then223, i1 %resid0_compute_done_flag_2, void %if.else220, i1 %resid0_compute_done_flag_2, void %land.lhs.true229, i1 %resid0_compute_done_flag_2, void %if.then232, i1 %resid0_compute_done_flag_2, void %if.then227, i1 %resid0_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="resid0_compute_done_flag_3"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:22 %resid0_compute_done_new_3 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 0, void %if.then170, i1 1, void %if.else168, i1 0, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="resid0_compute_done_new_3"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:23 %ln0_compute_done_flag_3 = phi i1 1, void %if.then66, i1 %ln0_compute_done_flag_2, void %sw.bb, i1 %ln0_compute_done_flag_2, void %if.then257, i1 %ln0_compute_done_flag_2, void %if.else259, i1 %ln0_compute_done_flag_2, void %if.then251, i1 %ln0_compute_done_flag_2, void %if.else249, i1 %ln0_compute_done_flag_2, void %if.then248, i1 %ln0_compute_done_flag_2, void %if.then243, i1 %ln0_compute_done_flag_2, void %if.else241, i1 %ln0_compute_done_flag_2, void %if.then240, i1 %ln0_compute_done_flag_2, void %if.then184, i1 %ln0_compute_done_flag_2, void %if.then216, i1 1, void %if.then178, i1 %ln0_compute_done_flag_2, void %if.else176, i1 1, void %if.then175, i1 %ln0_compute_done_flag_2, void %if.then170, i1 %ln0_compute_done_flag_2, void %if.else168, i1 %ln0_compute_done_flag_2, void %if.then167, i1 %ln0_compute_done_flag_2, void %if.then143, i1 %ln0_compute_done_flag_2, void %if.then138, i1 %ln0_compute_done_flag_2, void %if.else136, i1 %ln0_compute_done_flag_2, void %if.then135, i1 %ln0_compute_done_flag_2, void %if.then128, i1 %ln0_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %ln0_compute_done_flag_2, void %if.then70, i1 %ln0_compute_done_flag_2, void %sw.bb68, i1 %ln0_compute_done_flag_2, void %if.then266, i1 %ln0_compute_done_flag_2, void %if.else264, i1 %ln0_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %ln0_compute_done_flag_2, void %for.end121, i1 %ln0_compute_done_flag_2, void %if.then150, i1 %ln0_compute_done_flag_2, void %if.else147, i1 %ln0_compute_done_flag_2, void %land.lhs.true156, i1 %ln0_compute_done_flag_2, void %if.then159, i1 %ln0_compute_done_flag_2, void %if.then154, i1 %ln0_compute_done_flag_2, void %if.then146, i1 %ln0_compute_done_flag_2, void %if.then191, i1 %ln0_compute_done_flag_2, void %if.else188, i1 %ln0_compute_done_flag_2, void %land.lhs.true197, i1 %ln0_compute_done_flag_2, void %if.then200, i1 %ln0_compute_done_flag_2, void %if.then195, i1 %ln0_compute_done_flag_2, void %if.then187, i1 %ln0_compute_done_flag_2, void %if.else209, i1 %ln0_compute_done_flag_2, void %if.then211, i1 %ln0_compute_done_flag_2, void %if.then208, i1 %ln0_compute_done_flag_2, void %if.then223, i1 %ln0_compute_done_flag_2, void %if.else220, i1 %ln0_compute_done_flag_2, void %land.lhs.true229, i1 %ln0_compute_done_flag_2, void %if.then232, i1 %ln0_compute_done_flag_2, void %if.then227, i1 %ln0_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="ln0_compute_done_flag_3"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:24 %ln0_compute_done_new_3 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 0, void %if.then178, i1 1, void %if.else176, i1 0, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="ln0_compute_done_new_3"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:25 %ffn_w1_compute_done_flag_8 = phi i1 1, void %if.then66, i1 %ffn_w1_compute_done_flag_3, void %sw.bb, i1 %ffn_w1_compute_done_flag_3, void %if.then257, i1 %ffn_w1_compute_done_flag_3, void %if.else259, i1 %ffn_w1_compute_done_flag_3, void %if.then251, i1 %ffn_w1_compute_done_flag_3, void %if.else249, i1 %ffn_w1_compute_done_flag_3, void %if.then248, i1 %ffn_w1_compute_done_flag_3, void %if.then243, i1 %ffn_w1_compute_done_flag_3, void %if.else241, i1 %ffn_w1_compute_done_flag_3, void %if.then240, i1 %ffn_w1_compute_done_flag_3, void %if.then184, i1 %ffn_w1_compute_done_flag_3, void %if.then216, i1 %ffn_w1_compute_done_flag_3, void %if.then178, i1 %ffn_w1_compute_done_flag_3, void %if.else176, i1 %ffn_w1_compute_done_flag_3, void %if.then175, i1 %ffn_w1_compute_done_flag_3, void %if.then170, i1 %ffn_w1_compute_done_flag_3, void %if.else168, i1 %ffn_w1_compute_done_flag_3, void %if.then167, i1 %ffn_w1_compute_done_flag_3, void %if.then143, i1 %ffn_w1_compute_done_flag_3, void %if.then138, i1 %ffn_w1_compute_done_flag_3, void %if.else136, i1 %ffn_w1_compute_done_flag_3, void %if.then135, i1 %ffn_w1_compute_done_flag_3, void %if.then128, i1 %ffn_w1_compute_done_flag_3, void %if.then125, i1 1, void %sw.bb72, i1 %ffn_w1_compute_done_flag_3, void %if.then70, i1 %ffn_w1_compute_done_flag_3, void %sw.bb68, i1 %ffn_w1_compute_done_flag_3, void %if.then266, i1 %ffn_w1_compute_done_flag_3, void %if.else264, i1 %ffn_w1_compute_done_flag_3, void %if.then263, i1 1, void %if.end.thread, i1 %ffn_w1_compute_done_flag_3, void %for.end121, i1 %ffn_w1_compute_done_flag_3, void %if.then150, i1 %ffn_w1_compute_done_flag_3, void %if.else147, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true156, i1 %ffn_w1_compute_done_flag_3, void %if.then159, i1 %ffn_w1_compute_done_flag_3, void %if.then154, i1 %ffn_w1_compute_done_flag_3, void %if.then146, i1 %ffn_w1_compute_done_flag_3, void %if.then191, i1 %ffn_w1_compute_done_flag_3, void %if.else188, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 %ffn_w1_compute_done_flag_3, void %if.then187, i1 %ffn_w1_compute_done_flag_3, void %if.else209, i1 %ffn_w1_compute_done_flag_3, void %if.then211, i1 %ffn_w1_compute_done_flag_3, void %if.then208, i1 %ffn_w1_compute_done_flag_3, void %if.then223, i1 %ffn_w1_compute_done_flag_3, void %if.else220, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true229, i1 %ffn_w1_compute_done_flag_3, void %if.then232, i1 %ffn_w1_compute_done_flag_3, void %if.then227, i1 %ffn_w1_compute_done_flag_3, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_flag_8"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:26 %ffn_w1_compute_done_new_8 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_new_8"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:27 %ffn_act_compute_done_flag_7 = phi i1 1, void %if.then66, i1 %ffn_act_compute_done_flag_4, void %sw.bb, i1 %ffn_act_compute_done_flag_4, void %if.then257, i1 %ffn_act_compute_done_flag_4, void %if.else259, i1 %ffn_act_compute_done_flag_4, void %if.then251, i1 %ffn_act_compute_done_flag_4, void %if.else249, i1 %ffn_act_compute_done_flag_4, void %if.then248, i1 %ffn_act_compute_done_flag_4, void %if.then243, i1 %ffn_act_compute_done_flag_4, void %if.else241, i1 %ffn_act_compute_done_flag_4, void %if.then240, i1 %ffn_act_compute_done_flag_4, void %if.then184, i1 %ffn_act_compute_done_flag_4, void %if.then216, i1 %ffn_act_compute_done_flag_4, void %if.then178, i1 %ffn_act_compute_done_flag_4, void %if.else176, i1 %ffn_act_compute_done_flag_4, void %if.then175, i1 %ffn_act_compute_done_flag_4, void %if.then170, i1 %ffn_act_compute_done_flag_4, void %if.else168, i1 %ffn_act_compute_done_flag_4, void %if.then167, i1 %ffn_act_compute_done_flag_4, void %if.then143, i1 %ffn_act_compute_done_flag_4, void %if.then138, i1 %ffn_act_compute_done_flag_4, void %if.else136, i1 %ffn_act_compute_done_flag_4, void %if.then135, i1 %ffn_act_compute_done_flag_4, void %if.then128, i1 %ffn_act_compute_done_flag_4, void %if.then125, i1 1, void %sw.bb72, i1 %ffn_act_compute_done_flag_4, void %if.then70, i1 %ffn_act_compute_done_flag_4, void %sw.bb68, i1 %ffn_act_compute_done_flag_4, void %if.then266, i1 %ffn_act_compute_done_flag_4, void %if.else264, i1 %ffn_act_compute_done_flag_4, void %if.then263, i1 1, void %if.end.thread, i1 %ffn_act_compute_done_flag_4, void %for.end121, i1 %ffn_act_compute_done_flag_4, void %if.then150, i1 %ffn_act_compute_done_flag_4, void %if.else147, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true156, i1 %ffn_act_compute_done_flag_4, void %if.then159, i1 %ffn_act_compute_done_flag_4, void %if.then154, i1 %ffn_act_compute_done_flag_4, void %if.then146, i1 %ffn_act_compute_done_flag_4, void %if.then191, i1 %ffn_act_compute_done_flag_4, void %if.else188, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true197, i1 %ffn_act_compute_done_flag_4, void %if.then200, i1 %ffn_act_compute_done_flag_4, void %if.then195, i1 %ffn_act_compute_done_flag_4, void %if.then187, i1 %ffn_act_compute_done_flag_4, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 %ffn_act_compute_done_flag_4, void %if.then223, i1 %ffn_act_compute_done_flag_4, void %if.else220, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true229, i1 %ffn_act_compute_done_flag_4, void %if.then232, i1 %ffn_act_compute_done_flag_4, void %if.then227, i1 %ffn_act_compute_done_flag_4, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_7"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:28 %ffn_act_compute_done_new_7 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_new_7"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:29 %ffn_w2_compute_done_flag_9 = phi i1 1, void %if.then66, i1 %ffn_w2_compute_done_flag_4, void %sw.bb, i1 %ffn_w2_compute_done_flag_4, void %if.then257, i1 %ffn_w2_compute_done_flag_4, void %if.else259, i1 %ffn_w2_compute_done_flag_4, void %if.then251, i1 %ffn_w2_compute_done_flag_4, void %if.else249, i1 %ffn_w2_compute_done_flag_4, void %if.then248, i1 %ffn_w2_compute_done_flag_4, void %if.then243, i1 %ffn_w2_compute_done_flag_4, void %if.else241, i1 %ffn_w2_compute_done_flag_4, void %if.then240, i1 %ffn_w2_compute_done_flag_4, void %if.then184, i1 %ffn_w2_compute_done_flag_4, void %if.then216, i1 %ffn_w2_compute_done_flag_4, void %if.then178, i1 %ffn_w2_compute_done_flag_4, void %if.else176, i1 %ffn_w2_compute_done_flag_4, void %if.then175, i1 %ffn_w2_compute_done_flag_4, void %if.then170, i1 %ffn_w2_compute_done_flag_4, void %if.else168, i1 %ffn_w2_compute_done_flag_4, void %if.then167, i1 %ffn_w2_compute_done_flag_4, void %if.then143, i1 %ffn_w2_compute_done_flag_4, void %if.then138, i1 %ffn_w2_compute_done_flag_4, void %if.else136, i1 %ffn_w2_compute_done_flag_4, void %if.then135, i1 %ffn_w2_compute_done_flag_4, void %if.then128, i1 %ffn_w2_compute_done_flag_4, void %if.then125, i1 1, void %sw.bb72, i1 %ffn_w2_compute_done_flag_4, void %if.then70, i1 %ffn_w2_compute_done_flag_4, void %sw.bb68, i1 %ffn_w2_compute_done_flag_4, void %if.then266, i1 %ffn_w2_compute_done_flag_4, void %if.else264, i1 %ffn_w2_compute_done_flag_4, void %if.then263, i1 1, void %if.end.thread, i1 %ffn_w2_compute_done_flag_4, void %for.end121, i1 %ffn_w2_compute_done_flag_4, void %if.then150, i1 %ffn_w2_compute_done_flag_4, void %if.else147, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true156, i1 %ffn_w2_compute_done_flag_4, void %if.then159, i1 %ffn_w2_compute_done_flag_4, void %if.then154, i1 %ffn_w2_compute_done_flag_4, void %if.then146, i1 %ffn_w2_compute_done_flag_4, void %if.then191, i1 %ffn_w2_compute_done_flag_4, void %if.else188, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true197, i1 %ffn_w2_compute_done_flag_4, void %if.then200, i1 %ffn_w2_compute_done_flag_4, void %if.then195, i1 %ffn_w2_compute_done_flag_4, void %if.then187, i1 %ffn_w2_compute_done_flag_4, void %if.else209, i1 %ffn_w2_compute_done_flag_4, void %if.then211, i1 %ffn_w2_compute_done_flag_4, void %if.then208, i1 %ffn_w2_compute_done_flag_4, void %if.then223, i1 %ffn_w2_compute_done_flag_4, void %if.else220, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 %ffn_w2_compute_done_flag_4, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_9"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:30 %ffn_w2_compute_done_new_9 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_new_9"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:31 %resid1_compute_done_flag_3 = phi i1 1, void %if.then66, i1 %resid1_compute_done_flag_2, void %sw.bb, i1 %resid1_compute_done_flag_2, void %if.then257, i1 %resid1_compute_done_flag_2, void %if.else259, i1 %resid1_compute_done_flag_2, void %if.then251, i1 %resid1_compute_done_flag_2, void %if.else249, i1 %resid1_compute_done_flag_2, void %if.then248, i1 1, void %if.then243, i1 %resid1_compute_done_flag_2, void %if.else241, i1 1, void %if.then240, i1 %resid1_compute_done_flag_2, void %if.then184, i1 %resid1_compute_done_flag_2, void %if.then216, i1 %resid1_compute_done_flag_2, void %if.then178, i1 %resid1_compute_done_flag_2, void %if.else176, i1 %resid1_compute_done_flag_2, void %if.then175, i1 %resid1_compute_done_flag_2, void %if.then170, i1 %resid1_compute_done_flag_2, void %if.else168, i1 %resid1_compute_done_flag_2, void %if.then167, i1 %resid1_compute_done_flag_2, void %if.then143, i1 %resid1_compute_done_flag_2, void %if.then138, i1 %resid1_compute_done_flag_2, void %if.else136, i1 %resid1_compute_done_flag_2, void %if.then135, i1 %resid1_compute_done_flag_2, void %if.then128, i1 %resid1_compute_done_flag_2, void %if.then125, i1 1, void %sw.bb72, i1 %resid1_compute_done_flag_2, void %if.then70, i1 %resid1_compute_done_flag_2, void %sw.bb68, i1 %resid1_compute_done_flag_2, void %if.then266, i1 %resid1_compute_done_flag_2, void %if.else264, i1 %resid1_compute_done_flag_2, void %if.then263, i1 1, void %if.end.thread, i1 %resid1_compute_done_flag_2, void %for.end121, i1 %resid1_compute_done_flag_2, void %if.then150, i1 %resid1_compute_done_flag_2, void %if.else147, i1 %resid1_compute_done_flag_2, void %land.lhs.true156, i1 %resid1_compute_done_flag_2, void %if.then159, i1 %resid1_compute_done_flag_2, void %if.then154, i1 %resid1_compute_done_flag_2, void %if.then146, i1 %resid1_compute_done_flag_2, void %if.then191, i1 %resid1_compute_done_flag_2, void %if.else188, i1 %resid1_compute_done_flag_2, void %land.lhs.true197, i1 %resid1_compute_done_flag_2, void %if.then200, i1 %resid1_compute_done_flag_2, void %if.then195, i1 %resid1_compute_done_flag_2, void %if.then187, i1 %resid1_compute_done_flag_2, void %if.else209, i1 %resid1_compute_done_flag_2, void %if.then211, i1 %resid1_compute_done_flag_2, void %if.then208, i1 %resid1_compute_done_flag_2, void %if.then223, i1 %resid1_compute_done_flag_2, void %if.else220, i1 %resid1_compute_done_flag_2, void %land.lhs.true229, i1 %resid1_compute_done_flag_2, void %if.then232, i1 %resid1_compute_done_flag_2, void %if.then227, i1 %resid1_compute_done_flag_2, void %if.then219

]]></Node>
<StgValue><ssdm name="resid1_compute_done_flag_3"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:32 %resid1_compute_done_new_3 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 0, void %if.then243, i1 1, void %if.else241, i1 0, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="resid1_compute_done_new_3"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:33 %ln1_compute_done_flag_2 = phi i1 1, void %if.then66, i1 %ln1_compute_done_flag_1, void %sw.bb, i1 %ln1_compute_done_flag_1, void %if.then257, i1 %ln1_compute_done_flag_1, void %if.else259, i1 1, void %if.then251, i1 %ln1_compute_done_flag_1, void %if.else249, i1 1, void %if.then248, i1 %ln1_compute_done_flag_1, void %if.then243, i1 %ln1_compute_done_flag_1, void %if.else241, i1 %ln1_compute_done_flag_1, void %if.then240, i1 %ln1_compute_done_flag_1, void %if.then184, i1 %ln1_compute_done_flag_1, void %if.then216, i1 %ln1_compute_done_flag_1, void %if.then178, i1 %ln1_compute_done_flag_1, void %if.else176, i1 %ln1_compute_done_flag_1, void %if.then175, i1 %ln1_compute_done_flag_1, void %if.then170, i1 %ln1_compute_done_flag_1, void %if.else168, i1 %ln1_compute_done_flag_1, void %if.then167, i1 %ln1_compute_done_flag_1, void %if.then143, i1 %ln1_compute_done_flag_1, void %if.then138, i1 %ln1_compute_done_flag_1, void %if.else136, i1 %ln1_compute_done_flag_1, void %if.then135, i1 %ln1_compute_done_flag_1, void %if.then128, i1 %ln1_compute_done_flag_1, void %if.then125, i1 1, void %sw.bb72, i1 %ln1_compute_done_flag_1, void %if.then70, i1 %ln1_compute_done_flag_1, void %sw.bb68, i1 %ln1_compute_done_flag_1, void %if.then266, i1 %ln1_compute_done_flag_1, void %if.else264, i1 %ln1_compute_done_flag_1, void %if.then263, i1 1, void %if.end.thread, i1 %ln1_compute_done_flag_1, void %for.end121, i1 %ln1_compute_done_flag_1, void %if.then150, i1 %ln1_compute_done_flag_1, void %if.else147, i1 %ln1_compute_done_flag_1, void %land.lhs.true156, i1 %ln1_compute_done_flag_1, void %if.then159, i1 %ln1_compute_done_flag_1, void %if.then154, i1 %ln1_compute_done_flag_1, void %if.then146, i1 %ln1_compute_done_flag_1, void %if.then191, i1 %ln1_compute_done_flag_1, void %if.else188, i1 %ln1_compute_done_flag_1, void %land.lhs.true197, i1 %ln1_compute_done_flag_1, void %if.then200, i1 %ln1_compute_done_flag_1, void %if.then195, i1 %ln1_compute_done_flag_1, void %if.then187, i1 %ln1_compute_done_flag_1, void %if.else209, i1 %ln1_compute_done_flag_1, void %if.then211, i1 %ln1_compute_done_flag_1, void %if.then208, i1 %ln1_compute_done_flag_1, void %if.then223, i1 %ln1_compute_done_flag_1, void %if.else220, i1 %ln1_compute_done_flag_1, void %land.lhs.true229, i1 %ln1_compute_done_flag_1, void %if.then232, i1 %ln1_compute_done_flag_1, void %if.then227, i1 %ln1_compute_done_flag_1, void %if.then219

]]></Node>
<StgValue><ssdm name="ln1_compute_done_flag_2"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:34 %ln1_compute_done_new_2 = phi i1 0, void %if.then66, i1 1, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 0, void %if.then251, i1 1, void %if.else249, i1 0, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 0, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="ln1_compute_done_new_2"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0" op_92_bw="4" op_93_bw="0" op_94_bw="4" op_95_bw="0" op_96_bw="4" op_97_bw="0" op_98_bw="4" op_99_bw="0" op_100_bw="4" op_101_bw="0" op_102_bw="4" op_103_bw="0" op_104_bw="4" op_105_bw="0">
<![CDATA[
cleanup:35 %storemerge216 = phi i4 1, void %if.then66, i4 0, void %sw.bb, i4 2, void %if.then257, i4 12, void %if.else259, i4 11, void %if.then251, i4 10, void %if.else249, i4 10, void %if.then248, i4 10, void %if.then243, i4 9, void %if.else241, i4 9, void %if.then240, i4 8, void %if.then184, i4 9, void %if.then216, i4 8, void %if.then178, i4 7, void %if.else176, i4 7, void %if.then175, i4 7, void %if.then170, i4 6, void %if.else168, i4 6, void %if.then167, i4 6, void %if.then143, i4 5, void %if.then138, i4 4, void %if.else136, i4 4, void %if.then135, i4 4, void %if.then128, i4 3, void %if.then125, i4 3, void %sw.bb72, i4 2, void %if.then70, i4 1, void %sw.bb68, i4 0, void %if.then266, i4 12, void %if.else264, i4 12, void %if.then263, i4 0, void %if.end.thread, i4 3, void %for.end121, i4 5, void %if.then150, i4 5, void %if.else147, i4 5, void %land.lhs.true156, i4 5, void %if.then159, i4 5, void %if.then154, i4 5, void %if.then146, i4 8, void %if.then191, i4 8, void %if.else188, i4 8, void %land.lhs.true197, i4 8, void %if.then200, i4 8, void %if.then195, i4 8, void %if.then187, i4 8, void %if.else209, i4 8, void %if.then211, i4 8, void %if.then208, i4 8, void %if.then223, i4 8, void %if.else220, i4 8, void %land.lhs.true229, i4 8, void %if.then232, i4 8, void %if.then227, i4 8, void %if.then219

]]></Node>
<StgValue><ssdm name="storemerge216"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0">
<![CDATA[
cleanup:36 %empty = phi i32 %head_group_layer_stamp_12, void %if.then66, i32 %head_group_layer_stamp_12, void %sw.bb, i32 %head_group_layer_stamp_12, void %if.then257, i32 %head_group_layer_stamp_12, void %if.else259, i32 %head_group_layer_stamp_12, void %if.then251, i32 %head_group_layer_stamp_12, void %if.else249, i32 %head_group_layer_stamp_12, void %if.then248, i32 %head_group_layer_stamp_12, void %if.then243, i32 %head_group_layer_stamp_12, void %if.else241, i32 %head_group_layer_stamp_12, void %if.then240, i32 %head_group_layer_stamp_12, void %if.then184, i32 %head_group_layer_stamp_12, void %if.then216, i32 %head_group_layer_stamp_12, void %if.then178, i32 %head_group_layer_stamp_12, void %if.else176, i32 %head_group_layer_stamp_12, void %if.then175, i32 %head_group_layer_stamp_12, void %if.then170, i32 %head_group_layer_stamp_12, void %if.else168, i32 %head_group_layer_stamp_12, void %if.then167, i32 %head_group_layer_stamp_12, void %if.then143, i32 %head_group_layer_stamp_12, void %if.then138, i32 %head_group_layer_stamp_12, void %if.else136, i32 %head_group_layer_stamp_12, void %if.then135, i32 %head_group_layer_stamp_12, void %if.then128, i32 %head_group_layer_stamp_12, void %if.then125, i32 %head_group_layer_stamp_12, void %sw.bb72, i32 %head_group_layer_stamp_12, void %if.then70, i32 %head_group_layer_stamp_12, void %sw.bb68, i32 %head_group_layer_stamp_12, void %if.then266, i32 %head_group_layer_stamp_12, void %if.else264, i32 %head_group_layer_stamp_12, void %if.then263, i32 0, void %if.end.thread, i32 %head_group_layer_stamp_12, void %for.end121, i32 %head_group_layer_stamp_12, void %if.then150, i32 %head_group_layer_stamp_12, void %if.else147, i32 %head_group_layer_stamp_12, void %land.lhs.true156, i32 %head_group_layer_stamp_12, void %if.then159, i32 %head_group_layer_stamp_12, void %if.then154, i32 %head_group_layer_stamp_12, void %if.then146, i32 %head_group_layer_stamp_12, void %if.then191, i32 %head_group_layer_stamp_12, void %if.else188, i32 %head_group_layer_stamp_12, void %land.lhs.true197, i32 %head_group_layer_stamp_12, void %if.then200, i32 %head_group_layer_stamp_12, void %if.then195, i32 %head_group_layer_stamp_12, void %if.then187, i32 %head_group_layer_stamp_12, void %if.else209, i32 %head_group_layer_stamp_12, void %if.then211, i32 %head_group_layer_stamp_12, void %if.then208, i32 %head_group_layer_stamp_12, void %if.then223, i32 %head_group_layer_stamp_12, void %if.else220, i32 %head_group_layer_stamp_12, void %land.lhs.true229, i32 %head_group_layer_stamp_12, void %if.then232, i32 %head_group_layer_stamp_12, void %if.then227, i32 %head_group_layer_stamp_12, void %if.then219

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:37 %phi_ln237 = phi i1 0, void %if.then66, i1 0, void %sw.bb, i1 1, void %if.then257, i1 1, void %if.else259, i1 1, void %if.then251, i1 1, void %if.else249, i1 1, void %if.then248, i1 1, void %if.then243, i1 1, void %if.else241, i1 1, void %if.then240, i1 1, void %if.then184, i1 1, void %if.then216, i1 1, void %if.then178, i1 1, void %if.else176, i1 1, void %if.then175, i1 1, void %if.then170, i1 1, void %if.else168, i1 1, void %if.then167, i1 1, void %if.then143, i1 1, void %if.then138, i1 1, void %if.else136, i1 1, void %if.then135, i1 1, void %if.then128, i1 1, void %if.then125, i1 1, void %sw.bb72, i1 1, void %if.then70, i1 1, void %sw.bb68, i1 1, void %if.then266, i1 1, void %if.else264, i1 1, void %if.then263, i1 0, void %if.end.thread, i1 1, void %for.end121, i1 1, void %if.then150, i1 1, void %if.else147, i1 1, void %land.lhs.true156, i1 1, void %if.then159, i1 1, void %if.then154, i1 1, void %if.then146, i1 1, void %if.then191, i1 1, void %if.else188, i1 1, void %land.lhs.true197, i1 1, void %if.then200, i1 1, void %if.then195, i1 1, void %if.then187, i1 1, void %if.else209, i1 1, void %if.then211, i1 1, void %if.then208, i1 1, void %if.then223, i1 1, void %if.else220, i1 1, void %land.lhs.true229, i1 1, void %if.then232, i1 1, void %if.then227, i1 1, void %if.then219

]]></Node>
<StgValue><ssdm name="phi_ln237"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0">
<![CDATA[
cleanup:38 %empty_8 = phi i1 1, void %if.then66, i1 0, void %sw.bb, i1 0, void %if.then257, i1 0, void %if.else259, i1 0, void %if.then251, i1 0, void %if.else249, i1 0, void %if.then248, i1 0, void %if.then243, i1 0, void %if.else241, i1 0, void %if.then240, i1 0, void %if.then184, i1 0, void %if.then216, i1 0, void %if.then178, i1 0, void %if.else176, i1 0, void %if.then175, i1 0, void %if.then170, i1 0, void %if.else168, i1 0, void %if.then167, i1 0, void %if.then143, i1 0, void %if.then138, i1 0, void %if.else136, i1 0, void %if.then135, i1 0, void %if.then128, i1 0, void %if.then125, i1 0, void %sw.bb72, i1 0, void %if.then70, i1 0, void %sw.bb68, i1 0, void %if.then266, i1 0, void %if.else264, i1 0, void %if.then263, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %for.end121, i1 0, void %if.then150, i1 0, void %if.else147, i1 0, void %land.lhs.true156, i1 0, void %if.then159, i1 0, void %if.then154, i1 0, void %if.then146, i1 0, void %if.then191, i1 0, void %if.else188, i1 0, void %land.lhs.true197, i1 0, void %if.then200, i1 0, void %if.then195, i1 0, void %if.then187, i1 0, void %if.else209, i1 0, void %if.then211, i1 0, void %if.then208, i1 0, void %if.then223, i1 0, void %if.else220, i1 0, void %land.lhs.true229, i1 0, void %if.then232, i1 0, void %if.then227, i1 0, void %if.then219

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="4">
<![CDATA[
cleanup:39 %zext_ln223 = zext i4 %storemerge216

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="10">
<![CDATA[
cleanup:40 %zext_ln223_1 = zext i10 %debug_compute_done_new_0

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="5">
<![CDATA[
cleanup:41 %zext_ln223_2 = zext i5 %compute_op_new_10

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:42 %select_ln223 = select i1 %wl_start_new_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="4">
<![CDATA[
cleanup:43 %zext_ln223_3 = zext i4 %wl_addr_sel_new_3

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:44 %write_ln223 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:45 %write_ln227 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln227"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:46 %write_ln237 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln237

]]></Node>
<StgValue><ssdm name="write_ln237"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:47 %write_ln239 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_8

]]></Node>
<StgValue><ssdm name="write_ln239"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:48 %write_ln223 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup:49 %br_ln267 = br i1 %ln1_compute_done_flag_2, void %cleanup.new138, void %mergeST137

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln1_compute_done_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST137:0 %store_ln207 = store i1 %ln1_compute_done_new_2, i1 %ln1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln1_compute_done_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
mergeST137:1 %br_ln0 = br void %cleanup.new138

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new138:0 %br_ln265 = br i1 %resid1_compute_done_flag_3, void %cleanup.new136, void %mergeST135

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid1_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST135:0 %store_ln205 = store i1 %resid1_compute_done_new_3, i1 %resid1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid1_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
mergeST135:1 %br_ln0 = br void %cleanup.new136

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new136:0 %br_ln0 = br i1 %ffn_w2_compute_done_flag_9, void %cleanup.new134, void %mergeST133

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w2_compute_done_flag_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST133:0 %store_ln199 = store i1 %ffn_w2_compute_done_new_9, i1 %ffn_w2_compute_done

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w2_compute_done_flag_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
mergeST133:1 %br_ln0 = br void %cleanup.new134

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new134:0 %br_ln0 = br i1 %ffn_act_compute_done_flag_7, void %cleanup.new132, void %mergeST131

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_act_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST131:0 %store_ln198 = store i1 %ffn_act_compute_done_new_7, i1 %ffn_act_compute_done

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_act_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
mergeST131:1 %br_ln0 = br void %cleanup.new132

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new132:0 %br_ln0 = br i1 %ffn_w1_compute_done_flag_8, void %cleanup.new130, void %mergeST129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w1_compute_done_flag_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST129:0 %store_ln197 = store i1 %ffn_w1_compute_done_new_8, i1 %ffn_w1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w1_compute_done_flag_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
mergeST129:1 %br_ln0 = br void %cleanup.new130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new130:0 %br_ln255 = br i1 %ln0_compute_done_flag_3, void %cleanup.new128, void %mergeST127

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST127:0 %store_ln194 = store i1 %ln0_compute_done_new_3, i1 %ln0_compute_done

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
mergeST127:1 %br_ln0 = br void %cleanup.new128

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new128:0 %br_ln253 = br i1 %resid0_compute_done_flag_3, void %cleanup.new126, void %mergeST125

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST125:0 %store_ln192 = store i1 %resid0_compute_done_new_3, i1 %resid0_compute_done

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
mergeST125:1 %br_ln0 = br void %cleanup.new126

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new126:0 %br_ln251 = br i1 %outproj_compute_done_flag_7, void %cleanup.new124, void %mergeST123

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="outproj_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST123:0 %store_ln188 = store i1 %outproj_compute_done_new_7, i1 %outproj_compute_done

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="outproj_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
mergeST123:1 %br_ln0 = br void %cleanup.new124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new124:0 %br_ln249 = br i1 %concat_compute_done_flag_3, void %cleanup.new122, void %mergeST121

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="concat_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST121:0 %store_ln183 = store i1 %concat_compute_done_new_3, i1 %concat_compute_done

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="concat_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
mergeST121:1 %br_ln0 = br void %cleanup.new122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new122:0 %br_ln0 = br i1 %start_head_group_flag_0, void %cleanup.new120, void %mergeST119

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_head_group_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST119:0 %store_ln174 = store i1 %start_head_group_new_0, i1 %start_head_group

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_head_group_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
mergeST119:1 %br_ln0 = br void %cleanup.new120

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new120:0 %br_ln0 = br i1 %group_idx_flag_0, void %cleanup.new118, void %mergeST117

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="group_idx_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST117:0 %store_ln172 = store i32 %group_idx_new_0, i32 %group_idx

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="group_idx_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
mergeST117:1 %br_ln0 = br void %cleanup.new118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new118:0 %br_ln247 = br i1 %attn_compute_done_flag_3, void %cleanup.new116, void %mergeST115

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST115:0 %store_ln170 = store i1 %attn_compute_done_new_3, i1 %attn_compute_done

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
mergeST115:1 %br_ln0 = br void %cleanup.new116

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new116:0 %br_ln434 = br i1 %attn_started_flag_1, void %cleanup.new114, void %mergeST113

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_started_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST113:0 %store_ln168 = store i1 %attn_started_new_1, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_started_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
mergeST113:1 %br_ln0 = br void %cleanup.new114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new114:0 %write_ln236 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %debug_compute_done, i32 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="write_ln236"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new114:1 %write_ln235 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0

]]></Node>
<StgValue><ssdm name="write_ln235"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new114:2 %write_ln234 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0

]]></Node>
<StgValue><ssdm name="write_ln234"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new114:3 %write_ln231 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="write_ln231"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new114:4 %write_ln230 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_10

]]></Node>
<StgValue><ssdm name="write_ln230"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new114:5 %write_ln229 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 %wl_tile_new_3

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new114:6 %write_ln228 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %select_ln223

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new114:7 %write_ln226 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 %zext_ln223_3

]]></Node>
<StgValue><ssdm name="write_ln226"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new114:8 %write_ln225 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 %wl_start_new_3

]]></Node>
<StgValue><ssdm name="write_ln225"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new114:9 %write_ln224 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0

]]></Node>
<StgValue><ssdm name="write_ln224"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0">
<![CDATA[
cleanup.new114:10 %ret_ln653 = ret

]]></Node>
<StgValue><ssdm name="ret_ln653"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
