#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 17:19:26 2019
# Process ID: 3748
# Current directory: /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/synth_1
# Command line: vivado -log pfpu32_top_fast.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfpu32_top_fast.tcl
# Log file: /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/synth_1/pfpu32_top_fast.vds
# Journal file: /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pfpu32_top_fast.tcl -notrace
Command: synth_design -top pfpu32_top_fast -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3757 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.402 ; gain = 87.758 ; free physical = 12859 ; free virtual = 30587
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfpu32_top_fast' [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:25]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:156]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:156]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:188]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:188]
INFO: [Synth 8-6157] synthesizing module 'pfpu32_addsub_fast' [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_addsub_fast.v:24]
	Parameter INF bound to: 31'b1111111100000000000000000000000 
	Parameter QNAN bound to: 31'b1111111110000000000000000000000 
	Parameter SNAN bound to: 31'b1111111101111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'pfpu32_addsub_fast' (1#1) [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_addsub_fast.v:24]
INFO: [Synth 8-6157] synthesizing module 'pfpu32_mul_fast' [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_mul_fast.v:22]
	Parameter INF bound to: 31'b1111111100000000000000000000000 
	Parameter QNAN bound to: 31'b1111111110000000000000000000000 
	Parameter SNAN bound to: 31'b1111111101111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'pfpu32_mul_fast' (2#1) [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_mul_fast.v:22]
INFO: [Synth 8-6157] synthesizing module 'pfpu32_i2f_fast' [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_i2f_fast.v:23]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_i2f_fast.v:80]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_i2f_fast.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pfpu32_i2f_fast' (3#1) [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_i2f_fast.v:23]
INFO: [Synth 8-6157] synthesizing module 'pfpu32_f2i' [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_f2i.v:37]
	Parameter INF bound to: 31'b1111111100000000000000000000000 
	Parameter QNAN bound to: 31'b1111111110000000000000000000000 
	Parameter SNAN bound to: 31'b1111111101111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'pfpu32_f2i' (4#1) [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_f2i.v:37]
WARNING: [Synth 8-3848] Net rnd_valid_o in module/entity pfpu32_top_fast does not have driver. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:51]
WARNING: [Synth 8-3848] Net rnd_result_o in module/entity pfpu32_top_fast does not have driver. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:50]
WARNING: [Synth 8-3848] Net fpu_cmp_flag_o in module/entity pfpu32_top_fast does not have driver. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:41]
WARNING: [Synth 8-3848] Net fpu_cmp_valid_o in module/entity pfpu32_top_fast does not have driver. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:42]
WARNING: [Synth 8-3848] Net fpcsr_rnd_o in module/entity pfpu32_top_fast does not have driver. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:52]
INFO: [Synth 8-6155] done synthesizing module 'pfpu32_top_fast' (5#1) [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:25]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port fpu_cmp_flag_o
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[6]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[5]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1348.027 ; gain = 133.383 ; free physical = 12862 ; free virtual = 30592
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1348.027 ; gain = 133.383 ; free physical = 12863 ; free virtual = 30594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1348.027 ; gain = 133.383 ; free physical = 12863 ; free virtual = 30594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1728.887 ; gain = 0.000 ; free physical = 12572 ; free virtual = 30320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12658 ; free virtual = 30407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12658 ; free virtual = 30407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12660 ; free virtual = 30409
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_addsub_fast.v:357]
INFO: [Synth 8-5544] ROM "s4o_fract35" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s4o_shr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s5t_rnd_v32" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s5t_opc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_mul_fast.v:428]
INFO: [Synth 8-5544] ROM "s1o_fract32" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1t_rnd_v32S1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1o_rnd_v32S1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s1t_rnd_v32S0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2t_opc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_top_fast.v:280]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12650 ; free virtual = 30399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   5 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     28 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 11    
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 4     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pfpu32_top_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  25 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module pfpu32_addsub_fast 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pfpu32_mul_fast 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module pfpu32_i2f_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pfpu32_f2i 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP s0o_fract32_ahbl_reg, operation Mode is: (A*B)'.
DSP Report: register s0o_fract32_ahbl_reg is absorbed into DSP s0o_fract32_ahbl_reg.
DSP Report: operator s0o_fract32_ahbl0 is absorbed into DSP s0o_fract32_ahbl_reg.
DSP Report: Generating DSP s0o_fract32_albh_reg, operation Mode is: (A*B)'.
DSP Report: register s0o_fract32_albh_reg is absorbed into DSP s0o_fract32_albh_reg.
DSP Report: operator s0o_fract32_albh0 is absorbed into DSP s0o_fract32_albh_reg.
DSP Report: Generating DSP s0o_fract32_albl_reg, operation Mode is: (A*B)'.
DSP Report: register s0o_fract32_albl_reg is absorbed into DSP s0o_fract32_albl_reg.
DSP Report: operator s0o_fract32_albl0 is absorbed into DSP s0o_fract32_albl_reg.
DSP Report: Generating DSP s0o_fract32_ahbh_reg, operation Mode is: (A*B)'.
DSP Report: register s0o_fract32_ahbh_reg is absorbed into DSP s0o_fract32_ahbh_reg.
DSP Report: operator s0o_fract32_ahbh0 is absorbed into DSP s0o_fract32_ahbh_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 's1o_fract35_reg' and it is trimmed from '35' to '28' bits. [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/sources_1/imports/pfpu32/pfpu32_i2f_fast.v:175]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port fpu_cmp_flag_o
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[6]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[5]
WARNING: [Synth 8-3331] design pfpu32_top_fast has unconnected port op_fpu_i[4]
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s1o_exp10c_reg[8]' (FDE) to 'u_f32_addsub/s1o_exp10c_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\s1o_exp10c_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s1o_exp_diff_reg[8]' (FDE) to 'u_f32_addsub/s1o_exp_diff_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/exp10a_i_reg[8]' (FDE) to 'u_f2i_cnv/exp10a_i_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\exp10a_i_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s2o_exp10c_reg[8]' (FDE) to 'u_f32_addsub/s2o_exp10c_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s2o_exp10c_reg[9]' (FDE) to 'u_f32_addsub/s1o_exp10c_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/s1o_inv_reg)
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/s1o_exp10_reg[6]' (FDRE) to 'u_i2f_fast_cnv/s1o_exp10_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[1]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[25]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[26]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[27]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[28]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[29]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[30]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[31]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[31]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[30]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[29]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[28]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[27]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[26]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[25]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[25]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[26]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[27]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[28]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[29]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[30]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_fract32_reg[31]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[1]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[2]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[2]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[3]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[3]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[4]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[4]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[5]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[5]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[6]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[6]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[7]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[7]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[8]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[8]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[9]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[9]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[10]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[10]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[11]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[11]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[12]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[12]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[13]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[13]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[14]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[14]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[15]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[15]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[16]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[16]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[17]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[17]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[18]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[18]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[19]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[19]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[20]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[20]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[21]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[21]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[22]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[22]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[23]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S0_reg[23]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S1_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/s1o_rnd_v32S1_reg[24]' (FDRE) to 'u_f32_mul_fast/s1o_rnd_v32S0_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\s1o_rnd_v32S0_reg[24] )
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[34]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[30]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[32]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[28]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[33]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[29]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_fract35_reg[31]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_shr_reg[4]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_shr_reg[3]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_shr_reg[2]' (FDRE) to 'u_f32_addsub/s4o_shr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\s4o_shr_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_shr_reg[0]' (FDE) to 'u_f32_addsub/s4o_carry_reg'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_carry_reg' (FDE) to 'u_f32_addsub/s4o_fract35_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\fpcsr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\fpcsr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\fpcsr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_i2f_fast_cnv/\fpcsr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\fpcsr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\fpcsr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\fpcsr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_i2f_fast_cnv/\fpcsr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\fpcsr_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\fpcsr_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\fpcsr_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_i2f_fast_cnv/\fpcsr_o_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/fpcsr_o_reg[3]' (FDRE) to 'u_f2i_cnv/fpcsr_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[3]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\fpcsr_o_reg[4] )
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[4]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[5]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/fpcsr_o_reg[6]' (FDRE) to 'u_f2i_cnv/fpcsr_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[6]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[9]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/fpcsr_o_reg[10]' (FDRE) to 'u_f2i_cnv/fpcsr_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_i2f_fast_cnv/fpcsr_o_reg[10]' (FDRE) to 'u_i2f_fast_cnv/fpcsr_o_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f2i_cnv/\fpcsr_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\fpcsr_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\fpcsr_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_i2f_fast_cnv/\fpcsr_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\s1o_exp10c_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s4o_exp10shl_reg[8]' (FDE) to 'u_f32_addsub/s4o_exp10shl_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_f32_addsub/s1o_exp10c_reg[9]' (FDE) to 'u_f32_addsub/s4o_expPlusCarry_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_addsub/\s4o_expPlusCarry_reg[9] )
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[11]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[2]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[1]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[0]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (s4o_shr_reg[1]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (s4o_expPlusCarry_reg[9]) is unused and will be removed from module pfpu32_addsub_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[11]) is unused and will be removed from module pfpu32_mul_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[2]) is unused and will be removed from module pfpu32_mul_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[1]) is unused and will be removed from module pfpu32_mul_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[0]) is unused and will be removed from module pfpu32_mul_fast.
WARNING: [Synth 8-3332] Sequential element (s1o_rnd_v32S0_reg[24]) is unused and will be removed from module pfpu32_mul_fast.
WARNING: [Synth 8-3332] Sequential element (s1o_fract35_reg[1]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (s1o_fract35_reg[0]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (s1o_exp10_reg[9]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (s1o_exp10_reg[8]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[11]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[2]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[1]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[0]) is unused and will be removed from module pfpu32_i2f_fast.
WARNING: [Synth 8-3332] Sequential element (exp10a_i_reg[9]) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (s1o_inv_reg) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[11]) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[4]) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[2]) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[1]) is unused and will be removed from module pfpu32_f2i.
WARNING: [Synth 8-3332] Sequential element (fpcsr_o_reg[0]) is unused and will be removed from module pfpu32_f2i.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_f32_mul_fast/\s1o_fract32_reg[24] )
WARNING: [Synth 8-3332] Sequential element (s1o_fract32_reg[24]) is unused and will be removed from module pfpu32_mul_fast.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12609 ; free virtual = 30365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|pfpu32_mul_fast | stickyfix  | 32x1          | LUT            | 
|pfpu32_mul_fast | stickyfix  | 32x1          | LUT            | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pfpu32_mul_fast | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pfpu32_mul_fast | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pfpu32_mul_fast | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pfpu32_mul_fast | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1728.887 ; gain = 514.242 ; free physical = 12459 ; free virtual = 30222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1743.910 ; gain = 529.266 ; free physical = 12448 ; free virtual = 30210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/rmode_i_reg[0]' (FDE) to 'u_i2f_fast_cnv/rmode_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_f2i_cnv/rmode_i_reg[1]' (FDE) to 'u_i2f_fast_cnv/rmode_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_f32_mul_fast/rmode_i_reg[0]' (FDE) to 'u_i2f_fast_cnv/rmode_i_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12440 ; free virtual = 30203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12439 ; free virtual = 30201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12439 ; free virtual = 30201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12438 ; free virtual = 30201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12438 ; free virtual = 30201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12439 ; free virtual = 30201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12439 ; free virtual = 30201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pfpu32_top_fast | u_f32_addsub/s4o_anan_sign_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pfpu32_top_fast | u_f32_addsub/add_fast_valid_o_reg   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pfpu32_top_fast | u_f32_mul_fast/mul_fast_ready_o_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    90|
|3     |DSP48E1_1 |     4|
|4     |LUT1      |     8|
|5     |LUT2      |   200|
|6     |LUT3      |   198|
|7     |LUT4      |   268|
|8     |LUT5      |   410|
|9     |LUT6      |   632|
|10    |MUXF7     |     2|
|11    |MUXF8     |     1|
|12    |SRL16E    |     3|
|13    |FDRE      |   677|
|14    |FDSE      |     1|
|15    |IBUF      |    76|
|16    |OBUF      |    46|
|17    |OBUFT     |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |  2618|
|2     |  u_f2i_cnv      |pfpu32_f2i         |   489|
|3     |  u_f32_addsub   |pfpu32_addsub_fast |   842|
|4     |  u_f32_mul_fast |pfpu32_mul_fast    |   697|
|5     |  u_i2f_fast_cnv |pfpu32_i2f_fast    |   401|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.918 ; gain = 537.273 ; free physical = 12439 ; free virtual = 30201
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1751.918 ; gain = 156.414 ; free physical = 12501 ; free virtual = 30263
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1751.926 ; gain = 537.273 ; free physical = 12501 ; free virtual = 30263
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1783.934 ; gain = 580.984 ; free physical = 12513 ; free virtual = 30276
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/synth_1/pfpu32_top_fast.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pfpu32_top_fast_utilization_synth.rpt -pb pfpu32_top_fast_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1807.945 ; gain = 0.000 ; free physical = 12511 ; free virtual = 30275
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 17:20:24 2019...
