{"Jae W. Lee": [1, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", 12, "isca", 2015]], "Lee-Sup Kim": [0.9903254508972168, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", 12, "isca", 2015]], "Kiyoung Choi": [1, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", 13, "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", 13, "isca", 2015]]}