INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Ciphertext_RAM/sim/Ciphertext_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ciphertext_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Plaintext_ROM/sim/Plaintext_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Plaintext_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/C_RAM_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_RAM_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PushButton_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PushButton_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PushButton_Up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/display_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrpytion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-311] analyzing module Digit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sim_1/new/sim_encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_encryption
