{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "250000007"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "aurora_1x_inst/u_adata_1x_ila",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "83CF244DA06C5017BE7DFE1F3D1FB731",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "aurora_1x_inst/r_aurora_valid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "aurora_1x_inst/r_aurora_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[63]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[62]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[61]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[60]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[59]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[58]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[57]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[56]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[55]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[54]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[53]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[52]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[51]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[50]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[49]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[48]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[47]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[46]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[45]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[44]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[43]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[42]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[41]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[40]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[39]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[38]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[37]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[36]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[35]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[34]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[33]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[32]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[31]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[30]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[29]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[28]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[27]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[26]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[25]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[24]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[23]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[22]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[21]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[20]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[19]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[18]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[17]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[16]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[15]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[14]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[13]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[12]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[11]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[10]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[9]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[8]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[7]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[6]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[5]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[4]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[3]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[2]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[1]"
                                            },
                                            {
                                                "name": "aurora_1x_inst/r_aurora_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "8F1628923FF552739A8813DAFD7715ED",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_1_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_2_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_3_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[63]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[62]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[61]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[60]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[59]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[58]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[57]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[56]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[55]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[54]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[53]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[52]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[51]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[50]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[49]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[48]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[47]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[46]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[45]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[44]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[43]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[42]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[41]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[40]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[39]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[38]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[37]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[36]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[35]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[34]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[33]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[32]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_4_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[63]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[62]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[61]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[60]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[59]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[58]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[57]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[56]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[55]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[54]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[53]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[52]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[51]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[50]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[49]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[48]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[47]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[46]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[45]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[44]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[43]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[42]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[41]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[40]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[39]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[38]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[37]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[36]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[35]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[34]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[33]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[32]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_5_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[63]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[62]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[61]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[60]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[59]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[58]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[57]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[56]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[55]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[54]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[53]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[52]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[51]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[50]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[49]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[48]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[47]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[46]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[45]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[44]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[43]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[42]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[41]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[40]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[39]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[38]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[37]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[36]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[35]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[34]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[33]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[32]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[31]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[30]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[29]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[28]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[27]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[26]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[25]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[24]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[23]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[22]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[21]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[20]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[19]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[18]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[17]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[16]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[15]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[14]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[13]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[12]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[11]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[10]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[9]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[8]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "cpu_subsystem_wrapper/cpu_subsystem_i/system_ila_0/inst/net_slot_6_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "AXI_STR_RXD_1_1",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_1_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_fifo_mm_s_1_AXI_STR_TXD",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_2_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_fifo_mm_s_0_AXI_STR_TXD",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_3_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "AXI_STR_RXD_0_1",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_4_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_dma_0_M_AXIS_MM2S",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 64
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_5_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "S_AXIS_S2MM_0_1",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 64
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe22",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_6_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_dma_1_M_AXIS_MM2S",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 64
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 30,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "top_v2/u_rd_ctrl/SpeedParam",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "6A06CBB6CDA2557080BD972ADDA963DB",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 33,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "top_v2/u_rd_ctrl/speed_param",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "top_v2/u_rd_ctrl/speed_param[3]"
                                            },
                                            {
                                                "name": "top_v2/u_rd_ctrl/speed_param[2]"
                                            },
                                            {
                                                "name": "top_v2/u_rd_ctrl/speed_param[1]"
                                            },
                                            {
                                                "name": "top_v2/u_rd_ctrl/speed_param[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_aurora_ip_exdes/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E7A8F135A4975127B323538592CFAB53",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "u_aurora_ip_exdes/lane_up_8bit",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[0]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[1]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[2]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[3]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[4]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[5]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[6]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/lane_up_8bit[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "u_aurora_ip_exdes/channel_up_8bit",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[0]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[1]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[2]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[3]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[4]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[5]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[6]"
                                            },
                                            {
                                                "name": "u_aurora_ip_exdes/channel_up_8bit[7]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}