/* Verilog module instantiation template generated by SCUBA Diamond (64-bit) 3.12.1.454 */
/* Module Version: 2.8 */
/* Wed Nov 15 18:32:58 2023 */

/* parameterized module instance */
rom __ (.Address( ), .Q( ));
