Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 24 10:35:07 2023
| Host         : ubuntu.knut running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OneCycleCPUwithIO_timing_summary_routed.rpt -pb OneCycleCPUwithIO_timing_summary_routed.pb -rpx OneCycleCPUwithIO_timing_summary_routed.rpx -warn_on_violation
| Design       : OneCycleCPUwithIO
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency          1           
XDCH-2  Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.636        0.000                      0                  478        0.159        0.000                      0                  478       48.750        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                84.636        0.000                      0                  465        0.159        0.000                      0                  465       48.750        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     92.832        0.000                      0                   13        0.754        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       84.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.636ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.848ns  (logic 3.255ns (21.922%)  route 11.593ns (78.078%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.409    15.536    dmem/ram_reg_0_255_7_7/A4
    SLICE_X38Y10         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    15.656 r  dmem/ram_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.656    dmem/ram_reg_0_255_7_7/OC
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    15.903 r  dmem/ram_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.903    dmem/ram_reg_0_255_7_7/O0
    SLICE_X38Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    16.001 r  dmem/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.861    16.862    pc/dm_dout[7]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.319    17.181 r  pc/ram_reg_r1_0_7_6_7__0_i_2/O
                         net (fo=1, routed)           0.776    17.957    pc/ram_reg_r1_0_7_6_7__0_i_2_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.081 r  pc/ram_reg_r1_0_7_6_7__0_i_1/O
                         net (fo=4, routed)           1.664    19.745    dreg/ram_reg_r1_0_7_6_7__0/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r1_0_7_6_7__0/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7__0/DP/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238   104.380    dreg/ram_reg_r1_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                        104.380    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 84.636    

Slack (MET) :             84.828ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.665ns  (logic 3.255ns (22.195%)  route 11.410ns (77.805%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.409    15.536    dmem/ram_reg_0_255_7_7/A4
    SLICE_X38Y10         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    15.656 r  dmem/ram_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.656    dmem/ram_reg_0_255_7_7/OC
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    15.903 r  dmem/ram_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.903    dmem/ram_reg_0_255_7_7/O0
    SLICE_X38Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    16.001 r  dmem/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.861    16.862    pc/dm_dout[7]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.319    17.181 r  pc/ram_reg_r1_0_7_6_7__0_i_2/O
                         net (fo=1, routed)           0.776    17.957    pc/ram_reg_r1_0_7_6_7__0_i_2_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.081 r  pc/ram_reg_r1_0_7_6_7__0_i_1/O
                         net (fo=4, routed)           1.481    19.562    dreg/ram_reg_r2_0_7_6_7__0/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r2_0_7_6_7__0/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7__0/SP/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228   104.390    dreg/ram_reg_r2_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                        104.390    
                         arrival time                         -19.562    
  -------------------------------------------------------------------
                         slack                                 84.828    

Slack (MET) :             84.863ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.848ns  (logic 3.255ns (21.922%)  route 11.593ns (78.078%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.409    15.536    dmem/ram_reg_0_255_7_7/A4
    SLICE_X38Y10         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    15.656 r  dmem/ram_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.656    dmem/ram_reg_0_255_7_7/OC
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    15.903 r  dmem/ram_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.903    dmem/ram_reg_0_255_7_7/O0
    SLICE_X38Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    16.001 r  dmem/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.861    16.862    pc/dm_dout[7]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.319    17.181 r  pc/ram_reg_r1_0_7_6_7__0_i_2/O
                         net (fo=1, routed)           0.776    17.957    pc/ram_reg_r1_0_7_6_7__0_i_2_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.081 r  pc/ram_reg_r1_0_7_6_7__0_i_1/O
                         net (fo=4, routed)           1.664    19.745    dreg/ram_reg_r1_0_7_6_7__0/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r1_0_7_6_7__0/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7__0/SP/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011   104.607    dreg/ram_reg_r1_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                        104.607    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 84.863    

Slack (MET) :             84.999ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.465ns  (logic 3.255ns (22.503%)  route 11.210ns (77.497%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.409    15.536    dmem/ram_reg_0_255_7_7/A4
    SLICE_X38Y10         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    15.656 r  dmem/ram_reg_0_255_7_7/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.656    dmem/ram_reg_0_255_7_7/OC
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.247    15.903 r  dmem/ram_reg_0_255_7_7/F7.B/O
                         net (fo=1, routed)           0.000    15.903    dmem/ram_reg_0_255_7_7/O0
    SLICE_X38Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    16.001 r  dmem/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.861    16.862    pc/dm_dout[7]
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.319    17.181 r  pc/ram_reg_r1_0_7_6_7__0_i_2/O
                         net (fo=1, routed)           0.776    17.957    pc/ram_reg_r1_0_7_6_7__0_i_2_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.081 r  pc/ram_reg_r1_0_7_6_7__0_i_1/O
                         net (fo=4, routed)           1.281    19.362    dreg/ram_reg_r2_0_7_6_7__0/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r2_0_7_6_7__0/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7__0/DP/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258   104.360    dreg/ram_reg_r2_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                        104.360    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                 84.999    

Slack (MET) :             85.102ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.371ns  (logic 3.668ns (25.527%)  route 10.702ns (74.473%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.081    15.208    dmem/ram_reg_0_255_5_5/A4
    SLICE_X42Y6          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.576    15.784 r  dmem/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.784    dmem/ram_reg_0_255_5_5/OA
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    15.998 r  dmem/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    15.998    dmem/ram_reg_0_255_5_5/O1
    SLICE_X42Y6          MUXF8 (Prop_muxf8_I1_O)      0.088    16.086 r  dmem/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.441    16.528    pc/dm_dout[5]
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.319    16.847 r  pc/ram_reg_r1_0_7_0_5_i_14/O
                         net (fo=1, routed)           1.030    17.877    dreg/reg_q_reg[1]_1
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.001 r  dreg/ram_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           1.267    19.268    dreg/ram_reg_r1_0_7_0_5/DIC1
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249   104.369    dreg/ram_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        104.369    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 85.102    

Slack (MET) :             85.140ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 3.491ns (24.230%)  route 10.916ns (75.770%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.356    10.364 r  pc/i__carry_i_7/O
                         net (fo=1, routed)           0.303    10.667    pc/alu_mux_out[0]
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    10.993 r  pc/i__carry_i_5/O
                         net (fo=1, routed)           0.296    11.289    pc/i__carry_i_5_n_0
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.124    11.413 r  pc/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.413    alu/ram_reg_0_255_0_0_i_31[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.661 r  alu/valout0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.945    12.606    dreg/valout0[1]
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.306    12.912 r  dreg/ram_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.670    13.582    pc/ram_reg_0_255_0_0_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.706 r  pc/ram_reg_0_255_0_0_i_6/O
                         net (fo=32, routed)          1.772    15.478    dmem/ram_reg_0_255_4_4/A3
    SLICE_X42Y7          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.602 r  dmem/ram_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.602    dmem/ram_reg_0_255_4_4/OD
    SLICE_X42Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    15.843 r  dmem/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    15.843    dmem/ram_reg_0_255_4_4/O0
    SLICE_X42Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    15.941 r  dmem/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.411    16.352    pc/dm_dout[4]
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.319    16.671 r  pc/ram_reg_r1_0_7_0_5_i_15/O
                         net (fo=1, routed)           1.000    17.671    pc/ram_reg_r1_0_7_0_5_i_15_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124    17.795 r  pc/ram_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           1.509    19.304    dreg/ram_reg_r2_0_7_0_5/DIC0
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    dreg/ram_reg_r2_0_7_0_5/WCLK
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.489   104.872    
                         clock uncertainty           -0.252   104.619    
    SLICE_X34Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175   104.444    dreg/ram_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        104.444    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 85.140    

Slack (MET) :             85.168ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.392ns  (logic 3.402ns (23.637%)  route 10.990ns (76.363%))
  Logic Levels:           12  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 f  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 f  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.551    11.887    pc/i__carry_i_6_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.011 r  pc/i__carry__0_i_6/O
                         net (fo=1, routed)           0.623    12.635    dreg/valout0_inferred__1/i__carry__0_1
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.759 r  dreg/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.759    alu/ram_reg_0_255_0_0_i_21[2]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.007 r  alu/valout0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.645    13.651    dreg/valout0[4]
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.328    13.979 r  dreg/ram_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.296    14.275    dreg/ram_reg_0_255_0_0_i_15_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.326    14.601 r  dreg/ram_reg_0_255_0_0_i_3/O
                         net (fo=48, routed)          0.819    15.420    dmem/ram_reg_0_255_0_0/A6
    SLICE_X42Y8          MUXF7 (Prop_muxf7_S_O)       0.292    15.712 r  dmem/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000    15.712    dmem/ram_reg_0_255_0_0/O1
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I1_O)      0.088    15.800 r  dmem/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.781    16.582    pc/dm_dout[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.319    16.901 r  pc/ram_reg_r1_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.070    17.971    pc/ram_reg_r1_0_7_0_5_i_10_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.124    18.095 r  pc/ram_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           1.195    19.289    dreg/ram_reg_r1_0_7_0_5/DIA0
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMA/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161   104.457    dreg/ram_reg_r1_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        104.457    
                         arrival time                         -19.289    
  -------------------------------------------------------------------
                         slack                                 85.168    

Slack (MET) :             85.244ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.230ns  (logic 3.668ns (25.780%)  route 10.561ns (74.220%))
  Logic Levels:           13  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 r  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.117    11.453    pc/i__carry_i_6_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.577 r  pc/i__carry__0_i_7/O
                         net (fo=2, routed)           0.575    12.152    pc/reg_q_reg[0]_11
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  pc/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.276    alu/ram_reg_0_255_0_0_i_21[0]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.523 r  alu/valout0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.398    12.921    dreg/valout0[2]
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.299    13.220 r  dreg/ram_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.783    14.003    pc/ram_reg_0_255_0_0_1
    SLICE_X36Y7          LUT5 (Prop_lut5_I3_O)        0.124    14.127 r  pc/ram_reg_0_255_0_0_i_5/O
                         net (fo=32, routed)          1.081    15.208    dmem/ram_reg_0_255_5_5/A4
    SLICE_X42Y6          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.576    15.784 r  dmem/ram_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.784    dmem/ram_reg_0_255_5_5/OA
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    15.998 r  dmem/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    15.998    dmem/ram_reg_0_255_5_5/O1
    SLICE_X42Y6          MUXF8 (Prop_muxf8_I1_O)      0.088    16.086 r  dmem/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.441    16.528    pc/dm_dout[5]
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.319    16.847 r  pc/ram_reg_r1_0_7_0_5_i_14/O
                         net (fo=1, routed)           1.030    17.877    dreg/reg_q_reg[1]_1
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.001 r  dreg/ram_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           1.126    19.127    dreg/ram_reg_r2_0_7_0_5/DIC1
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    dreg/ram_reg_r2_0_7_0_5/WCLK
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.489   104.872    
                         clock uncertainty           -0.252   104.619    
    SLICE_X34Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249   104.370    dreg/ram_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        104.370    
                         arrival time                         -19.127    
  -------------------------------------------------------------------
                         slack                                 85.244    

Slack (MET) :             85.310ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.402ns (23.871%)  route 10.850ns (76.129%))
  Logic Levels:           12  (CARRY4=1 LUT5=5 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 f  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.328    10.336 f  pc/i__carry_i_6/O
                         net (fo=4, routed)           1.551    11.887    pc/i__carry_i_6_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124    12.011 r  pc/i__carry__0_i_6/O
                         net (fo=1, routed)           0.623    12.635    dreg/valout0_inferred__1/i__carry__0_1
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124    12.759 r  dreg/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    12.759    alu/ram_reg_0_255_0_0_i_21[2]
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.007 r  alu/valout0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.645    13.651    dreg/valout0[4]
    SLICE_X39Y8          LUT5 (Prop_lut5_I4_O)        0.328    13.979 r  dreg/ram_reg_0_255_0_0_i_15/O
                         net (fo=1, routed)           0.296    14.275    dreg/ram_reg_0_255_0_0_i_15_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.326    14.601 r  dreg/ram_reg_0_255_0_0_i_3/O
                         net (fo=48, routed)          0.819    15.420    dmem/ram_reg_0_255_0_0/A6
    SLICE_X42Y8          MUXF7 (Prop_muxf7_S_O)       0.292    15.712 r  dmem/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000    15.712    dmem/ram_reg_0_255_0_0/O1
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I1_O)      0.088    15.800 r  dmem/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.781    16.582    pc/dm_dout[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I1_O)        0.319    16.901 r  pc/ram_reg_r1_0_7_0_5_i_10/O
                         net (fo=1, routed)           1.070    17.971    pc/ram_reg_r1_0_7_0_5_i_10_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I1_O)        0.124    18.095 r  pc/ram_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           1.054    19.149    dreg/ram_reg_r2_0_7_0_5/DIA0
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    dreg/ram_reg_r2_0_7_0_5/WCLK
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.489   104.872    
                         clock uncertainty           -0.252   104.619    
    SLICE_X34Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161   104.458    dreg/ram_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        104.458    
                         arrival time                         -19.149    
  -------------------------------------------------------------------
                         slack                                 85.310    

Slack (MET) :             85.733ns  (required time - arrival time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        13.813ns  (logic 3.491ns (25.273%)  route 10.322ns (74.727%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 104.382 - 100.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.419     5.316 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          1.400     6.716    pc/reg_q[1]
    SLICE_X35Y6          LUT5 (Prop_lut5_I1_O)        0.324     7.040 r  pc/g0_b12/O
                         net (fo=8, routed)           1.150     8.190    dreg/ram_reg_r2_0_7_0_5/ADDRA0
    SLICE_X34Y6          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.358     8.548 r  dreg/ram_reg_r2_0_7_0_5/RAMA/O
                         net (fo=14, routed)          1.460    10.008    pc/dm_din[0]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.356    10.364 r  pc/i__carry_i_7/O
                         net (fo=1, routed)           0.303    10.667    pc/alu_mux_out[0]
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    10.993 r  pc/i__carry_i_5/O
                         net (fo=1, routed)           0.296    11.289    pc/i__carry_i_5_n_0
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.124    11.413 r  pc/i__carry_i_1/O
                         net (fo=1, routed)           0.000    11.413    alu/ram_reg_0_255_0_0_i_31[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.661 r  alu/valout0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.945    12.606    dreg/valout0[1]
    SLICE_X37Y5          LUT5 (Prop_lut5_I4_O)        0.306    12.912 r  dreg/ram_reg_0_255_0_0_i_25/O
                         net (fo=1, routed)           0.670    13.582    pc/ram_reg_0_255_0_0_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.706 r  pc/ram_reg_0_255_0_0_i_6/O
                         net (fo=32, routed)          1.772    15.478    dmem/ram_reg_0_255_4_4/A3
    SLICE_X42Y7          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.602 r  dmem/ram_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.602    dmem/ram_reg_0_255_4_4/OD
    SLICE_X42Y7          MUXF7 (Prop_muxf7_I0_O)      0.241    15.843 r  dmem/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    15.843    dmem/ram_reg_0_255_4_4/O0
    SLICE_X42Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    15.941 r  dmem/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.411    16.352    pc/dm_dout[4]
    SLICE_X43Y7          LUT6 (Prop_lut6_I1_O)        0.319    16.671 r  pc/ram_reg_r1_0_7_0_5_i_15/O
                         net (fo=1, routed)           1.000    17.671    pc/ram_reg_r1_0_7_0_5_i_15_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124    17.795 r  pc/ram_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.915    18.710    dreg/ram_reg_r1_0_7_0_5/DIC0
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.499   104.382    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/CLK
                         clock pessimism              0.489   104.871    
                         clock uncertainty           -0.252   104.618    
    SLICE_X34Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175   104.443    dreg/ram_reg_r1_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        104.443    
                         arrival time                         -18.710    
  -------------------------------------------------------------------
                         slack                                 85.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dig_in[6]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.024ns (23.000%)  route 3.430ns (77.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    W18                                               0.000     1.200 r  dig_in[6] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     2.024 r  dig_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.628     3.653    pc/dig_in_IBUF[6]
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     3.753 r  pc/ram_reg_r1_0_7_6_7_i_2/O
                         net (fo=1, routed)           0.839     4.591    pc/ram_reg_r1_0_7_6_7_i_2_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.100     4.691 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.963     5.654    dreg/ram_reg_r2_0_7_6_7/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r2_0_7_6_7/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/SP/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.347     5.495    dreg/ram_reg_r2_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.654    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dig_in[6]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.024ns (22.913%)  route 3.446ns (77.087%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    W18                                               0.000     1.200 r  dig_in[6] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     2.024 r  dig_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.628     3.653    pc/dig_in_IBUF[6]
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     3.753 r  pc/ram_reg_r1_0_7_6_7_i_2/O
                         net (fo=1, routed)           0.839     4.591    pc/ram_reg_r1_0_7_6_7_i_2_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.100     4.691 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.979     5.671    dreg/ram_reg_r1_0_7_6_7/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r1_0_7_6_7/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/SP/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.288     5.436    dreg/ram_reg_r1_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.671    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dig_in[2]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.002ns (22.098%)  route 3.534ns (77.902%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        4.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    P15                                               0.000     1.200 r  dig_in[2] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.802     2.002 r  dig_in_IBUF[2]_inst/O
                         net (fo=1, routed)           2.005     4.008    pc/dig_in_IBUF[2]
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.100     4.108 r  pc/ram_reg_r1_0_7_0_5_i_13/O
                         net (fo=1, routed)           0.410     4.517    pc/ram_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     4.617 r  pc/ram_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           1.119     5.736    dreg/ram_reg_r2_0_7_0_5/DIB0
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.674     4.897    dreg/ram_reg_r2_0_7_0_5/WCLK
    SLICE_X34Y6          RAMD32                                       r  dreg/ram_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.000     4.897    
                         clock uncertainty            0.252     5.149    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.347     5.496    dreg/ram_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -5.496    
                         arrival time                           5.736    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dig_in[6]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.024ns (22.913%)  route 3.446ns (77.087%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    W18                                               0.000     1.200 r  dig_in[6] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     2.024 r  dig_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.628     3.653    pc/dig_in_IBUF[6]
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     3.753 r  pc/ram_reg_r1_0_7_6_7_i_2/O
                         net (fo=1, routed)           0.839     4.591    pc/ram_reg_r1_0_7_6_7_i_2_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.100     4.691 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.979     5.671    dreg/ram_reg_r1_0_7_6_7/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r1_0_7_6_7/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r1_0_7_6_7/DP/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.269     5.417    dreg/ram_reg_r1_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -5.417    
                         arrival time                           5.671    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dig_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.038ns (22.992%)  route 3.478ns (77.008%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    P18                                               0.000     1.200 r  dig_in[3] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     2.038 r  dig_in_IBUF[3]_inst/O
                         net (fo=1, routed)           1.864     3.902    pc/dig_in_IBUF[3]
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.100     4.002 r  pc/ram_reg_r1_0_7_0_5_i_12/O
                         net (fo=1, routed)           0.770     4.772    pc/ram_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.100     4.872 r  pc/ram_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.844     5.717    dreg/ram_reg_r1_0_7_0_5/DIB1
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.289     5.437    dreg/ram_reg_r1_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.437    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dig_in[2]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.002ns (21.903%)  route 3.574ns (78.097%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    P15                                               0.000     1.200 r  dig_in[2] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.802     2.002 r  dig_in_IBUF[2]_inst/O
                         net (fo=1, routed)           2.005     4.008    pc/dig_in_IBUF[2]
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.100     4.108 r  pc/ram_reg_r1_0_7_0_5_i_13/O
                         net (fo=1, routed)           0.410     4.517    pc/ram_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     4.617 r  pc/ram_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           1.160     5.777    dreg/ram_reg_r1_0_7_0_5/DIB0
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMB/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.347     5.495    dreg/ram_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.777    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.144%)  route 0.177ns (43.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.490    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.128     1.618 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          0.177     1.794    pc/reg_q[1]
    SLICE_X35Y4          LUT5 (Prop_lut5_I4_O)        0.098     1.892 r  pc/reg_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    pc/pc_in0_out[2]
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     2.008    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[2]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X35Y4          FDCE (Hold_fdce_C_D)         0.092     1.582    pc/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pc/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.144%)  route 0.177ns (43.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.563     1.490    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.128     1.618 r  pc/reg_q_reg[1]/Q
                         net (fo=26, routed)          0.177     1.794    pc/reg_q[1]
    SLICE_X35Y4          LUT6 (Prop_lut6_I3_O)        0.098     1.892 r  pc/reg_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    pc/pc_in0_out[3]
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     2.008    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[3]/C
                         clock pessimism             -0.518     1.490    
    SLICE_X35Y4          FDCE (Hold_fdce_C_D)         0.092     1.582    pc/reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dig_in[4]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r1_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.047ns (22.677%)  route 3.570ns (77.323%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    N17                                               0.000     1.200 r  dig_in[4] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     2.047 r  dig_in_IBUF[4]_inst/O
                         net (fo=1, routed)           1.967     4.014    pc/dig_in_IBUF[4]
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.100     4.114 r  pc/ram_reg_r1_0_7_0_5_i_15/O
                         net (fo=1, routed)           0.823     4.937    pc/ram_reg_r1_0_7_0_5_i_15_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.100     5.037 r  pc/ram_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.780     5.817    dreg/ram_reg_r1_0_7_0_5/DIC0
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r1_0_7_0_5/WCLK
    SLICE_X34Y7          RAMD32                                       r  dreg/ram_reg_r1_0_7_0_5/RAMC/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.345     5.493    dreg/ram_reg_r1_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           5.817    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dig_in[6]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dreg/ram_reg_r2_0_7_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.024ns (23.000%)  route 3.430ns (77.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    W18                                               0.000     1.200 r  dig_in[6] (IN)
                         net (fo=0)                   0.000     1.200    dig_in[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     2.024 r  dig_in_IBUF[6]_inst/O
                         net (fo=1, routed)           1.628     3.653    pc/dig_in_IBUF[6]
    SLICE_X40Y7          LUT6 (Prop_lut6_I4_O)        0.100     3.753 r  pc/ram_reg_r1_0_7_6_7_i_2/O
                         net (fo=1, routed)           0.839     4.591    pc/ram_reg_r1_0_7_6_7_i_2_n_0
    SLICE_X39Y7          LUT5 (Prop_lut5_I3_O)        0.100     4.691 r  pc/ram_reg_r1_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.963     5.654    dreg/ram_reg_r2_0_7_6_7/D
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673     4.896    dreg/ram_reg_r2_0_7_6_7/WCLK
    SLICE_X34Y8          RAMD32                                       r  dreg/ram_reg_r2_0_7_6_7/DP/CLK
                         clock pessimism              0.000     4.896    
                         clock uncertainty            0.252     5.148    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.149     5.297    dreg/ram_reg_r2_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -5.297    
                         arrival time                           5.654    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y9    out_reg/reg_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y9    out_reg/reg_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X43Y10   out_reg/reg_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X43Y10   out_reg/reg_q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y10   out_reg/reg_q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y10   out_reg/reg_q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y10   out_reg/reg_q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X42Y10   out_reg/reg_q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X35Y4    pc/reg_q_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X38Y6    dmem/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X38Y6    dmem/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y8    dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X38Y6    dmem/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750     SLICE_X38Y6    dmem/ram_reg_0_255_1_1/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       92.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.832ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.961ns (16.875%)  route 4.733ns (83.125%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.733    10.893    pc/AR[0]
    SLICE_X35Y4          FDCE                                         f  pc/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[0]/C
                         clock pessimism              0.000   104.383    
                         clock uncertainty           -0.252   104.131    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405   103.726    pc/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        103.726    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 92.832    

Slack (MET) :             92.832ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.961ns (16.875%)  route 4.733ns (83.125%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.733    10.893    pc/AR[0]
    SLICE_X35Y4          FDCE                                         f  pc/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[1]/C
                         clock pessimism              0.000   104.383    
                         clock uncertainty           -0.252   104.131    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405   103.726    pc/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                        103.726    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 92.832    

Slack (MET) :             92.832ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.961ns (16.875%)  route 4.733ns (83.125%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.733    10.893    pc/AR[0]
    SLICE_X35Y4          FDCE                                         f  pc/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[2]/C
                         clock pessimism              0.000   104.383    
                         clock uncertainty           -0.252   104.131    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405   103.726    pc/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                        103.726    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 92.832    

Slack (MET) :             92.832ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.961ns (16.875%)  route 4.733ns (83.125%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.733    10.893    pc/AR[0]
    SLICE_X35Y4          FDCE                                         f  pc/reg_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[3]/C
                         clock pessimism              0.000   104.383    
                         clock uncertainty           -0.252   104.131    
    SLICE_X35Y4          FDCE (Recov_fdce_C_CLR)     -0.405   103.726    pc/reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                        103.726    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 92.832    

Slack (MET) :             92.903ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.961ns (17.088%)  route 4.662ns (82.912%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 104.383 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.662    10.822    pc/AR[0]
    SLICE_X35Y5          FDCE                                         f  pc/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.500   104.383    pc/clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  pc/reg_q_reg[4]/C
                         clock pessimism              0.000   104.383    
                         clock uncertainty           -0.252   104.131    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.405   103.726    pc/reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                        103.726    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 92.903    

Slack (MET) :             93.308ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.961ns (17.865%)  route 4.417ns (82.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 104.457 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.417    10.578    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.574   104.457    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[4]/C
                         clock pessimism              0.000   104.457    
                         clock uncertainty           -0.252   104.205    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319   103.886    out_reg/reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                        103.886    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 93.308    

Slack (MET) :             93.308ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.961ns (17.865%)  route 4.417ns (82.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 104.457 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.417    10.578    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.574   104.457    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[5]/C
                         clock pessimism              0.000   104.457    
                         clock uncertainty           -0.252   104.205    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319   103.886    out_reg/reg_q_reg[5]
  -------------------------------------------------------------------
                         required time                        103.886    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 93.308    

Slack (MET) :             93.308ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.961ns (17.865%)  route 4.417ns (82.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 104.457 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.417    10.578    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.574   104.457    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[6]/C
                         clock pessimism              0.000   104.457    
                         clock uncertainty           -0.252   104.205    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319   103.886    out_reg/reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                        103.886    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 93.308    

Slack (MET) :             93.308ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.961ns (17.865%)  route 4.417ns (82.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 104.457 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.417    10.578    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.574   104.457    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[7]/C
                         clock pessimism              0.000   104.457    
                         clock uncertainty           -0.252   104.205    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.319   103.886    out_reg/reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                        103.886    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 93.308    

Slack (MET) :             93.316ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.961ns (18.182%)  route 4.323ns (81.818%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.200ns
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 104.457 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.200     5.200    
    V17                                               0.000     5.200 f  rst (IN)
                         net (fo=0)                   0.000     5.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.961     6.161 f  rst_IBUF_inst/O
                         net (fo=13, routed)          4.323    10.484    out_reg/AR[0]
    SLICE_X43Y10         FDCE                                         f  out_reg/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912   100.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880   102.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.574   104.457    out_reg/clk_IBUF_BUFG
    SLICE_X43Y10         FDCE                                         r  out_reg/reg_q_reg[2]/C
                         clock pessimism              0.000   104.457    
                         clock uncertainty           -0.252   104.205    
    SLICE_X43Y10         FDCE (Recov_fdce_C_CLR)     -0.405   103.800    out_reg/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                        103.800    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 93.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.827ns (18.088%)  route 3.746ns (81.912%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.746     5.773    out_reg/AR[0]
    SLICE_X43Y10         FDCE                                         f  out_reg/reg_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X43Y10         FDCE                                         r  out_reg/reg_q_reg[2]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.208     5.019    out_reg/reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.827ns (18.088%)  route 3.746ns (81.912%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.746     5.773    out_reg/AR[0]
    SLICE_X43Y10         FDCE                                         f  out_reg/reg_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X43Y10         FDCE                                         r  out_reg/reg_q_reg[3]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.208     5.019    out_reg/reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.827ns (17.870%)  route 3.802ns (82.130%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.802     5.829    out_reg/AR[0]
    SLICE_X42Y9          FDCE                                         f  out_reg/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  out_reg/reg_q_reg[0]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y9          FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.829    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.827ns (17.870%)  route 3.802ns (82.130%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.802     5.829    out_reg/AR[0]
    SLICE_X42Y9          FDCE                                         f  out_reg/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  out_reg/reg_q_reg[1]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y9          FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.829    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.827ns (17.792%)  route 3.822ns (82.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.822     5.849    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[4]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.827ns (17.792%)  route 3.822ns (82.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.822     5.849    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[5]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.827ns (17.792%)  route 3.822ns (82.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.822     5.849    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[6]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_reg/reg_q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.827ns (17.792%)  route 3.822ns (82.208%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        4.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.827     2.027 f  rst_IBUF_inst/O
                         net (fo=13, routed)          3.822     5.849    out_reg/AR[0]
    SLICE_X42Y10         FDCE                                         f  out_reg/reg_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     4.975    out_reg/clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  out_reg/reg_q_reg[7]/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty            0.252     5.227    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.155     5.072    out_reg/reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.072    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.190ns (9.137%)  route 1.886ns (90.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.190     1.390 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.886     3.275    pc/AR[0]
    SLICE_X35Y5          FDCE                                         f  pc/reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     2.008    pc/clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  pc/reg_q_reg[4]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.252     2.260    
    SLICE_X35Y5          FDCE (Remov_fdce_C_CLR)     -0.092     2.168    pc/reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pc/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.190ns (8.880%)  route 1.946ns (91.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  1.200     1.200    
    V17                                               0.000     1.200 f  rst (IN)
                         net (fo=0)                   0.000     1.200    rst
    V17                  IBUF (Prop_ibuf_I_O)         0.190     1.390 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.946     3.335    pc/AR[0]
    SLICE_X35Y4          FDCE                                         f  pc/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     2.008    pc/clk_IBUF_BUFG
    SLICE_X35Y4          FDCE                                         r  pc/reg_q_reg[0]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.252     2.260    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092     2.168    pc/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.167    





