Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/final (2)/final/final/test_isim_beh.exe -prj D:/final (2)/final/final/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/final (2)/final/final/test.v" into library work
Analyzing Verilog file "D:/final (2)/final/final/pc_instruction.v" into library work
Analyzing Verilog file "D:/final (2)/final/final/final_project.v" into library work
Analyzing Verilog file "D:/final (2)/final/final/data_memory.v" into library work
Analyzing Verilog file "D:/final (2)/final/final/Asset/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/final (2)/final/final/data_memory.v" Line 140: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/final (2)/final/final/data_memory.v" Line 117: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module pc_instruction
Compiling module FA_1bit
Compiling module FA
Compiling module FS_1bit
Compiling module FS
Compiling module AND
Compiling module OR
Compiling module NOT
Compiling module XOR
Compiling module ALU
Compiling module data_memory
Compiling module final_project
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable D:/final (2)/final/final/test_isim_beh.exe
Fuse Memory Usage: 27420 KB
Fuse CPU Usage: 343 ms
