
;; Function svcraw_stat (svcraw_stat, funcdef_no=45, decl_uid=9222, cgraph_uid=46, symbol_order=52)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 7.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 88 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:95 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg:SI 87 [ <retval> ])
        (const_int 2 [0x2])) svc_raw.c:96 -1
     (nil))
(insn 10 6 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 87 [ <retval> ])) svc_raw.c:97 -1
     (nil))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) svc_raw.c:97 -1
     (nil))

;; Function svcraw_destroy (svcraw_destroy, funcdef_no=50, decl_uid=9235, cgraph_uid=51, symbol_order=57)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:157 -1
     (nil))
(note 3 2 0 2 NOTE_INSN_FUNCTION_BEG)

;; Function svcraw_freeargs (svcraw_freeargs, funcdef_no=49, decl_uid=9233, cgraph_uid=50, symbol_order=56)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 26.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 92 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:144 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 93 [ xdr_args ])
        (reg:DI 4 si [ xdr_args ])) svc_raw.c:144 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 94 [ args_ptr ])
        (reg:DI 1 dx [ args_ptr ])) svc_raw.c:144 -1
     (nil))
(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 9 5 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>) [0 __rpc_thread_variables S1 A8])
            (const_int 0 [0]))) svc_raw.c:145 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>)
        (nil))
    (nil))
(insn 10 9 11 2 (set (reg/f:DI 88 [ D.9340 ])
        (reg:DI 0 ax)) svc_raw.c:145 -1
     (nil))
(insn 11 10 12 2 (set (reg/v/f:DI 89 [ srp ])
        (mem/f:DI (plus:DI (reg/f:DI 88 [ D.9340 ])
                (const_int 240 [0xf0])) [12 _3->svcraw_private_s+0 S8 A64])) svc_raw.c:145 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ srp ])
            (const_int 0 [0]))) svc_raw.c:148 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) svc_raw.c:148 -1
     (int_list:REG_BR_PROB 2164 (nil))
 -> 23)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (mem:SI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9136 [0x23b0])) [14 MEM[(struct XDR *)srp_5 + 9136B].x_op+0 S4 A64])
        (const_int 2 [0x2])) svc_raw.c:151 -1
     (nil))
(insn 16 15 17 4 (parallel [
            (set (reg:DI 95 [ xdrs ])
                (plus:DI (reg/v/f:DI 89 [ srp ])
                    (const_int 9136 [0x23b0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:150 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 4 si)
        (reg/v/f:DI 94 [ args_ptr ])) svc_raw.c:152 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 5 di)
        (reg:DI 95 [ xdrs ])) svc_raw.c:152 -1
     (nil))
(insn 19 18 20 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) svc_raw.c:152 -1
     (nil))
(call_insn/j 20 19 21 4 (set (reg:SI 0 ax)
        (call (mem:QI (reg/v/f:DI 93 [ xdr_args ]) [0 *(bool_t (*<Tf52>) (struct XDR *, void *, ...)) xdr_args_8(D) S1 A8])
            (const_int 0 [0]))) svc_raw.c:152 -1
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(barrier 21 20 23)
(code_label 23 21 24 5 4 "" [1 uses])
(note 24 23 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 24 25 5 (set (reg:SI 87 [ D.9339 ])
        (const_int 0 [0])) svc_raw.c:149 -1
     (nil))
(insn 25 6 29 5 (set (reg:SI 91 [ <retval> ])
        (reg:SI 87 [ D.9339 ])) -1
     (nil))
(insn 29 25 30 5 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) svc_raw.c:153 -1
     (nil))
(insn 30 29 0 5 (use (reg/i:SI 0 ax)) svc_raw.c:153 -1
     (nil))

;; Function svcraw_getargs (svcraw_getargs, funcdef_no=48, decl_uid=9226, cgraph_uid=49, symbol_order=55)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 25.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 92 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:134 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 93 [ xdr_args ])
        (reg:DI 4 si [ xdr_args ])) svc_raw.c:134 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 94 [ args_ptr ])
        (reg:DI 1 dx [ args_ptr ])) svc_raw.c:134 -1
     (nil))
(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 9 5 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>) [0 __rpc_thread_variables S1 A8])
            (const_int 0 [0]))) svc_raw.c:135 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>)
        (nil))
    (nil))
(insn 10 9 11 2 (set (reg/f:DI 88 [ D.9344 ])
        (reg:DI 0 ax)) svc_raw.c:135 -1
     (nil))
(insn 11 10 12 2 (set (reg/v/f:DI 89 [ srp ])
        (mem/f:DI (plus:DI (reg/f:DI 88 [ D.9344 ])
                (const_int 240 [0xf0])) [12 _3->svcraw_private_s+0 S8 A64])) svc_raw.c:135 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ srp ])
            (const_int 0 [0]))) svc_raw.c:137 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) svc_raw.c:137 -1
     (int_list:REG_BR_PROB 2164 (nil))
 -> 22)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (parallel [
            (set (reg:DI 95 [ D.9345 ])
                (plus:DI (reg/v/f:DI 89 [ srp ])
                    (const_int 9136 [0x23b0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:139 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 4 si)
        (reg/v/f:DI 94 [ args_ptr ])) svc_raw.c:139 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 5 di)
        (reg:DI 95 [ D.9345 ])) svc_raw.c:139 -1
     (nil))
(insn 18 17 19 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) svc_raw.c:139 -1
     (nil))
(call_insn/j 19 18 20 4 (set (reg:SI 0 ax)
        (call (mem:QI (reg/v/f:DI 93 [ xdr_args ]) [0 *(bool_t (*<Tf52>) (struct XDR *, void *, ...)) xdr_args_7(D) S1 A8])
            (const_int 0 [0]))) svc_raw.c:139 -1
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(barrier 20 19 22)
(code_label 22 20 23 5 8 "" [1 uses])
(note 23 22 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 23 24 5 (set (reg:SI 87 [ D.9343 ])
        (const_int 0 [0])) svc_raw.c:138 -1
     (nil))
(insn 24 6 28 5 (set (reg:SI 91 [ <retval> ])
        (reg:SI 87 [ D.9343 ])) -1
     (nil))
(insn 28 24 29 5 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) svc_raw.c:140 -1
     (nil))
(insn 29 28 0 5 (use (reg/i:SI 0 ax)) svc_raw.c:140 -1
     (nil))

;; Function svcraw_reply (svcraw_reply, funcdef_no=47, decl_uid=9229, cgraph_uid=48, symbol_order=54)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 41.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 97 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:117 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 98 [ msg ])
        (reg:DI 4 si [ msg ])) svc_raw.c:117 -1
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 9 4 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>) [0 __rpc_thread_variables S1 A8])
            (const_int 0 [0]))) svc_raw.c:118 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>)
        (nil))
    (nil))
(insn 10 9 11 2 (set (reg/f:DI 88 [ D.9349 ])
        (reg:DI 0 ax)) svc_raw.c:118 -1
     (nil))
(insn 11 10 12 2 (set (reg/v/f:DI 89 [ srp ])
        (mem/f:DI (plus:DI (reg/f:DI 88 [ D.9349 ])
                (const_int 240 [0xf0])) [12 _3->svcraw_private_s+0 S8 A64])) svc_raw.c:118 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ srp ])
            (const_int 0 [0]))) svc_raw.c:121 -1
     (nil))
(jump_insn 13 12 30 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) svc_raw.c:121 -1
     (int_list:REG_BR_PROB 7836 (nil))
 -> 17)
(code_label 30 13 14 4 13 "" [1 uses])
(note 14 30 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 14 15 4 (set (reg:SI 87 [ D.9348 ])
        (const_int 0 [0])) svc_raw.c:122 -1
     (nil))
(jump_insn 15 5 16 4 (set (pc)
        (label_ref 38)) -1
     (nil)
 -> 38)
(barrier 16 15 17)
(code_label 17 16 18 5 11 "" [1 uses])
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (parallel [
            (set (reg/v/f:DI 90 [ xdrs ])
                (plus:DI (reg/v/f:DI 89 [ srp ])
                    (const_int 9136 [0x23b0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:123 -1
     (nil))
(insn 20 19 21 5 (set (mem:SI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9136 [0x23b0])) [14 MEM[(struct XDR *)srp_5 + 9136B].x_op+0 S4 A64])
        (const_int 0 [0])) svc_raw.c:124 -1
     (nil))
(insn 21 20 22 5 (set (reg/f:DI 99)
        (mem/f:DI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9144 [0x23b8])) [12 MEM[(struct XDR *)srp_5 + 9136B].x_ops+0 S8 A64])) svc_raw.c:125 -1
     (nil))
(insn 22 21 23 5 (set (reg/f:DI 100)
        (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 40 [0x28])) [12 _8->x_setpostn+0 S8 A64])) svc_raw.c:125 -1
     (nil))
(insn 23 22 24 5 (set (reg:SI 4 si)
        (const_int 0 [0])) svc_raw.c:125 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ xdrs ])) svc_raw.c:125 -1
     (nil))
(call_insn 25 24 26 5 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 100) [0 *_9 S1 A8])
            (const_int 0 [0]))) svc_raw.c:125 -1
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 26 25 27 5 (set (reg:DI 4 si)
        (reg/v/f:DI 98 [ msg ])) svc_raw.c:126 -1
     (nil))
(insn 27 26 28 5 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ xdrs ])) svc_raw.c:126 -1
     (nil))
(call_insn 28 27 29 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__GI_xdr_replymsg") [flags 0x43]  <function_decl 0x2b571fc52288 xdr_replymsg>) [0 xdr_replymsg S1 A8])
            (const_int 0 [0]))) svc_raw.c:126 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__GI_xdr_replymsg") [flags 0x43]  <function_decl 0x2b571fc52288 xdr_replymsg>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 29 28 31 5 (set (reg:SI 93 [ D.9352 ])
        (reg:SI 0 ax)) svc_raw.c:126 -1
     (nil))
(insn 31 29 32 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.9352 ])
            (const_int 0 [0]))) svc_raw.c:126 -1
     (nil))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) svc_raw.c:126 -1
     (int_list:REG_BR_PROB 6102 (nil))
 -> 30)
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 6 (set (reg/f:DI 101)
        (mem/f:DI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9144 [0x23b8])) [12 MEM[(struct XDR *)srp_5 + 9136B].x_ops+0 S8 A64])) svc_raw.c:128 -1
     (nil))
(insn 35 34 36 6 (set (reg/f:DI 102)
        (mem/f:DI (plus:DI (reg/f:DI 101)
                (const_int 32 [0x20])) [12 _14->x_getpostn+0 S8 A64])) svc_raw.c:128 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ xdrs ])) svc_raw.c:128 -1
     (nil))
(call_insn 37 36 6 6 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 102) [0 *_15 S1 A8])
            (const_int 0 [0]))) svc_raw.c:128 -1
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 6 37 38 6 (set (reg:SI 87 [ D.9348 ])
        (const_int 1 [0x1])) svc_raw.c:129 -1
     (nil))
(code_label 38 6 39 7 12 "" [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 44 7 (set (reg:SI 96 [ <retval> ])
        (reg:SI 87 [ D.9348 ])) -1
     (nil))
(insn 44 40 45 7 (set (reg/i:SI 0 ax)
        (reg:SI 96 [ <retval> ])) svc_raw.c:130 -1
     (nil))
(insn 45 44 0 7 (use (reg/i:SI 0 ax)) svc_raw.c:130 -1
     (nil))

;; Function svcraw_recv (svcraw_recv, funcdef_no=46, decl_uid=9220, cgraph_uid=47, symbol_order=53)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4
Edge 2->4 redirected to 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 32.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 96 [ xprt ])
        (reg:DI 5 di [ xprt ])) svc_raw.c:101 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 97 [ msg ])
        (reg:DI 4 si [ msg ])) svc_raw.c:101 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 8 4 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>) [0 __rpc_thread_variables S1 A8])
            (const_int 0 [0]))) svc_raw.c:102 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>)
        (nil))
    (nil))
(insn 9 8 10 2 (set (reg/f:DI 88 [ D.9357 ])
        (reg:DI 0 ax)) svc_raw.c:102 -1
     (nil))
(insn 10 9 11 2 (set (reg/v/f:DI 89 [ srp ])
        (mem/f:DI (plus:DI (reg/f:DI 88 [ D.9357 ])
                (const_int 240 [0xf0])) [12 _3->svcraw_private_s+0 S8 A64])) svc_raw.c:102 -1
     (nil))
(insn 11 10 12 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 89 [ srp ])
            (const_int 0 [0]))) svc_raw.c:105 -1
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) svc_raw.c:105 612 {*jcc_1}
     (int_list:REG_BR_PROB 2164 (nil))
 -> 41)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (parallel [
            (set (reg/v/f:DI 90 [ xdrs ])
                (plus:DI (reg/v/f:DI 89 [ srp ])
                    (const_int 9136 [0x23b0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:107 -1
     (nil))
(insn 15 14 16 4 (set (mem:SI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9136 [0x23b0])) [14 MEM[(struct XDR *)srp_5 + 9136B].x_op+0 S4 A64])
        (const_int 1 [0x1])) svc_raw.c:108 -1
     (nil))
(insn 16 15 17 4 (set (reg/f:DI 98)
        (mem/f:DI (plus:DI (reg/v/f:DI 89 [ srp ])
                (const_int 9144 [0x23b8])) [12 MEM[(struct XDR *)srp_5 + 9136B].x_ops+0 S8 A64])) svc_raw.c:109 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 99)
        (mem/f:DI (plus:DI (reg/f:DI 98)
                (const_int 40 [0x28])) [12 _8->x_setpostn+0 S8 A64])) svc_raw.c:109 -1
     (nil))
(insn 18 17 19 4 (set (reg:SI 4 si)
        (const_int 0 [0])) svc_raw.c:109 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ xdrs ])) svc_raw.c:109 -1
     (nil))
(call_insn 20 19 21 4 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 99) [0 *_9 S1 A8])
            (const_int 0 [0]))) svc_raw.c:109 -1
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 21 20 22 4 (set (reg:DI 4 si)
        (reg/v/f:DI 97 [ msg ])) svc_raw.c:110 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ xdrs ])) svc_raw.c:110 -1
     (nil))
(call_insn 23 22 24 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__GI_xdr_callmsg") [flags 0x43]  <function_decl 0x2b571fc520d8 xdr_callmsg>) [0 xdr_callmsg S1 A8])
            (const_int 0 [0]))) svc_raw.c:110 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__GI_xdr_callmsg") [flags 0x43]  <function_decl 0x2b571fc520d8 xdr_callmsg>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 24 23 25 4 (set (reg:SI 93 [ D.9360 ])
        (reg:SI 0 ax)) svc_raw.c:110 -1
     (nil))
(insn 25 24 26 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.9360 ])
            (const_int 0 [0]))) svc_raw.c:106 -1
     (nil))
(insn 26 25 27 4 (set (reg:QI 101)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) svc_raw.c:106 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 100 [ D.9361 ])
        (zero_extend:SI (reg:QI 101))) svc_raw.c:106 -1
     (nil))
(insn 28 27 38 4 (set (reg:SI 87 [ D.9356 ])
        (reg:SI 100 [ D.9361 ])) svc_raw.c:106 -1
     (nil))
(jump_insn 38 28 39 4 (set (pc)
        (label_ref 29)) -1
     (nil)
 -> 29)
(barrier 39 38 41)
(code_label 41 39 40 5 21 "" [1 uses])
(note 40 41 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 40 29 5 (set (reg:SI 87 [ D.9356 ])
        (const_int 0 [0])) svc_raw.c:106 -1
     (nil))
(code_label 29 5 30 6 20 "" [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 35 6 (set (reg:SI 95 [ <retval> ])
        (reg:SI 87 [ D.9356 ])) -1
     (nil))
(insn 35 31 36 6 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) svc_raw.c:113 -1
     (nil))
(insn 36 35 0 6 (use (reg/i:SI 0 ax)) svc_raw.c:113 -1
     (nil))

;; Function svcraw_create (*__GI_svcraw_create, funcdef_no=44, decl_uid=7055, cgraph_uid=44, symbol_order=49)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5
Edge 3->5 redirected to 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 37.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 6 2 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>) [0 __rpc_thread_variables S1 A8])
            (const_int 0 [0]))) svc_raw.c:76 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__rpc_thread_variables") [flags 0x41]  <function_decl 0x2b571fda0bd0 __rpc_thread_variables>)
        (nil))
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 89 [ D.9367 ])
        (reg:DI 0 ax)) svc_raw.c:76 -1
     (nil))
(insn 8 7 9 2 (set (reg/v/f:DI 87 [ srp ])
        (mem/f:DI (plus:DI (reg/f:DI 89 [ D.9367 ])
                (const_int 240 [0xf0])) [12 _5->svcraw_private_s+0 S8 A64])) svc_raw.c:76 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 87 [ srp ])
            (const_int 0 [0]))) svc_raw.c:78 -1
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) svc_raw.c:78 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 19)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 4 (set (reg:DI 4 si)
        (const_int 9584 [0x2570])) svc_raw.c:80 -1
     (nil))
(insn 13 12 14 4 (set (reg:DI 5 di)
        (const_int 1 [0x1])) svc_raw.c:80 -1
     (nil))
(call_insn 14 13 15 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x2b571f80f000 calloc>) [0 __builtin_calloc S1 A8])
            (const_int 0 [0]))) svc_raw.c:80 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x2b571f80f000 calloc>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 15 14 16 4 (set (reg/f:DI 94)
        (reg:DI 0 ax)) svc_raw.c:80 -1
     (expr_list:REG_NOALIAS (reg/f:DI 94)
        (nil)))
(insn 16 15 17 4 (set (reg/v/f:DI 87 [ srp ])
        (reg/f:DI 94)) svc_raw.c:80 -1
     (nil))
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 87 [ srp ])
            (const_int 0 [0]))) svc_raw.c:81 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 46)
            (pc))) svc_raw.c:81 612 {*jcc_1}
     (int_list:REG_BR_PROB 192 (nil))
 -> 46)
(code_label 19 18 20 5 26 "" [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 5 (set (mem:SI (plus:DI (reg/v/f:DI 87 [ srp ])
                (const_int 8800 [0x2260])) [8 srp_1->server.xp_sock+0 S4 A64])
        (const_int 0 [0])) svc_raw.c:84 -1
     (nil))
(insn 22 21 23 5 (set (mem:HI (plus:DI (reg/v/f:DI 87 [ srp ])
                (const_int 8804 [0x2264])) [17 srp_1->server.xp_port+0 S2 A32])
        (const_int 0 [0])) svc_raw.c:85 -1
     (nil))
(insn 23 22 24 5 (set (reg/f:DI 95)
        (symbol_ref:DI ("server_ops") [flags 0x2]  <var_decl 0x2b571fd71360 server_ops>)) svc_raw.c:86 -1
     (nil))
(insn 24 23 25 5 (set (mem/f:DI (plus:DI (reg/v/f:DI 87 [ srp ])
                (const_int 8808 [0x2268])) [12 srp_1->server.xp_ops+0 S8 A64])
        (reg/f:DI 95)) svc_raw.c:86 -1
     (nil))
(insn 25 24 26 5 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/v/f:DI 87 [ srp ])
                    (const_int 9184 [0x23e0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:87 -1
     (nil))
(insn 26 25 27 5 (set (mem/f:DI (plus:DI (reg/v/f:DI 87 [ srp ])
                (const_int 8848 [0x2290])) [12 srp_1->server.xp_verf.oa_base+0 S8 A64])
        (reg:DI 96)) svc_raw.c:87 -1
     (nil))
(insn 27 26 28 5 (parallel [
            (set (reg:DI 97 [ D.9370 ])
                (plus:DI (reg/v/f:DI 87 [ srp ])
                    (const_int 9136 [0x23b0])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:88 -1
     (nil))
(insn 28 27 29 5 (set (reg:SI 2 cx)
        (const_int 2 [0x2])) svc_raw.c:88 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 1 dx)
        (const_int 8800 [0x2260])) svc_raw.c:88 -1
     (nil))
(insn 30 29 31 5 (set (reg:DI 4 si)
        (reg/v/f:DI 87 [ srp ])) svc_raw.c:88 -1
     (nil))
(insn 31 30 32 5 (set (reg:DI 5 di)
        (reg:DI 97 [ D.9370 ])) svc_raw.c:88 -1
     (nil))
(call_insn 32 31 33 5 (call (mem:QI (symbol_ref:DI ("*__GI_xdrmem_create") [flags 0x43]  <function_decl 0x2b571fb96870 xdrmem_create>) [0 xdrmem_create S1 A8])
        (const_int 0 [0])) svc_raw.c:88 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__GI_xdrmem_create") [flags 0x43]  <function_decl 0x2b571fb96870 xdrmem_create>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 33 32 43 5 (parallel [
            (set (reg/f:DI 88 [ D.9366 ])
                (plus:DI (reg/v/f:DI 87 [ srp ])
                    (const_int 8800 [0x2260])))
            (clobber (reg:CC 17 flags))
        ]) svc_raw.c:89 -1
     (nil))
(jump_insn 43 33 44 5 (set (pc)
        (label_ref 34)) svc_raw.c:89 -1
     (nil)
 -> 34)
(barrier 44 43 46)
(code_label 46 44 45 6 28 "" [1 uses])
(note 45 46 3 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 3 45 34 6 (set (reg/f:DI 88 [ D.9366 ])
        (const_int 0 [0])) svc_raw.c:82 -1
     (nil))
(code_label 34 3 35 7 27 "" [1 uses])
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 40 7 (set (reg:DI 93 [ <retval> ])
        (reg/f:DI 88 [ D.9366 ])) -1
     (nil))
(insn 40 36 41 7 (set (reg/i:DI 0 ax)
        (reg:DI 93 [ <retval> ])) svc_raw.c:90 -1
     (nil))
(insn 41 40 0 7 (use (reg/i:DI 0 ax)) svc_raw.c:90 -1
     (nil))
