# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab04.srcs/sources_1/ip/integer_MAC/sim/integer_MAC.vhd" \

# Do not sort compile order
nosort
