* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 19 2025 19:26:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U712_CHIP_RAM.REFRESH_RST
T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/s_r

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_0
T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_8
T_17_11_sp4_v_t_45
T_14_11_sp4_h_l_8
T_16_11_lc_trk_g2_5
T_16_11_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_1
T_13_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g1_0
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g1_0
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_40
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_43
T_16_13_lc_trk_g1_6
T_16_13_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_43
T_16_13_lc_trk_g1_6
T_16_13_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_43
T_16_13_lc_trk_g0_6
T_16_13_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_15_lc_trk_g0_0
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_7_sp4_v_t_37
T_17_10_lc_trk_g0_5
T_17_10_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_2
T_13_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_11_15_sp12_h_l_1
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_7/out
T_11_15_sp12_h_l_1
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_sp4_h_l_3
T_16_11_sp4_v_t_38
T_16_7_sp4_v_t_43
T_17_7_sp4_h_l_6
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_3/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_sp4_h_l_3
T_16_11_sp4_v_t_38
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_3
T_13_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_6_16_sp12_h_l_0
T_17_4_sp12_v_t_23
T_17_8_lc_trk_g2_0
T_17_8_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_45
T_14_12_sp4_h_l_1
T_16_12_lc_trk_g3_4
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_5
T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5
T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_14_sp4_v_t_39
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_16_14_sp4_v_t_39
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_5
T_16_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1
T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_1
T_16_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_1
T_16_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : REGENn_c
T_15_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_10_18_sp12_h_l_0
T_9_18_sp12_v_t_23
T_9_26_sp4_v_t_37
T_9_30_sp4_v_t_37
T_5_33_span4_horz_r_2
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_CHIP_RAM.N_333
T_16_15_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_input_2_6
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_5_cascade_
T_16_16_wire_logic_cluster/lc_6/ltout
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5
T_19_14_wire_logic_cluster/lc_6/out
T_19_11_sp4_v_t_36
T_16_15_sp4_h_l_1
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2
T_19_13_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_44
T_16_12_sp4_h_l_9
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_7
T_17_12_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_46
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7
T_19_14_wire_logic_cluster/lc_2/out
T_19_14_sp4_h_l_9
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : REG_CYCLEm
T_14_23_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_40
T_15_17_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_43
T_13_15_sp4_v_t_44
T_13_11_sp4_v_t_44
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_5_23_sp12_h_l_0
T_17_23_sp12_h_l_0
T_28_23_sp12_v_t_23
T_28_25_lc_trk_g3_4
T_28_25_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8
T_19_15_wire_logic_cluster/lc_4/out
T_12_15_sp12_h_l_0
T_14_15_lc_trk_g0_7
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_9
T_22_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0
T_19_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_6
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3
T_18_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_3
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4
T_18_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7
T_18_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3
T_18_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_8
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_3
T_15_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_11_15_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_1
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_sp4_h_l_11
T_14_10_sp4_v_t_40
T_13_12_lc_trk_g0_5
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6
T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_11_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_0
T_11_14_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.REFRESH5lto2
T_11_15_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0
T_20_13_wire_logic_cluster/lc_4/out
T_13_13_sp12_h_l_0
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_0
T_16_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.REFRESH5lto0
T_11_15_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_11_15_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g1_4
T_11_14_input_2_7
T_11_14_wire_logic_cluster/lc_7/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.REFRESH5lto1
T_11_15_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_7/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_2
T_16_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2
T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.BANK0_RNOZ0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.DMA_AZ0Z20
T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_14_13_sp4_h_l_3
T_10_13_sp4_h_l_11
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_7/in_3

End 

Net : C1_c_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_17_glb2local_0
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_7/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_15_16_glb2local_0
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_16_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_18_16_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_18_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_16_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_17_glb2local_1
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_7/in_0

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_18_13_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_14_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_13_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_15_wire_logic_cluster/lc_3/clk

End 

Net : U712_REG_SM.N_241
T_15_17_wire_logic_cluster/lc_7/out
T_5_17_sp12_h_l_1
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_11_15_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_46
T_12_12_sp4_h_l_11
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.DMA_AZ0Z1
T_19_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_40
T_16_15_sp4_h_l_5
T_12_15_sp4_h_l_5
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4
T_18_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_4
T_17_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_13_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_4
T_16_13_lc_trk_g2_1
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

T_13_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_14_12_sp4_v_t_37
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_0/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_12_16_lc_trk_g1_1
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

T_13_13_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_36
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_7/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_41
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_6/in_0

T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_3_0_a3_1
T_15_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_9
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_3_0
T_12_13_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_46
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_363
T_14_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_45
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_3_0_0
T_11_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_43
T_9_13_sp4_h_l_6
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_6
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_39
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g2_3
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_39
T_13_16_lc_trk_g1_2
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_39
T_13_15_lc_trk_g2_7
T_13_15_input_2_1
T_13_15_wire_logic_cluster/lc_1/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_13_16_lc_trk_g1_3
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_39
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.N_357
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_40
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_41
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_36
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_16_13_sp4_v_t_45
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_344_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_13_13_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1Z0Z_7
T_13_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

T_13_14_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_41
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_36
T_14_13_sp4_h_l_1
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_36
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_12_16_lc_trk_g1_4
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

T_13_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_36
T_12_17_lc_trk_g1_1
T_12_17_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_13_13_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_13_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_13_13_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_358
T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g0_7
T_12_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_13_9_sp4_v_t_40
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_1/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g3_5
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_7_13_sp12_h_l_1
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_236_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_282
T_13_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_48_0
T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_4/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_38
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_6/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_5/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_7/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_14_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_5/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_11_15_sp4_h_l_6
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_11_14_sp4_h_l_3
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_11_16_sp4_h_l_4
T_13_16_lc_trk_g3_1
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_46
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_6
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_4
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_4
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_41
T_11_16_sp4_h_l_9
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_41
T_11_16_sp4_h_l_9
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_44
T_11_17_sp4_h_l_2
T_12_17_lc_trk_g2_2
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_7/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_0
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_3/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_37
T_13_17_lc_trk_g0_0
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_10_13_sp4_h_l_8
T_12_13_lc_trk_g3_5
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_10_13_sp4_h_l_8
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_3/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_37
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_7/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_3/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : WRITE_CYCLEm
T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_11_14_sp4_h_l_1
T_12_14_lc_trk_g3_1
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_14_13_sp4_v_t_40
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_14_13_sp4_v_t_40
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_16_lc_trk_g2_3
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_11_14_sp4_h_l_1
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_14_13_sp4_v_t_40
T_14_17_sp4_v_t_45
T_14_21_sp4_v_t_41
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_14_13_sp4_v_t_40
T_14_17_sp4_v_t_45
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_19_25_sp4_h_l_4
T_23_25_sp4_h_l_7
T_27_25_sp4_h_l_3
T_28_25_lc_trk_g2_3
T_28_25_input_2_3
T_28_25_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_217
T_12_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.N_361_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_358_cascade_
T_15_13_wire_logic_cluster/lc_5/ltout
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERe_0_i
T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_14_13_sp4_h_l_11
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_5_13_sp12_h_l_0
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_13_wire_logic_cluster/lc_6/out
T_14_7_sp12_v_t_23
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/cen

End 

Net : U712_CHIP_RAM.N_414_0
T_13_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_4
T_15_8_sp4_v_t_47
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.N_414_cascade_
T_13_12_wire_logic_cluster/lc_5/ltout
T_13_12_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_236
T_14_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.N_414
T_13_12_wire_logic_cluster/lc_5/out
T_12_12_sp4_h_l_2
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : DMA_CYCLEm
T_11_13_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_44
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_6/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_44
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_11_13_sp4_h_l_5
T_14_13_sp4_v_t_47
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.BANK0_RNOZ0Z_2
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_sp4_h_l_9
T_12_13_lc_trk_g0_4
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

End 

Net : DBR_SYNCZ0Z_1
T_14_16_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_38
T_12_12_sp4_h_l_3
T_12_12_lc_trk_g1_6
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_38
T_12_12_sp4_h_l_3
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_38
T_12_12_sp4_h_l_3
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_4_0_cascade_
T_15_13_wire_logic_cluster/lc_2/ltout
T_15_13_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_413
T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_13_13_sp4_h_l_3
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_10_sp4_v_t_43
T_13_14_sp4_h_l_0
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g0_3
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.DMA_CYCLE_STARTZ0
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_10_sp12_v_t_23
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_12_10_sp12_v_t_23
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_9
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_2/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.N_366
T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_42
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_43
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_4_0_0
T_15_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : U712_CHIP_RAM.N_320_cascade_
T_15_13_wire_logic_cluster/lc_1/ltout
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_4_0_a3_0
T_16_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_71_i_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_49
T_12_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_292
T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_234
T_14_14_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERlde_0_a2_2_0_a3_0
T_13_12_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_274
T_12_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_37
T_13_13_sp4_h_l_0
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_5/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_7/in_1

T_13_15_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGURED_RNI3T4KZ0Z7_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_0_113_tz_0_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cnst_ss0_i_0_i_0
T_14_13_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_71_i
T_12_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.un1_CMA28_0_i
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.un1_CMA28_0_i_0
T_16_15_wire_logic_cluster/lc_2/out
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_4/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_41
T_17_15_sp4_h_l_10
T_13_15_sp4_h_l_10
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_5_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_5_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_3/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_16_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_2/cen

T_16_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_16_15_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_16_15_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

T_16_15_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_6/cen

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.N_347
T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.N_344
T_12_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_44
T_12_15_lc_trk_g1_4
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_345
T_12_16_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_10_0_0_a3_0_0_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_230
T_13_14_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_39
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1Z0Z_7_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_354_cascade_
T_13_12_wire_logic_cluster/lc_4/ltout
T_13_12_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.CPU_TACK_7_iv_i_0_1_0
T_13_17_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.CPU_TACK_RNOZ0Z_0
T_12_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_22
T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_286
T_14_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.BANK0_0_sqmuxa_1
T_12_14_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CPU_CYCLE_STARTZ0
T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_271
T_13_16_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.N_267
T_14_14_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_46
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_225_i
T_14_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_0
T_12_14_wire_logic_cluster/lc_5/out
T_13_14_sp4_h_l_10
T_16_10_sp4_v_t_47
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_5_sn_N_5_mux
T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_16_15_lc_trk_g2_2
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_18_11_sp4_v_t_39
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_6/in_0

T_16_15_wire_logic_cluster/lc_5/out
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_6/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g3_5
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_52
T_13_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_0_a3_1_0
T_14_16_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_15_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_8
T_15_16_sp4_v_t_39
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_8
T_15_16_sp4_v_t_39
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.N_367
T_14_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_7
T_10_17_sp4_h_l_7
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_sp4_h_l_7
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_363_cascade_
T_14_13_wire_logic_cluster/lc_0/ltout
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_REG_SM.ASn_0_sqmuxa_1
T_15_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g1_1
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_1_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_28_i_a2_i_0_2
T_13_16_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CYCLE_TERM.N_239_i_0_en_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : CPU_TACKm
T_12_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CYCLE_TERM.TACK_EN6_0_cascade_
T_12_18_wire_logic_cluster/lc_2/ltout
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : REG_TACK
T_12_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.N_239_i_0_en_0
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_12_17_sp4_v_t_46
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_3/cen

End 

Net : CPU_CYCLEm
T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_18_10_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_18_10_sp4_v_t_40
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_18_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_18_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_44
T_13_12_sp4_h_l_3
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g3_0
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_44
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_15_18_sp4_h_l_11
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_15_18_sp4_h_l_11
T_14_18_lc_trk_g1_3
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_15_18_sp4_h_l_11
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_5
T_14_14_sp4_v_t_40
T_15_18_sp4_h_l_11
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_59_i_a2_i_i_a3_1_1
T_13_12_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_46
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.N_222_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_287_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_59_i_a2_i_i_a3_0_1
T_14_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRTZ0Z_2
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_cascade_
T_14_13_wire_logic_cluster/lc_4/ltout
T_14_13_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.N_226
T_15_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.N_220
T_14_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_39
T_14_16_sp4_h_l_7
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_252_cascade_
T_14_14_wire_logic_cluster/lc_1/ltout
T_14_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.CMA_5_0_8
T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g2_3
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_3
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g3_3
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_4
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.STATE_COUNT_srsts_i_i_o2_0_1_3_cascade_
T_14_16_wire_logic_cluster/lc_3/ltout
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_266
T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_16_sp4_v_t_46
T_14_17_lc_trk_g3_6
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_284_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_7_cascade_
T_17_12_wire_logic_cluster/lc_6/ltout
T_17_12_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.N_304
T_13_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_13_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_3/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_input_2_6
T_12_17_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_4/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.CPU_CYCLE_esr_RNIHMEAZ0
T_17_13_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_42
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_42
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.CLK_EN_5_0
T_13_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_45
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.N_230_cascade_
T_13_14_wire_logic_cluster/lc_3/ltout
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_6
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_3
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.N_271_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_6_cascade_
T_17_15_wire_logic_cluster/lc_2/ltout
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_15_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.N_253_cascade_
T_12_14_wire_logic_cluster/lc_6/ltout
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_28_i_a2_i_0_1
T_12_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_14_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : DBR_SYNCZ0Z_0
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_4_cascade_
T_17_15_wire_logic_cluster/lc_4/ltout
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_s_1
T_13_13_wire_logic_cluster/lc_1/out
T_9_13_sp12_h_l_1
T_15_13_lc_trk_g0_6
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_0
T_13_13_wire_logic_cluster/lc_0/cout
T_13_13_wire_logic_cluster/lc_1/in_3

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_2_cascade_
T_16_13_wire_logic_cluster/lc_0/ltout
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.CMA_5_0_8_cascade_
T_16_15_wire_logic_cluster/lc_3/ltout
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_RNIVGRTZ0Z_2_cascade_
T_13_16_wire_logic_cluster/lc_2/ltout
T_13_16_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_2_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.CMA_5_sn_N_5_mux_cascade_
T_16_15_wire_logic_cluster/lc_5/ltout
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_2_i_3
T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_3Z0Z_1
T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.N_272_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.STATE_COUNTc_0_0_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_1_cascade_
T_16_16_wire_logic_cluster/lc_4/ltout
T_16_16_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.N_374
T_15_17_wire_logic_cluster/lc_0/out
T_12_17_sp12_h_l_0
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_1
T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_input_2_7
T_15_16_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM.N_222
T_15_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_270_cascade_
T_14_17_wire_logic_cluster/lc_6/ltout
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_13_17_lc_trk_g0_2
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_2
T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_3_cascade_
T_15_15_wire_logic_cluster/lc_2/ltout
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_129_i_0_0
T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_101_i_a2_i_0_0_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_6
T_13_13_wire_logic_cluster/lc_6/cout
T_13_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_0
T_14_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_43
T_12_12_sp4_h_l_0
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_47
T_15_12_sp4_v_t_43
T_12_12_sp4_h_l_0
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.DMA_CYCLE_START_RNOZ0Z_0_cascade_
T_12_12_wire_logic_cluster/lc_1/ltout
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER48_0_a2_i_1_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_5
T_13_13_wire_logic_cluster/lc_5/cout
T_13_13_wire_logic_cluster/lc_6/in_3

Net : U712_REG_SM.N_313
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_4
T_13_13_wire_logic_cluster/lc_4/cout
T_13_13_wire_logic_cluster/lc_5/in_3

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_13_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_47
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CYCLE_TERM.N_340
T_12_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a3_0_0_0
T_13_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ1Z_2
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_3
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_37
T_10_15_sp4_h_l_6
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.CPU_CYCLE_esr_RNIHMEAZ0_cascade_
T_17_13_wire_logic_cluster/lc_5/ltout
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.DS_EN_RNOZ0Z_0
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_3
T_13_13_wire_logic_cluster/lc_3/cout
T_13_13_wire_logic_cluster/lc_4/in_3

Net : U712_CYCLE_TERM.TACK_EN6_0
T_12_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_s_0
T_13_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.REG_CYCLE_STARTZ0
T_15_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_4
T_14_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_10
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_12_17_sp4_h_l_7
T_11_17_lc_trk_g0_7
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_318_cascade_
T_12_12_wire_logic_cluster/lc_3/ltout
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.un1_ASn_0_sqmuxa_1_i_i_0_cascade_
T_15_16_wire_logic_cluster/lc_2/ltout
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_2
T_13_13_wire_logic_cluster/lc_2/cout
T_13_13_wire_logic_cluster/lc_3/in_3

Net : U712_REG_SM.STATE_COUNTZ0Z_0
T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_1
T_13_13_wire_logic_cluster/lc_1/cout
T_13_13_wire_logic_cluster/lc_2/in_3

Net : U712_REG_SM.N_269_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : CLK40_PLL_i
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_11_sp4_v_t_39
T_14_15_sp4_h_l_2
T_10_15_sp4_h_l_10
T_12_15_lc_trk_g3_7
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_6_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_1/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_6_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_1
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : DBENn_c
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_0/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_9_15_sp12_h_l_0
T_8_3_sp12_v_t_23
T_8_0_span12_vert_4
T_8_0_lc_trk_g0_4
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DS_ENm
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp12_v_t_22
T_15_20_sp4_v_t_40
T_16_24_sp4_h_l_5
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_39
T_16_19_sp4_v_t_39
T_16_23_sp4_v_t_40
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_7/in_3

End 

Net : TACK_OUTn
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_2/out
T_7_15_sp12_h_l_0
T_6_15_sp12_v_t_23
T_0_27_span12_horz_12
T_0_27_lc_trk_g1_4
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : ASn_c
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp12_v_t_22
T_12_26_sp12_h_l_1
T_22_26_sp4_h_l_10
T_25_26_sp4_v_t_47
T_26_30_sp4_h_l_10
T_29_30_sp4_v_t_47
T_29_33_lc_trk_g1_7
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : BANK0_c
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_43
T_14_10_sp4_h_l_11
T_17_6_sp4_v_t_40
T_17_2_sp4_v_t_36
T_17_0_span4_vert_12
T_17_0_lc_trk_g0_4
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : LATCH_CLK_c
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_8_15_sp12_h_l_1
T_7_15_sp12_v_t_22
T_7_27_sp12_v_t_22
T_7_33_lc_trk_g1_5
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DBDIR_c
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_7_sp4_v_t_46
T_11_3_sp4_v_t_39
T_11_0_span4_vert_29
T_11_0_lc_trk_g0_5
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_EN_c
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_21_14_sp12_h_l_1
T_27_14_sp4_h_l_6
T_30_10_sp4_v_t_37
T_30_6_sp4_v_t_37
T_31_6_sp4_h_l_5
T_33_6_lc_trk_g0_5
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_11_15_wire_logic_cluster/lc_6/cout
T_11_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_11_15_wire_logic_cluster/lc_5/cout
T_11_15_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_11_15_wire_logic_cluster/lc_4/cout
T_11_15_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_11_15_wire_logic_cluster/lc_3/cout
T_11_15_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_11_15_wire_logic_cluster/lc_2/cout
T_11_15_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_11_15_wire_logic_cluster/lc_1/cout
T_11_15_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6
T_20_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_5
T_17_15_lc_trk_g0_5
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1
T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_lc_trk_g1_3
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_4
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_14_20_sp4_h_l_9
T_17_16_sp4_v_t_38
T_17_12_sp4_v_t_46
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_0/in_1

End 

Net : A_c_5
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_5_20_sp12_h_l_0
T_16_8_sp12_v_t_23
T_16_12_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_6
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_14_18_sp4_h_l_9
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_7
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_16
T_5_18_sp12_h_l_0
T_16_6_sp12_v_t_23
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_8
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_7_17_sp12_h_l_0
T_16_17_sp4_h_l_11
T_15_13_sp4_v_t_46
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_9
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_33_span4_horz_r_2
T_8_33_span4_horz_r_2
T_12_33_span4_horz_r_2
T_16_33_span4_horz_r_2
T_17_33_lc_trk_g1_6
T_17_33_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_27_sp12_v_t_23
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_10_15_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_5/in_0

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_16_9_sp12_v_t_23
T_16_13_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_17_21_sp12_h_l_0
T_22_21_sp4_h_l_7
T_26_21_sp4_h_l_10
T_30_21_sp4_h_l_6
T_33_17_span4_vert_t_15
T_33_13_span4_vert_t_15
T_33_16_lc_trk_g0_7
T_33_16_wire_gbuf/in

End 

Net : C3_c_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_15_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_15_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_13_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

End 

Net : CASLn_c
T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_28_18_sp12_v_t_23
T_28_25_lc_trk_g3_3
T_28_25_wire_logic_cluster/lc_3/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_28_18_sp12_v_t_23
T_28_25_lc_trk_g3_3
T_28_25_input_2_0
T_28_25_wire_logic_cluster/lc_0/in_2

T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_17_30_sp12_h_l_0
T_16_30_sp4_h_l_1
T_15_26_sp4_v_t_43
T_15_22_sp4_v_t_44
T_14_25_lc_trk_g3_4
T_14_25_wire_logic_cluster/lc_3/in_0

T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_17_30_sp12_h_l_0
T_16_30_sp4_h_l_1
T_15_26_sp4_v_t_43
T_15_22_sp4_v_t_44
T_15_18_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_3/in_0

T_33_30_wire_io_cluster/io_0/D_IN_0
T_25_30_sp12_h_l_0
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_2/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_25_30_sp12_h_l_0
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_3/in_0

End 

Net : CASUn_c
T_33_29_wire_io_cluster/io_1/D_IN_0
T_33_29_span4_horz_4
T_32_25_sp4_v_t_44
T_29_25_sp4_h_l_3
T_28_25_lc_trk_g1_3
T_28_25_wire_logic_cluster/lc_3/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_33_29_span4_horz_4
T_32_25_sp4_v_t_44
T_29_25_sp4_h_l_3
T_28_25_lc_trk_g1_3
T_28_25_wire_logic_cluster/lc_0/in_0

T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_25_lc_trk_g2_0
T_14_25_wire_logic_cluster/lc_3/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_3/in_3

T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_18_lc_trk_g2_7
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_33_29_wire_io_cluster/io_1/D_IN_0
T_27_29_sp12_h_l_0
T_15_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_18_lc_trk_g2_7
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : CASn_c
T_17_10_wire_logic_cluster/lc_0/out
T_14_10_sp12_h_l_0
T_25_0_span12_vert_19
T_25_0_span4_vert_43
T_25_0_span4_horz_r_3
T_28_0_lc_trk_g1_7
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_16
T_4_5_sp12_v_t_23
T_5_5_sp12_h_l_0
T_10_5_sp4_h_l_7
T_13_1_sp4_v_t_42
T_13_0_span4_vert_3
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : CLK40_PLL_i_i
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_6_16_sp12_h_l_1
T_0_16_span12_horz_14
T_0_16_lc_trk_g1_6
T_0_16_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_18_28_sp12_h_l_1
T_29_28_sp12_v_t_22
T_29_33_lc_trk_g1_6
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_18_28_sp12_h_l_1
T_28_28_sp4_h_l_10
T_31_28_sp4_v_t_47
T_31_32_sp4_v_t_36
T_31_33_lc_trk_g0_4
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK80_PLL
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_7_glb2local_0
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_3/in_3

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_PLL_i_i
T_6_7_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_47
T_7_0_span4_vert_43
T_3_0_span4_horz_r_3
T_4_0_lc_trk_g0_7
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_0
T_17_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_45
T_19_12_sp4_h_l_1
T_22_8_sp4_v_t_42
T_22_4_sp4_v_t_47
T_22_0_span4_vert_43
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_1
T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_16_0_span12_vert_17
T_16_0_lc_trk_g1_1
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_10
T_16_12_wire_logic_cluster/lc_1/out
T_16_1_sp12_v_t_22
T_17_1_sp12_h_l_1
T_21_1_sp4_h_l_4
T_24_0_span4_vert_10
T_24_0_lc_trk_g0_2
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_2
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_11
T_15_8_sp4_v_t_41
T_15_4_sp4_v_t_37
T_15_0_span4_vert_37
T_15_0_lc_trk_g0_5
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_3
T_16_14_wire_logic_cluster/lc_0/out
T_13_14_sp12_h_l_0
T_24_2_sp12_v_t_23
T_25_2_sp12_h_l_0
T_33_2_lc_trk_g1_0
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_4
T_17_14_wire_logic_cluster/lc_6/out
T_17_8_sp12_v_t_23
T_18_8_sp12_h_l_0
T_29_0_span12_vert_15
T_29_0_span4_vert_19
T_29_0_span4_horz_r_3
T_33_3_lc_trk_g0_7
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_5
T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp12_h_l_1
T_25_4_sp12_v_t_22
T_26_4_sp12_h_l_1
T_33_4_lc_trk_g0_6
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_6
T_17_15_wire_logic_cluster/lc_3/out
T_17_6_sp12_v_t_22
T_18_6_sp12_h_l_1
T_28_6_sp4_h_l_10
T_32_6_sp4_h_l_6
T_33_2_span4_vert_t_15
T_33_4_lc_trk_g0_3
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_7
T_17_14_wire_logic_cluster/lc_3/out
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_30_5_sp12_h_l_1
T_33_5_lc_trk_g0_6
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_8
T_14_15_wire_logic_cluster/lc_7/out
T_12_15_sp12_h_l_1
T_23_3_sp12_v_t_22
T_24_3_sp12_h_l_1
T_30_3_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g0_3
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_9
T_17_14_wire_logic_cluster/lc_2/out
T_17_12_sp12_v_t_23
T_18_12_sp12_h_l_0
T_29_0_span12_vert_23
T_29_6_sp4_v_t_39
T_30_6_sp4_h_l_7
T_33_6_lc_trk_g0_2
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_16_7_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_38
T_17_4_sp4_h_l_8
T_20_0_span4_vert_39
T_20_0_lc_trk_g0_7
T_16_0_wire_pll/RESET

End 

Net : CRCSn_c
T_17_8_wire_logic_cluster/lc_5/out
T_17_8_sp12_h_l_1
T_21_8_sp4_h_l_4
T_24_4_sp4_v_t_41
T_24_0_span4_vert_41
T_24_0_lc_trk_g0_1
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_6/in_1

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_12_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_47
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_0/in_1

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_7_23_sp12_h_l_0
T_12_23_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_2/in_0

End 

Net : DBRn_c_i
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_17_13_sp4_v_t_40
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_5
T_10_17_sp4_h_l_5
T_6_17_sp4_h_l_8
T_6_17_lc_trk_g1_5
T_6_17_wire_logic_cluster/lc_7/in_3

End 

Net : DBRn_c_i_0
T_6_17_wire_logic_cluster/lc_7/out
T_0_17_span12_horz_10
T_0_17_lc_trk_g1_2
T_0_17_wire_gbuf/in

End 

Net : DBRn_c_i_0_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_16_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_15_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_14_wire_logic_cluster/lc_1/cen

End 

Net : DMA_LATCH_EN_c
T_14_25_wire_logic_cluster/lc_3/out
T_14_25_sp4_h_l_11
T_13_25_sp4_v_t_40
T_13_29_sp4_v_t_36
T_9_33_span4_horz_r_0
T_5_33_span4_horz_r_0
T_8_33_lc_trk_g1_4
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DRA_c_0
T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_21_28_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_16_sp4_v_t_45
T_20_12_sp4_v_t_41
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_0/in_3

T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_21_28_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_16_sp4_v_t_45
T_20_12_sp4_v_t_46
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_7/in_0

End 

Net : DRA_c_1
T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_0/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_20_15_sp4_h_l_3
T_19_11_sp4_v_t_38
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_0/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_4/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_13_sp4_v_t_47
T_19_13_sp4_h_l_10
T_19_13_lc_trk_g1_7
T_19_13_wire_logic_cluster/lc_7/in_3

End 

Net : DRA_c_2
T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_20_23_sp4_h_l_3
T_19_19_sp4_v_t_45
T_19_15_sp4_v_t_41
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_7/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_20_23_sp4_h_l_3
T_19_19_sp4_v_t_45
T_19_15_sp4_v_t_41
T_20_15_sp4_h_l_9
T_19_15_lc_trk_g0_1
T_19_15_wire_logic_cluster/lc_0/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_11_sp12_v_t_23
T_22_13_sp4_v_t_43
T_19_13_sp4_h_l_6
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_4/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_11_sp12_v_t_23
T_22_13_sp4_v_t_43
T_19_13_sp4_h_l_6
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_6/in_0

End 

Net : DRA_c_3
T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_20_21_sp4_h_l_3
T_19_17_sp4_v_t_45
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_7/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_20_21_sp4_h_l_3
T_19_17_sp4_v_t_45
T_19_13_sp4_v_t_45
T_20_13_sp4_h_l_8
T_19_13_lc_trk_g1_0
T_19_13_wire_logic_cluster/lc_6/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_20_21_sp4_h_l_3
T_19_17_sp4_v_t_45
T_19_13_sp4_v_t_45
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_3/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_31_21_sp12_h_l_0
T_19_21_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : DRA_c_4
T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp4_h_l_1
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_0/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp4_h_l_1
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/in_1

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp4_h_l_1
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_4/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_21_sp4_h_l_1
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_43
T_16_13_sp4_h_l_0
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : DRA_c_5
T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_0/in_3

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_7/in_3

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_4/in_3

T_33_20_wire_io_cluster/io_1/D_IN_0
T_31_20_sp12_h_l_0
T_19_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_14_lc_trk_g3_4
T_18_14_wire_logic_cluster/lc_5/in_0

End 

Net : DRA_c_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_7/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_20_19_sp4_h_l_3
T_19_15_sp4_v_t_45
T_19_11_sp4_v_t_46
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_6/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_20_19_sp4_h_l_3
T_19_15_sp4_v_t_45
T_19_11_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_5/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_19_19_sp12_h_l_0
T_20_19_sp4_h_l_3
T_19_15_sp4_v_t_45
T_19_11_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_6/in_0

End 

Net : DRA_c_7
T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_4_sp12_v_t_23
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_4/in_0

T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_16_sp4_h_l_1
T_19_12_sp4_v_t_36
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_6/in_1

T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_16_sp4_h_l_1
T_19_12_sp4_v_t_36
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_6/in_1

T_33_16_wire_io_cluster/io_0/D_IN_0
T_33_16_span12_horz_0
T_21_16_sp12_h_l_0
T_20_16_sp4_h_l_1
T_19_12_sp4_v_t_36
T_18_14_lc_trk_g0_1
T_18_14_input_2_7
T_18_14_wire_logic_cluster/lc_7/in_2

End 

Net : DRA_c_8
T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_4/in_3

T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_19_15_lc_trk_g0_3
T_19_15_wire_logic_cluster/lc_4/in_3

T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_20_15_sp4_h_l_7
T_19_11_sp4_v_t_37
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_2/in_0

T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_20_15_sp4_h_l_7
T_19_11_sp4_v_t_37
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_7/in_0

End 

Net : DRA_c_9
T_33_30_wire_io_cluster/io_1/D_IN_0
T_23_30_sp12_h_l_0
T_22_18_sp12_v_t_23
T_22_6_sp12_v_t_23
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_4/in_3

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_20_18_sp4_h_l_3
T_19_14_sp4_v_t_45
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_4/in_0

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_18_18_sp4_h_l_1
T_17_14_sp4_v_t_36
T_17_16_lc_trk_g2_1
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_20_18_sp4_h_l_3
T_19_14_sp4_v_t_45
T_20_14_sp4_h_l_8
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_2/in_3

End 

Net : DRDENn_c
T_28_25_wire_logic_cluster/lc_0/out
T_28_25_sp4_h_l_5
T_31_25_sp4_v_t_40
T_31_29_sp4_v_t_36
T_31_33_lc_trk_g0_1
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_182
T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_27_24_sp12_v_t_22
T_27_33_lc_trk_g0_6
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_184
T_16_25_wire_logic_cluster/lc_7/out
T_16_20_sp12_v_t_22
T_17_32_sp12_h_l_1
T_28_32_sp12_v_t_22
T_28_33_lc_trk_g1_6
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_186_i
T_14_18_wire_logic_cluster/lc_5/out
T_14_11_sp12_v_t_22
T_15_11_sp12_h_l_1
T_26_0_span12_vert_21
T_26_2_sp4_v_t_42
T_27_2_sp4_h_l_0
T_31_2_sp4_h_l_0
T_33_2_lc_trk_g0_0
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_188_i
T_14_18_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_0_span12_vert_15
T_14_0_span4_vert_19
T_10_0_span4_horz_r_3
T_12_0_lc_trk_g0_3
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_202_i
T_14_18_wire_logic_cluster/lc_1/out
T_10_18_sp12_h_l_1
T_22_18_sp12_h_l_1
T_26_18_sp4_h_l_4
T_29_14_sp4_v_t_47
T_29_10_sp4_v_t_36
T_30_10_sp4_h_l_1
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_203_i
T_14_18_wire_logic_cluster/lc_3/out
T_8_18_sp12_h_l_1
T_19_6_sp12_v_t_22
T_20_6_sp12_h_l_1
T_31_0_span12_vert_10
T_31_1_sp4_v_t_38
T_32_1_sp4_h_l_8
T_33_1_lc_trk_g0_5
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_242_i
T_16_26_wire_logic_cluster/lc_4/out
T_9_26_sp12_h_l_0
T_20_26_sp12_v_t_23
T_20_33_lc_trk_g1_3
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_243_i
T_15_26_wire_logic_cluster/lc_0/out
T_15_26_sp4_h_l_5
T_18_26_sp4_v_t_47
T_18_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_22_33_span4_horz_r_3
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_244_i
T_16_26_wire_logic_cluster/lc_5/out
T_16_25_sp4_v_t_42
T_17_29_sp4_h_l_7
T_20_29_sp4_v_t_37
T_20_33_lc_trk_g1_0
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_245_i
T_16_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_5
T_19_26_sp4_v_t_40
T_19_30_sp4_v_t_40
T_19_33_lc_trk_g1_0
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_268
T_28_25_wire_logic_cluster/lc_3/out
T_28_25_sp4_h_l_11
T_31_25_sp4_v_t_41
T_31_29_sp4_v_t_42
T_31_33_span4_horz_r_1
T_33_31_lc_trk_g1_5
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_969_i
T_7_19_wire_logic_cluster/lc_1/out
T_7_16_sp12_v_t_22
T_7_23_sp4_v_t_38
T_4_27_sp4_h_l_3
T_0_27_span4_horz_19
T_0_27_lc_trk_g1_3
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAMSPACEn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_0_15_span12_horz_3
T_9_15_sp4_h_l_11
T_12_11_sp4_v_t_40
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_4/in_0

End 

Net : RAS0n_c
T_33_14_wire_io_cluster/io_1/D_IN_0
T_23_14_sp12_h_l_0
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_4/in_1

End 

Net : RASn_c
T_17_7_wire_logic_cluster/lc_3/out
T_18_7_sp4_h_l_6
T_22_7_sp4_h_l_2
T_25_3_sp4_v_t_45
T_25_0_span4_vert_32
T_25_0_lc_trk_g0_0
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : REGSPACEn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_8_19_sp12_h_l_0
T_13_19_sp4_h_l_7
T_16_15_sp4_v_t_36
T_15_18_lc_trk_g2_4
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_13_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_0/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_17_sp4_v_t_46
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp12_v_t_23
T_24_19_sp4_v_t_43
T_21_23_sp4_h_l_6
T_17_23_sp4_h_l_2
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_5/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_13_sp4_v_t_47
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_13_sp4_v_t_47
T_16_13_sp4_h_l_10
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_12_17_sp12_v_t_23
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_3/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_12_17_sp12_v_t_23
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_13_sp4_v_t_47
T_16_13_sp4_h_l_10
T_12_13_sp4_h_l_6
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_3/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_13_sp4_v_t_47
T_16_13_sp4_h_l_10
T_12_13_sp4_h_l_6
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_2/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_12_17_sp12_v_t_23
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_sp4_h_l_5
T_15_17_sp4_v_t_46
T_15_21_sp4_v_t_46
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_6/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : RESETn_c_i
T_17_23_wire_logic_cluster/lc_5/out
T_17_23_sp12_h_l_1
T_16_23_sp12_v_t_22
T_16_33_lc_trk_g0_5
T_16_33_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_glb2local_2
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_glb2local_2
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_glb2local_3
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_14_glb2local_0
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_12_glb2local_3
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_6/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_glb2local_0
T_6_17_lc_trk_g0_4
T_6_17_wire_logic_cluster/lc_7/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_7_wire_logic_cluster/lc_5/s_r

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_6/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_13_19_sp4_h_l_11
T_16_15_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_0/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_11_sp4_v_t_38
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_0/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_16_27_sp12_h_l_0
T_25_27_sp4_h_l_11
T_28_23_sp4_v_t_40
T_28_25_lc_trk_g2_5
T_28_25_wire_logic_cluster/lc_3/in_0

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_15_26_lc_trk_g3_5
T_15_26_input_2_0
T_15_26_wire_logic_cluster/lc_0/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_16_26_lc_trk_g3_0
T_16_26_wire_logic_cluster/lc_4/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_16_26_lc_trk_g3_0
T_16_26_input_2_5
T_16_26_wire_logic_cluster/lc_5/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_16_26_lc_trk_g3_0
T_16_26_wire_logic_cluster/lc_0/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_17_22_sp4_v_t_46
T_16_25_lc_trk_g3_6
T_16_25_wire_logic_cluster/lc_7/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_14_26_sp4_h_l_5
T_17_22_sp4_v_t_46
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_5/in_1

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_10_30_sp4_h_l_11
T_13_26_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_18_sp4_v_t_45
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_6/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_20_sp4_v_t_43
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g3_3
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_15_22_sp4_v_t_38
T_15_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_15_22_sp4_v_t_38
T_15_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span4_horz_4
T_5_30_sp4_h_l_0
T_9_30_sp4_h_l_0
T_12_26_sp4_v_t_43
T_13_26_sp4_h_l_11
T_15_26_lc_trk_g3_6
T_15_26_wire_logic_cluster/lc_0/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span4_horz_4
T_5_30_sp4_h_l_0
T_9_30_sp4_h_l_0
T_12_26_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_16_26_lc_trk_g1_2
T_16_26_wire_logic_cluster/lc_4/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span4_horz_4
T_5_30_sp4_h_l_0
T_9_30_sp4_h_l_0
T_12_26_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_16_26_lc_trk_g1_2
T_16_26_wire_logic_cluster/lc_5/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span4_horz_4
T_5_30_sp4_h_l_0
T_9_30_sp4_h_l_0
T_12_26_sp4_v_t_43
T_13_26_sp4_h_l_11
T_17_26_sp4_h_l_2
T_16_26_lc_trk_g1_2
T_16_26_wire_logic_cluster/lc_0/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_18_sp4_v_t_45
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_6/in_1

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_6/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_6/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_19_lc_trk_g2_7
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : TACK_EN_i_ess
T_12_19_wire_logic_cluster/lc_4/out
T_5_19_sp12_h_l_0
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_1/in_3

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_13_23_sp4_h_l_7
T_16_19_sp4_v_t_42
T_16_15_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_4/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_13_23_sp4_h_l_7
T_12_19_sp4_v_t_42
T_12_15_sp4_v_t_42
T_12_11_sp4_v_t_47
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_BYTE_ENABLE.N_242
T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_2/in_1

End 

Net : U712_BYTE_ENABLE.N_243
T_14_19_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_BYTE_ENABLE.N_244
T_14_19_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_5/in_0

End 

Net : U712_BYTE_ENABLE.N_245
T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_1/in_0

End 

Net : U712_BYTE_ENABLE.un1_CLLBEn_i_a3_0Z0Z_0
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_2/in_0

End 

Net : U712_BYTE_ENABLE.un1_CUMBEn_i_a3_0Z0Z_0
T_13_16_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_42
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_42
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.BANK0_RNOZ0Z_1
T_12_20_wire_logic_cluster/lc_0/out
T_12_8_sp12_v_t_23
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : AGNUS_REV_c
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_23_13_sp4_v_t_38
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_4/in_0

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_16_lc_trk_g0_6
T_19_16_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_22_17_sp4_h_l_5
T_21_13_sp4_v_t_47
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_0/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_0/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_0/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_30_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_6/in_0

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_2/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_22_17_sp4_h_l_5
T_18_17_sp4_h_l_5
T_14_17_sp4_h_l_1
T_13_17_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_0/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_9
T_19_13_lc_trk_g1_1
T_19_13_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_23_13_sp4_v_t_38
T_20_13_sp4_h_l_9
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_6/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_3/in_0

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_19_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_6/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_7/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_30_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : AWEn_c
T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_29_sp12_v_t_23
T_8_17_sp12_v_t_23
T_8_17_sp4_v_t_45
T_9_17_sp4_h_l_8
T_12_13_sp4_v_t_39
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_3/in_0

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_25_sp12_v_t_23
T_8_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_12_13_sp4_h_l_5
T_15_9_sp4_v_t_46
T_14_12_lc_trk_g3_6
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_10_22_sp4_h_l_11
T_13_18_sp4_v_t_40
T_13_20_lc_trk_g3_5
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_6/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_6/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_43
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_5/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_16_22_sp12_v_t_23
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_5/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_22_sp4_v_t_37
T_15_26_lc_trk_g1_0
T_15_26_wire_logic_cluster/lc_0/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_16_22_sp12_v_t_23
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_7/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_16_22_sp12_v_t_23
T_16_26_lc_trk_g2_0
T_16_26_input_2_4
T_16_26_wire_logic_cluster/lc_4/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_16_22_sp12_v_t_23
T_16_26_lc_trk_g2_0
T_16_26_wire_logic_cluster/lc_5/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_16_22_sp12_v_t_23
T_16_26_lc_trk_g2_0
T_16_26_input_2_0
T_16_26_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_25_sp4_v_t_44
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_16_25_sp12_v_t_23
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_4/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_16_25_sp12_v_t_23
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_5/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_16_25_sp12_v_t_23
T_16_26_lc_trk_g3_7
T_16_26_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_10_25_sp4_h_l_7
T_13_21_sp4_v_t_36
T_13_17_sp4_v_t_36
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_6/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_6/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_38
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_6/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_16
T_5_25_sp12_h_l_0
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_38
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_12_12_sp4_h_l_7
T_15_12_sp4_v_t_37
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_11
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_12_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_13
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_10_11_sp4_h_l_11
T_14_11_sp4_h_l_11
T_17_11_sp4_v_t_41
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_10_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_7/in_0

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_10_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_46
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_4/in_1

End 

Net : A_c_15
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_8_6_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_14_sp4_v_t_46
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_9_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_17
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_11_sp4_v_t_39
T_13_15_sp4_h_l_2
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_7_4_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_8_sp4_v_t_41
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_19
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_9_16_sp12_h_l_0
T_18_16_sp4_h_l_11
T_17_12_sp4_v_t_41
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_2
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_0
T_12_15_sp12_v_t_23
T_12_13_sp4_v_t_47
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_20
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_20
T_3_22_sp12_h_l_0
T_10_22_sp4_h_l_9
T_13_18_sp4_v_t_44
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : VBENn_c
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_12_8_sp4_v_t_39
T_12_4_sp4_v_t_39
T_12_0_span4_vert_40
T_12_0_lc_trk_g0_0
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp12_h_l_0
T_26_0_span12_vert_20
T_26_1_sp4_v_t_43
T_27_1_sp4_h_l_11
T_31_1_sp4_h_l_11
T_33_1_lc_trk_g1_3
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_3
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_20
T_2_13_sp12_v_t_23
T_3_13_sp12_h_l_0
T_12_13_sp4_h_l_11
T_15_13_sp4_v_t_41
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_7_9_0_
Net : bfn_9_7_0_
