/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Fri Nov  7 22:50:31 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkFP32_Adder.h"


/* Constructor */
MOD_mkFP32_Adder::MOD_mkFP32_Adder(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_diff_reg(simHdl, "diff_reg", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_done1(simHdl, "done1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_done2(simHdl, "done2", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_done3(simHdl, "done3", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_final_mantissa(simHdl, "final_mantissa", this, 23u, 0u, (tUInt8)0u),
    INST_guard1(simHdl, "guard1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_man_carry(simHdl, "man_carry", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_new_exp(simHdl, "new_exp", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_rca(simHdl, "rca", this),
    INST_rcs1(simHdl, "rcs1", this),
    INST_rcs2(simHdl, "rcs2", this),
    INST_res(simHdl, "res", this, 32u, 0u, (tUInt8)0u),
    INST_shifted_mantissa_1(simHdl, "shifted_mantissa_1", this, 24u, 0u, (tUInt8)0u),
    INST_shifted_mantissa_2(simHdl, "shifted_mantissa_2", this, 24u, 0u, (tUInt8)0u),
    INST_sticky1(simHdl, "sticky1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 15u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkFP32_Adder::init_symbols_0()
{
  init_symbol(&symbols[0u], "diff_reg", SYM_MODULE, &INST_diff_reg);
  init_symbol(&symbols[1u], "done1", SYM_MODULE, &INST_done1);
  init_symbol(&symbols[2u], "done2", SYM_MODULE, &INST_done2);
  init_symbol(&symbols[3u], "done3", SYM_MODULE, &INST_done3);
  init_symbol(&symbols[4u], "final_mantissa", SYM_MODULE, &INST_final_mantissa);
  init_symbol(&symbols[5u], "guard1", SYM_MODULE, &INST_guard1);
  init_symbol(&symbols[6u], "man_carry", SYM_MODULE, &INST_man_carry);
  init_symbol(&symbols[7u], "new_exp", SYM_MODULE, &INST_new_exp);
  init_symbol(&symbols[8u], "rca", SYM_MODULE, &INST_rca);
  init_symbol(&symbols[9u], "rcs1", SYM_MODULE, &INST_rcs1);
  init_symbol(&symbols[10u], "rcs2", SYM_MODULE, &INST_rcs2);
  init_symbol(&symbols[11u], "res", SYM_MODULE, &INST_res);
  init_symbol(&symbols[12u], "shifted_mantissa_1", SYM_MODULE, &INST_shifted_mantissa_1);
  init_symbol(&symbols[13u], "shifted_mantissa_2", SYM_MODULE, &INST_shifted_mantissa_2);
  init_symbol(&symbols[14u], "sticky1", SYM_MODULE, &INST_sticky1);
}


/* Rule actions */


/* Methods */

void MOD_mkFP32_Adder::METH_match_exponents(tUInt32 ARG_match_exponents_num1,
					    tUInt32 ARG_match_exponents_num2)
{
  tUInt8 DEF_y__h1112;
  tUInt32 DEF_y__h1110;
  tUInt8 DEF_y__h906;
  tUInt32 DEF_y__h904;
  tUInt8 DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4;
  tUInt32 DEF_shifted_part__h1070;
  tUInt32 DEF_shifted_part__h857;
  tUInt8 DEF_x__h867;
  tUInt8 DEF_x__h1080;
  tUInt8 DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d36;
  tUInt8 DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d24;
  tUInt8 DEF_x__h1314;
  tUInt8 DEF_x__h1346;
  tUInt8 DEF_y_avValue_snd_fst__h1208;
  tUInt8 DEF_y_avValue_fst__h1169;
  tUInt32 DEF_x__h1188;
  tUInt32 DEF_sm1__h607;
  tUInt32 DEF_y_avValue_snd_snd_fst__h1224;
  tUInt32 DEF_y_avValue_snd_snd_fst__h1213;
  tUInt32 DEF_y_avValue_snd_snd_snd__h1223;
  tUInt32 DEF_sm2__h608;
  tUInt32 DEF_x__h1261;
  tUInt8 DEF_x__h749;
  tUInt8 DEF_x__h985;
  tUInt8 DEF_i__h1004;
  tUInt8 DEF_rcs2_calculate_match_exponents_num2_BITS_30_TO_ETC___d12;
  tUInt8 DEF_i__h769;
  tUInt8 DEF_rcs1_calculate_match_exponents_num1_BITS_30_TO_ETC___d21;
  tUInt8 DEF_diff__h944;
  tUInt8 DEF_diff__h700;
  tUInt32 DEF_man1__h601;
  tUInt32 DEF_man2__h602;
  tUInt8 DEF_y_avValue_snd_fst__h1217;
  tUInt8 DEF_y_avValue_snd_fst__h1219;
  tUInt8 DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3;
  tUInt8 DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5;
  DEF_y_avValue_snd_fst__h1219 = (tUInt8)((tUInt8)255u & (ARG_match_exponents_num2 >> 23u));
  DEF_y_avValue_snd_fst__h1217 = (tUInt8)((tUInt8)255u & (ARG_match_exponents_num1 >> 23u));
  DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 = DEF_y_avValue_snd_fst__h1217 <= DEF_y_avValue_snd_fst__h1219;
  DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 = DEF_y_avValue_snd_fst__h1217 == DEF_y_avValue_snd_fst__h1219;
  DEF_man2__h602 = (tUInt32)(8388607u & ARG_match_exponents_num2);
  DEF_man1__h601 = (tUInt32)(8388607u & ARG_match_exponents_num1);
  DEF_diff__h700 = (tUInt8)((tUInt8)255u & INST_rcs1.METH_calculate(DEF_y_avValue_snd_fst__h1217,
								    DEF_y_avValue_snd_fst__h1219));
  DEF_diff__h944 = (tUInt8)((tUInt8)255u & INST_rcs2.METH_calculate(DEF_y_avValue_snd_fst__h1219,
								    DEF_y_avValue_snd_fst__h1217));
  DEF_i__h769 = (tUInt8)255u & (DEF_diff__h700 - (tUInt8)1u);
  DEF_rcs1_calculate_match_exponents_num1_BITS_30_TO_ETC___d21 = (tUInt8)((tUInt8)31u & DEF_i__h769);
  DEF_i__h1004 = (tUInt8)255u & (DEF_diff__h944 - (tUInt8)1u);
  DEF_rcs2_calculate_match_exponents_num2_BITS_30_TO_ETC___d12 = (tUInt8)((tUInt8)31u & DEF_i__h1004);
  DEF_x__h985 = primExtract8(1u,
			     23u,
			     (tUInt32)(DEF_man1__h601),
			     5u,
			     (tUInt8)(DEF_rcs2_calculate_match_exponents_num2_BITS_30_TO_ETC___d12),
			     5u,
			     (tUInt8)(DEF_rcs2_calculate_match_exponents_num2_BITS_30_TO_ETC___d12));
  DEF_x__h749 = primExtract8(1u,
			     23u,
			     (tUInt32)(DEF_man2__h602),
			     5u,
			     (tUInt8)(DEF_rcs1_calculate_match_exponents_num1_BITS_30_TO_ETC___d21),
			     5u,
			     (tUInt8)(DEF_rcs1_calculate_match_exponents_num1_BITS_30_TO_ETC___d21));
  DEF_sm2__h608 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_man2__h602);
  DEF_y_avValue_snd_snd_snd__h1223 = primShiftR32(24u,
						  24u,
						  (tUInt32)(DEF_sm2__h608),
						  8u,
						  (tUInt8)(DEF_diff__h700));
  DEF_x__h1261 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 || DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_sm2__h608 : DEF_y_avValue_snd_snd_snd__h1223;
  DEF_sm1__h607 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_man1__h601);
  DEF_y_avValue_snd_snd_fst__h1224 = primShiftR32(24u,
						  24u,
						  (tUInt32)(DEF_sm1__h607),
						  8u,
						  (tUInt8)(DEF_diff__h944));
  DEF_y_avValue_snd_snd_fst__h1213 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_y_avValue_snd_snd_fst__h1224 : DEF_sm1__h607;
  DEF_x__h1188 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? DEF_sm1__h607 : DEF_y_avValue_snd_snd_fst__h1213;
  DEF_y_avValue_fst__h1169 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_diff__h944 : DEF_diff__h700;
  DEF_y_avValue_snd_fst__h1208 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_y_avValue_snd_fst__h1219 : DEF_y_avValue_snd_fst__h1217;
  DEF_x__h1346 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? (tUInt8)0u : DEF_y_avValue_fst__h1169;
  DEF_x__h1314 = DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3 ? DEF_y_avValue_snd_fst__h1217 : DEF_y_avValue_snd_fst__h1208;
  DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d24 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? !(DEF_diff__h944 == (tUInt8)0u) && DEF_x__h985 : !(DEF_diff__h700 == (tUInt8)0u) && DEF_x__h749;
  DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4 = !DEF_match_exponents_num1_BITS_30_TO_23_EQ_match_ex_ETC___d3;
  DEF_y__h906 = (tUInt8)255u & ((tUInt8)25u - DEF_diff__h700);
  DEF_y__h904 = primShiftR32(24u, 24u, 16777215u, 8u, (tUInt8)(DEF_y__h906));
  DEF_shifted_part__h857 = DEF_sm2__h608 & DEF_y__h904;
  DEF_x__h867 = !(DEF_shifted_part__h857 == 0u);
  DEF_y__h1112 = (tUInt8)255u & ((tUInt8)25u - DEF_diff__h944);
  DEF_y__h1110 = primShiftR32(24u, 24u, 16777215u, 8u, (tUInt8)(DEF_y__h1112));
  DEF_shifted_part__h1070 = DEF_sm2__h608 & DEF_y__h1110;
  DEF_x__h1080 = !(DEF_shifted_part__h1070 == 0u);
  DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d36 = DEF_match_exponents_num1_BITS_30_TO_23_ULE_match_e_ETC___d5 ? DEF_x__h1080 : DEF_x__h867;
  if (DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4)
    INST_guard1.METH_write(DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d24);
  if (DEF_NOT_match_exponents_num1_BITS_30_TO_23_EQ_matc_ETC___d4)
    INST_sticky1.METH_write(DEF_IF_match_exponents_num1_BITS_30_TO_23_ULE_matc_ETC___d36);
  INST_shifted_mantissa_1.METH_write(DEF_x__h1188);
  INST_shifted_mantissa_2.METH_write(DEF_x__h1261);
  INST_new_exp.METH_write(DEF_x__h1314);
  INST_diff_reg.METH_write(DEF_x__h1346);
  INST_done1.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_match_exponents()
{
  tUInt8 DEF_CAN_FIRE_match_exponents;
  tUInt8 PORT_RDY_match_exponents;
  DEF_CAN_FIRE_match_exponents = (tUInt8)1u;
  PORT_RDY_match_exponents = DEF_CAN_FIRE_match_exponents;
  return PORT_RDY_match_exponents;
}

void MOD_mkFP32_Adder::METH_add_mantissa()
{
  tUInt32 DEF_x__h1639;
  tUInt32 DEF_x__h2059;
  tUInt32 DEF_IF_rca_calculate_shifted_mantissa_1_8_shifted__ETC___d67;
  tUInt8 DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d51;
  tUInt8 DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d52;
  tUInt32 DEF_x__h1980;
  tUInt32 DEF_x__h1559;
  tUInt8 DEF_guard1__h1953;
  tUInt8 DEF_sticky1__h2033;
  tUInt32 DEF_b__h1429;
  tUInt32 DEF_a__h1428;
  tUInt32 DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50;
  DEF_a__h1428 = INST_shifted_mantissa_1.METH_read();
  DEF_b__h1429 = INST_shifted_mantissa_2.METH_read();
  DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50 = INST_rca.METH_calculate(DEF_a__h1428,
											 DEF_b__h1429,
											 (tUInt8)0u);
  DEF_sticky1__h2033 = INST_sticky1.METH_read();
  DEF_guard1__h1953 = INST_guard1.METH_read();
  DEF_x__h1559 = (tUInt32)(DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50 >> 2u);
  DEF_x__h1980 = (tUInt32)(8388607u & (DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50 >> 1u));
  DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d52 = (tUInt8)((tUInt8)1u & (DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50 >> 1u));
  DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d51 = (tUInt8)((tUInt8)1u & DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50);
  DEF_x__h2059 = 8388607u & (DEF_x__h1980 + 1u);
  DEF_x__h1639 = 8388607u & (DEF_x__h1559 + 1u);
  DEF_IF_rca_calculate_shifted_mantissa_1_8_shifted__ETC___d67 = DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d51 ? (DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d52 ? (DEF_guard1__h1953 | DEF_sticky1__h2033 || (tUInt8)((tUInt8)1u & (DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d50 >> 2u)) ? DEF_x__h1639 : DEF_x__h1559) : DEF_x__h1559) : (DEF_guard1__h1953 ? (DEF_sticky1__h2033 || DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d52 ? DEF_x__h2059 : DEF_x__h1980) : DEF_x__h1980);
  INST_man_carry.METH_write(DEF_rca_calculate_shifted_mantissa_1_8_shifted_man_ETC___d51);
  INST_final_mantissa.METH_write(DEF_IF_rca_calculate_shifted_mantissa_1_8_shifted__ETC___d67);
  INST_done2.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_add_mantissa()
{
  tUInt8 DEF_CAN_FIRE_add_mantissa;
  tUInt8 PORT_RDY_add_mantissa;
  DEF_CAN_FIRE_add_mantissa = (tUInt8)1u;
  PORT_RDY_add_mantissa = DEF_CAN_FIRE_add_mantissa;
  return PORT_RDY_add_mantissa;
}

void MOD_mkFP32_Adder::METH_normalise()
{
  tUInt32 DEF__0b1_CONCAT_IF_man_carry_8_THEN_new_exp_9_PLUS__ETC___d73;
  tUInt8 DEF__read__h319;
  tUInt32 DEF__read__h419;
  DEF__read__h419 = INST_final_mantissa.METH_read();
  DEF__read__h319 = INST_new_exp.METH_read();
  DEF__0b1_CONCAT_IF_man_carry_8_THEN_new_exp_9_PLUS__ETC___d73 = ((((tUInt32)((tUInt8)1u)) << 31u) | (((tUInt32)(INST_man_carry.METH_read() ? (tUInt8)255u & (DEF__read__h319 + (tUInt8)1u) : DEF__read__h319)) << 23u)) | DEF__read__h419;
  INST_res.METH_write(DEF__0b1_CONCAT_IF_man_carry_8_THEN_new_exp_9_PLUS__ETC___d73);
  INST_done3.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_normalise()
{
  tUInt8 DEF_CAN_FIRE_normalise;
  tUInt8 PORT_RDY_normalise;
  DEF_CAN_FIRE_normalise = (tUInt8)1u;
  PORT_RDY_normalise = DEF_CAN_FIRE_normalise;
  return PORT_RDY_normalise;
}

tUInt32 MOD_mkFP32_Adder::METH_get_res()
{
  tUInt32 PORT_get_res;
  PORT_get_res = INST_res.METH_read();
  return PORT_get_res;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_get_res()
{
  tUInt8 DEF_CAN_FIRE_get_res;
  tUInt8 PORT_RDY_get_res;
  DEF_CAN_FIRE_get_res = (tUInt8)1u;
  PORT_RDY_get_res = DEF_CAN_FIRE_get_res;
  return PORT_RDY_get_res;
}

tUInt8 MOD_mkFP32_Adder::METH_state_1_done()
{
  tUInt8 PORT_state_1_done;
  PORT_state_1_done = INST_done1.METH_read();
  return PORT_state_1_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_1_done()
{
  tUInt8 DEF_CAN_FIRE_state_1_done;
  tUInt8 PORT_RDY_state_1_done;
  DEF_CAN_FIRE_state_1_done = (tUInt8)1u;
  PORT_RDY_state_1_done = DEF_CAN_FIRE_state_1_done;
  return PORT_RDY_state_1_done;
}

tUInt8 MOD_mkFP32_Adder::METH_state_2_done()
{
  tUInt8 PORT_state_2_done;
  PORT_state_2_done = INST_done2.METH_read();
  return PORT_state_2_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_2_done()
{
  tUInt8 DEF_CAN_FIRE_state_2_done;
  tUInt8 PORT_RDY_state_2_done;
  DEF_CAN_FIRE_state_2_done = (tUInt8)1u;
  PORT_RDY_state_2_done = DEF_CAN_FIRE_state_2_done;
  return PORT_RDY_state_2_done;
}

tUInt8 MOD_mkFP32_Adder::METH_state_3_done()
{
  tUInt8 PORT_state_3_done;
  PORT_state_3_done = INST_done3.METH_read();
  return PORT_state_3_done;
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_state_3_done()
{
  tUInt8 DEF_CAN_FIRE_state_3_done;
  tUInt8 PORT_RDY_state_3_done;
  DEF_CAN_FIRE_state_3_done = (tUInt8)1u;
  PORT_RDY_state_3_done = DEF_CAN_FIRE_state_3_done;
  return PORT_RDY_state_3_done;
}

void MOD_mkFP32_Adder::METH_clear_adder()
{
  INST_done1.METH_write((tUInt8)0u);
  INST_done2.METH_write((tUInt8)0u);
  INST_done3.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkFP32_Adder::METH_RDY_clear_adder()
{
  tUInt8 DEF_CAN_FIRE_clear_adder;
  tUInt8 PORT_RDY_clear_adder;
  DEF_CAN_FIRE_clear_adder = (tUInt8)1u;
  PORT_RDY_clear_adder = DEF_CAN_FIRE_clear_adder;
  return PORT_RDY_clear_adder;
}


/* Reset routines */

void MOD_mkFP32_Adder::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_sticky1.reset_RST(ARG_rst_in);
  INST_shifted_mantissa_2.reset_RST(ARG_rst_in);
  INST_shifted_mantissa_1.reset_RST(ARG_rst_in);
  INST_res.reset_RST(ARG_rst_in);
  INST_rcs2.reset_RST_N(ARG_rst_in);
  INST_rcs1.reset_RST_N(ARG_rst_in);
  INST_rca.reset_RST_N(ARG_rst_in);
  INST_new_exp.reset_RST(ARG_rst_in);
  INST_man_carry.reset_RST(ARG_rst_in);
  INST_guard1.reset_RST(ARG_rst_in);
  INST_final_mantissa.reset_RST(ARG_rst_in);
  INST_done3.reset_RST(ARG_rst_in);
  INST_done2.reset_RST(ARG_rst_in);
  INST_done1.reset_RST(ARG_rst_in);
  INST_diff_reg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkFP32_Adder::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkFP32_Adder::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_diff_reg.dump_state(indent + 2u);
  INST_done1.dump_state(indent + 2u);
  INST_done2.dump_state(indent + 2u);
  INST_done3.dump_state(indent + 2u);
  INST_final_mantissa.dump_state(indent + 2u);
  INST_guard1.dump_state(indent + 2u);
  INST_man_carry.dump_state(indent + 2u);
  INST_new_exp.dump_state(indent + 2u);
  INST_rca.dump_state(indent + 2u);
  INST_rcs1.dump_state(indent + 2u);
  INST_rcs2.dump_state(indent + 2u);
  INST_res.dump_state(indent + 2u);
  INST_shifted_mantissa_1.dump_state(indent + 2u);
  INST_shifted_mantissa_2.dump_state(indent + 2u);
  INST_sticky1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkFP32_Adder::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 13u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_diff_reg.dump_VCD_defs(num);
  num = INST_done1.dump_VCD_defs(num);
  num = INST_done2.dump_VCD_defs(num);
  num = INST_done3.dump_VCD_defs(num);
  num = INST_final_mantissa.dump_VCD_defs(num);
  num = INST_guard1.dump_VCD_defs(num);
  num = INST_man_carry.dump_VCD_defs(num);
  num = INST_new_exp.dump_VCD_defs(num);
  num = INST_res.dump_VCD_defs(num);
  num = INST_shifted_mantissa_1.dump_VCD_defs(num);
  num = INST_shifted_mantissa_2.dump_VCD_defs(num);
  num = INST_sticky1.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_rca.dump_VCD_defs(l);
    num = INST_rcs1.dump_VCD_defs(l);
    num = INST_rcs2.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkFP32_Adder::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFP32_Adder &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkFP32_Adder::vcd_defs(tVCDDumpType dt, MOD_mkFP32_Adder &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkFP32_Adder::vcd_prims(tVCDDumpType dt, MOD_mkFP32_Adder &backing)
{
  INST_diff_reg.dump_VCD(dt, backing.INST_diff_reg);
  INST_done1.dump_VCD(dt, backing.INST_done1);
  INST_done2.dump_VCD(dt, backing.INST_done2);
  INST_done3.dump_VCD(dt, backing.INST_done3);
  INST_final_mantissa.dump_VCD(dt, backing.INST_final_mantissa);
  INST_guard1.dump_VCD(dt, backing.INST_guard1);
  INST_man_carry.dump_VCD(dt, backing.INST_man_carry);
  INST_new_exp.dump_VCD(dt, backing.INST_new_exp);
  INST_res.dump_VCD(dt, backing.INST_res);
  INST_shifted_mantissa_1.dump_VCD(dt, backing.INST_shifted_mantissa_1);
  INST_shifted_mantissa_2.dump_VCD(dt, backing.INST_shifted_mantissa_2);
  INST_sticky1.dump_VCD(dt, backing.INST_sticky1);
}

void MOD_mkFP32_Adder::vcd_submodules(tVCDDumpType dt,
				      unsigned int levels,
				      MOD_mkFP32_Adder &backing)
{
  INST_rca.dump_VCD(dt, levels, backing.INST_rca);
  INST_rcs1.dump_VCD(dt, levels, backing.INST_rcs1);
  INST_rcs2.dump_VCD(dt, levels, backing.INST_rcs2);
}
