Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul  6 17:54:47 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.877    -1217.049                     98                  678        0.055        0.000                      0                  678        0.000        0.000                       0                   555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                              ------------       ----------      --------------
clk                                                {0.000 5.000}      10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}      10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}      10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}      10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}      10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}      10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}      10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}      10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}      10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}      10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 5.000}      10.000          100.000         
    DCI1_out_p                                     {0.000 5.000}      10.000          100.000         
  clkDLYi                                          {0.000 5.000}      10.000          100.000         
    CLK_out_p                                      {5.000 10.000}     10.000          100.000         
  clkFB                                            {0.000 5.000}      10.000          100.000         
  clkFB_2                                          {0.000 5.000}      10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}      10.000          100.000         
    ENC_p                                          {5.000 10.000}     10.000          100.000         
  rstLEDclk/clk__0                                 {0.000 5.000}      10.000          100.000         
    rst_in                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.463        0.000                      0                  259        0.075        0.000                      0                  259        3.000        0.000                       0                   198  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.314        0.000                      0                   71        0.092        0.000                      0                   71        4.220        0.000                       0                    42  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                     8  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    26  
  ADC2/LTC2195_SPI_inst/spi_clk                         -0.898       -2.181                     14                   69        0.150        0.000                      0                   69        4.220        0.000                       0                    41  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   8.509        0.000                      0                   32        0.272        0.000                      0                   32        4.650        0.000                       0                    35  
  clkDLYi                                                                                                                                                                                            8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  rstLEDclk/clk__0                                       6.001        0.000                      0                   61        0.241        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    2.328        0.000                      0                    6        2.885        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[10]               clk                                                    1.323        0.000                      0                    1        1.252        0.000                      0                    1  
AD9783_inst1/spi_data_reg_n_0_[15]               clk                                                    3.637        0.000                      0                    1        0.246        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.789        0.000                      0                    1        0.206        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    1.758        0.000                      0                    8        2.733        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    2.003        0.000                      0                    1        1.123        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    3.791        0.000                      0                    1        0.157        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    1.805        0.000                      0                    1        1.219        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.797        0.000                      0                    1        0.183        0.000                      0                    1  
rstLEDclk/clk__0                                 clk                                                    2.228        0.000                      0                    1        0.749        0.000                      0                    1  
rst_in                                           clk                                                    0.943        0.000                      0                    6        1.068        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.800        0.000                      0                    3        2.473        0.000                      0                    3  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.267        0.000                      0                    1        2.304        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -3.743       -3.743                      1                   45        0.168        0.000                      0                   45  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -12.794     -447.318                     45                   45        2.577        0.000                      0                   45  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -1.177       -2.257                      2                    2        4.108        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          1.842        0.000                      0                    3        2.635        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          1.633        0.000                      0                    1        2.708        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -6.241     -149.504                     38                   44        0.694        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                        -20.374     -662.243                     44                   44        3.339        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   6.525        0.000                      0                   16        0.055        0.000                      0                   16  
rst_in                                           rstLEDclk/clk__0                                       1.771        0.000                      0                    1        1.152        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.100        0.000                      0                    6        1.917        0.000                      0                    6  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.813        0.000                      0                    2        0.953        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.090        0.000                      0                   21        0.237        0.000                      0                   21  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.215       -0.215                      1                   34        1.565        0.000                      0                   34  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -6.866       -6.866                      1                    1        9.989        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     1.959        0.000                      0                    1        3.051        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     3.471        0.000                      0                    1        2.007        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                   -14.902      -14.902                      1                    1       14.596        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                   -10.212      -10.212                      1                    1        9.391        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                   -11.095      -11.095                      1                    1        9.585        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -8.711       -8.711                      1                    1       10.879        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -9.933       -9.933                      1                    1       10.903        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                      -4.910       -4.910                      1                    2        4.412        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                      -5.961       -5.961                      1                    3        2.040        0.000                      0                    3  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.765        0.000                      0                    2        1.147        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                        -11.925      -23.850                      2                    4        1.856        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          5.413        0.000                      0                    2        1.112        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                         -3.127       -6.254                      2                   20        0.519        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -3.897       -7.793                      2                   33        1.480        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                      -9.612       -9.612                      1                    1       10.665        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                      -4.648       -4.648                      1                    1        5.270        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                      -3.741       -3.741                      1                    1        4.601        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                     -31.540      -31.540                      1                    1       21.293        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                     -12.908      -12.908                      1                    1        9.744        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                     -13.678      -13.678                      1                    1        9.768        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                      -8.964       -8.964                      1                    1       11.427        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                      -3.571       -3.571                      1                    1        5.849        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                      -3.519       -3.519                      1                    1        5.629        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                             -13.220      -13.220                      1                    1       12.828        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                             -32.877      -32.877                      1                    1       21.769        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                             -10.283      -10.283                      1                    1       12.012        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                             -13.913      -26.394                      3                    3        6.924        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                             -14.849      -26.703                      3                    4        3.650        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    1.060        0.000                      0                   94        6.021        0.000                      0                   94  
**async_default**                                rst_in                                           clkPS_int_1                                           -3.431       -3.431                      1                    1        3.143        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 4.252        0.000                      0                    1        0.755        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                -1.476       -1.476                      1                    1        3.834        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                -6.620       -6.620                      1                    2        2.978        0.000                      0                    2  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                -0.496       -0.496                      1                    1        2.813        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                               -20.582      -20.582                      1                    1       12.069        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                 2.294        0.000                      0                    1        2.129        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                               -11.784      -19.296                      3                    3        6.743        0.000                      0                    3  
**async_default**                                rst_in                                           rst_in                                               -12.130      -24.915                      4                    8        0.900        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.594ns (19.077%)  route 2.520ns (80.923%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.621     7.382    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.594ns (19.077%)  route 2.520ns (80.923%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.621     7.382    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.594ns (19.077%)  route 2.520ns (80.923%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.621     7.382    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.594ns (19.077%)  route 2.520ns (80.923%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.621     7.382    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.594ns (20.142%)  route 2.355ns (79.858%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.457     7.218    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.594ns (20.142%)  route 2.355ns (79.858%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.457     7.218    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.594ns (20.142%)  route 2.355ns (79.858%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.457     7.218    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.594ns (20.142%)  route 2.355ns (79.858%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.457     7.218    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.594ns (19.731%)  route 2.416ns (80.269%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.518     7.279    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.594ns (19.731%)  route 2.416ns (80.269%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/counter_reg[5]/Q
                         net (fo=2, routed)           0.573     5.150    rstLEDclk/counter_reg_n_0_[5]
    SLICE_X54Y146        LUT4 (Prop_lut4_I2_O)        0.065     5.215 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.766     5.981    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.149 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.559     6.708    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.761 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.518     7.279    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.147%)  route 0.270ns (67.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.100     1.808 f  AD9783_inst1/FSM_onehot_state_f_reg[2]/Q
                         net (fo=7, routed)           0.270     2.078    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[2]
    SLICE_X31Y49         LUT5 (Prop_lut5_I2_O)        0.028     2.106 r  AD9783_inst1/FSM_onehot_state_f[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.106    AD9783_inst1/FSM_onehot_state_f[4]_i_1__1_n_0
    SLICE_X31Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X31Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.175     1.971    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.060     2.031    AD9783_inst1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/data0[21]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/data0[23]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/data0[22]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/data0[24]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/data0[25]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.664%)  route 0.203ns (61.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDCE (Prop_fdce_C_Q)         0.100     1.860 f  AD9783_inst1/FSM_onehot_state_f_reg[9]/Q
                         net (fo=6, routed)           0.203     2.063    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[9]
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.028     2.091 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.091    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.175     1.899    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060     1.959    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.038%)  route 0.105ns (44.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC1/clk_in
    SLICE_X41Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.100     1.857 f  ADC1/FSM_onehot_state_f_reg[4]/Q
                         net (fo=6, routed)           0.105     1.962    ADC1/FSM_onehot_state_f_reg_n_0_[4]
    SLICE_X40Y48         LUT4 (Prop_lut4_I2_O)        0.028     1.990 r  ADC1/FSM_onehot_state_f[6]_i_1/O
                         net (fo=1, routed)           0.000     1.990    ADC1/FSM_onehot_state_f[6]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X40Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.375     1.768    
    SLICE_X40Y48         FDCE (Hold_fdce_C_D)         0.087     1.855    ADC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.606     1.707    AD9783_inst1/clk_in
    SLICE_X32Y50         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDPE (Prop_fdpe_C_Q)         0.100     1.807 r  AD9783_inst1/counter_f_reg[3]/Q
                         net (fo=6, routed)           0.083     1.891    AD9783_inst1/counter_f_reg__0[3]
    SLICE_X33Y50         LUT5 (Prop_lut5_I2_O)        0.028     1.919 r  AD9783_inst1/counter_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.919    AD9783_inst1/counter0__1[6]
    SLICE_X33Y50         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.825     2.074    AD9783_inst1/clk_in
    SLICE_X33Y50         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/C
                         clock pessimism             -0.355     1.718    
    SLICE_X33Y50         FDPE (Hold_fdpe_C_D)         0.061     1.779    AD9783_inst1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/data0[26]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X30Y48     AD9783_inst1/FSM_onehot_state_f_reg[7]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X36Y48     ADC1/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X32Y45     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X36Y40     ADC2/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X40Y34     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X41Y34     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X41Y34     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X36Y48     ADC1/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X32Y45     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X36Y40     ADC2/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X40Y34     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X41Y34     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X41Y34     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X36Y48     ADC1/FSM_onehot_state_f_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X32Y45     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X1Y221     Sweep_inst/signal_out_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X32Y44     ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X32Y45     ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X32Y45     ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 0.419ns (4.344%)  route 9.227ns (95.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.139ns = ( 20.139 - 10.000 ) 
    Source Clock Delay      (SCD):    11.072ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDCE (Prop_fdce_C_Q)         0.246    11.318 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/Q
                         net (fo=2, routed)           0.602    11.920    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.173    12.093 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1/O
                         net (fo=1, routed)           8.625    20.718    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.730    20.139    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
                         clock pessimism              1.073    21.213    
                         clock uncertainty           -0.035    21.177    
    SLICE_X22Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.146    21.031    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         21.031    
                         arrival time                         -20.718    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 0.322ns (3.802%)  route 8.147ns (96.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.139ns = ( 20.139 - 10.000 ) 
    Source Clock Delay      (SCD):    11.072ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.269    11.341 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/Q
                         net (fo=1, routed)           0.582    11.922    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    11.975 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           7.565    19.540    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.730    20.139    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              1.073    21.213    
                         clock uncertainty           -0.035    21.177    
    SLICE_X22Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    21.151    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         21.151    
                         arrival time                         -19.540    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 0.322ns (6.381%)  route 4.724ns (93.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.995    12.532    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I3_O)        0.053    12.585 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.729    16.314    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              1.073    20.972    
                         clock uncertainty           -0.035    20.936    
    SLICE_X24Y51         FDRE (Setup_fdre_C_CE)      -0.244    20.692    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         20.692    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.322ns (6.647%)  route 4.522ns (93.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.705    12.242    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I3_O)        0.053    12.295 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           3.817    16.112    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              1.073    20.972    
                         clock uncertainty           -0.035    20.936    
    SLICE_X24Y50         FDRE (Setup_fdre_C_CE)      -0.244    20.692    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         20.692    
                         arrival time                         -16.112    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.322ns (6.608%)  route 4.551ns (93.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.851    12.387    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X26Y49         LUT6 (Prop_lut6_I2_O)        0.053    12.440 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.700    16.140    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X25Y49         FDRE (Setup_fdre_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.322ns (7.621%)  route 3.903ns (92.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.853    12.390    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.053    12.443 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.050    15.492    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X25Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X25Y47         FDCE (Setup_fdce_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.322ns (7.717%)  route 3.850ns (92.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.853    12.390    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.053    12.443 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    15.440    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -15.440    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.322ns (7.717%)  route 3.850ns (92.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.853    12.390    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.053    12.443 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    15.440    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -15.440    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.322ns (7.717%)  route 3.850ns (92.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.853    12.390    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.053    12.443 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    15.440    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -15.440    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.322ns (7.717%)  route 3.850ns (92.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    1.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.853    12.390    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.053    12.443 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    15.440    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.153    21.246    
                         clock uncertainty           -0.035    21.210    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.966    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -15.440    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.799%)  route 0.172ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.172     4.899    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[7]
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.796     4.766    
    SLICE_X27Y50         FDPE (Hold_fdpe_C_D)         0.041     4.807    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.732%)  route 0.186ns (59.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.186     4.914    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[7]
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.028     4.942 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.942    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.796     4.766    
    SLICE_X26Y51         FDCE (Hold_fdce_C_D)         0.060     4.826    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.826    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.780%)  route 0.090ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.607     4.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.100     4.675 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.090     4.765    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I2_O)        0.028     4.793 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.793    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.976     4.586    
    SLICE_X27Y51         FDCE (Hold_fdce_C_D)         0.060     4.646    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.586%)  route 0.090ns (41.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.996ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.090     4.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.028     4.846 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     4.846    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.996     4.638    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.060     4.698    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           4.846    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.155ns (64.370%)  route 0.086ns (35.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    1.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.091     4.718 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/Q
                         net (fo=1, routed)           0.086     4.804    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7_n_0
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.064     4.868 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_gate__0/O
                         net (fo=1, routed)           0.000     4.868    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_gate__0_n_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism             -1.007     4.627    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.060     4.687    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.732%)  route 0.165ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.165     4.892    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.976     4.658    
    SLICE_X28Y49         FDPE (Hold_fdpe_C_D)         0.040     4.698    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.522%)  route 0.141ns (52.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.993ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.100     4.727 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.141     4.869    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.028     4.897 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.897    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.993     4.641    
    SLICE_X27Y48         FDCE (Hold_fdce_C_D)         0.060     4.701    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (44.997%)  route 0.111ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    1.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.091     4.718 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/Q
                         net (fo=1, routed)           0.111     4.830    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4_n_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -1.007     4.627    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)        -0.003     4.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           4.830    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.220%)  route 0.149ns (53.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.607     4.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDCE (Prop_fdce_C_Q)         0.100     4.675 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.149     4.824    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.028     4.852 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.852    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.987     4.575    
    SLICE_X26Y50         FDCE (Hold_fdce_C_D)         0.060     4.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.852    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.267%)  route 0.161ns (55.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    1.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.100     4.727 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.161     4.888    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.028     4.916 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1/O
                         net (fo=2, routed)           0.000     4.916    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1_n_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -1.007     4.627    
    SLICE_X24Y47         FDCE (Hold_fdce_C_D)         0.060     4.687    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4  counter_f_reg[11]_i_3/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X26Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_7/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X24Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X24Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X26Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X26Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X24Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X24Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X26Y48   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y49   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X26Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X27Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X26Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X27Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X26Y51   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X27Y50   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X27Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X28Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X27Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X28Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X24Y49  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X24Y49  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X28Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X25Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X29Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y51  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X27Y50  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X26Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X27Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           14  Failing Endpoints,  Worst Slack       -0.898ns,  Total Violation       -2.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 0.322ns (3.040%)  route 10.270ns (96.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.187    21.393    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              1.072    20.775    
                         clock uncertainty           -0.035    20.739    
    SLICE_X32Y37         FDPE (Setup_fdpe_C_CE)      -0.244    20.495    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -21.393    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 0.375ns (3.611%)  route 10.010ns (96.389%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.927    21.132    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.053    21.185 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    21.185    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              1.072    20.776    
                         clock uncertainty           -0.035    20.740    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.034    20.774    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.774    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 0.375ns (3.666%)  route 9.854ns (96.334%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.771    20.977    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    21.030 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000    21.030    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              1.072    20.776    
                         clock uncertainty           -0.035    20.740    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.035    20.775    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         20.775    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 0.322ns (3.261%)  route 9.552ns (96.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.469    20.675    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              1.072    20.776    
                         clock uncertainty           -0.035    20.740    
    SLICE_X33Y38         FDPE (Setup_fdpe_C_CE)      -0.244    20.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.496    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 0.322ns (3.289%)  route 9.468ns (96.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    20.591    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              1.072    20.776    
                         clock uncertainty           -0.035    20.740    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    20.496    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         20.496    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 0.322ns (3.289%)  route 9.468ns (96.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    20.591    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              1.072    20.776    
                         clock uncertainty           -0.035    20.740    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    20.496    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.496    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 0.322ns (3.220%)  route 9.678ns (96.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.943    12.013    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.066 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           8.735    20.801    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              1.078    20.780    
                         clock uncertainty           -0.035    20.744    
    SLICE_X30Y36         FDCE (Setup_fdce_C_D)       -0.034    20.710    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.710    
                         arrival time                         -20.801    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 0.375ns (3.749%)  route 9.627ns (96.251%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.544    20.750    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.053    20.803 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    20.803    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              1.072    20.775    
                         clock uncertainty           -0.035    20.739    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)        0.035    20.774    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         20.774    
                         arrival time                         -20.803    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.322ns (3.313%)  route 9.399ns (96.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.316    20.521    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              1.072    20.777    
                         clock uncertainty           -0.035    20.741    
    SLICE_X32Y39         FDCE (Setup_fdce_C_CE)      -0.244    20.497    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.497    
                         arrival time                         -20.521    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 0.322ns (3.313%)  route 9.399ns (96.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    10.801ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.269    11.070 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.083    12.153    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I0_O)        0.053    12.206 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.316    20.521    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              1.072    20.777    
                         clock uncertainty           -0.035    20.741    
    SLICE_X32Y39         FDCE (Setup_fdce_C_CE)      -0.244    20.497    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.497    
                         arrival time                         -20.521    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.091     4.495 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/Q
                         net (fo=1, routed)           0.053     4.548    ADC2/LTC2195_SPI_inst/data_out_reg_c_3_n_0
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.066     4.614 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     4.614    ADC2/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.974     4.404    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.060     4.464    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.614    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.238%)  route 0.127ns (49.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655     4.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.100     4.503 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=3, routed)           0.127     4.629    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.028     4.657 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     4.657    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.943     4.435    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.060     4.495    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.495    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.735%)  route 0.152ns (60.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.152     4.655    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.960     4.418    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.047     4.465    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -4.465    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.047%)  route 0.132ns (56.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/Q
                         net (fo=1, routed)           0.132     4.636    ADC2/LTC2195_SPI_inst/data_out_reg_c_0_n_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.974     4.404    
    SLICE_X28Y39         FDCE (Hold_fdce_C_D)         0.040     4.444    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -4.444    
                         arrival time                           4.636    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.830%)  route 0.133ns (57.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.133     4.637    ADC2/LTC2195_SPI_inst/data_out_reg_c_n_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.974     4.404    
    SLICE_X28Y39         FDCE (Hold_fdce_C_D)         0.039     4.443    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -4.443    
                         arrival time                           4.637    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.067%)  route 0.138ns (51.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655     4.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.100     4.503 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=3, routed)           0.138     4.641    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     4.669 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     4.669    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.963     4.414    
    SLICE_X33Y38         FDPE (Hold_fdpe_C_D)         0.060     4.474    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                           4.669    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.605%)  route 0.159ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655     4.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.100     4.503 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.159     4.662    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[4]
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.960     4.417    
    SLICE_X34Y38         FDPE (Hold_fdpe_C_D)         0.047     4.464    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.824%)  route 0.145ns (53.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.654     4.402    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.100     4.502 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.145     4.647    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.028     4.675 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     4.675    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.960     4.417    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.060     4.477    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.477    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.973%)  route 0.157ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.960ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655     4.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.100     4.503 r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.157     4.659    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[6]
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.892     5.375    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.960     4.415    
    SLICE_X32Y37         FDPE (Hold_fdpe_C_D)         0.040     4.455    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.659    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.079%)  route 0.150ns (53.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.654     4.402    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.100     4.502 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=3, routed)           0.150     4.651    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.028     4.679 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.679    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.892     5.375    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.973     4.402    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.060     4.462    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.679    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5  counter_f_reg[11]_i_3__0/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X34Y38   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X31Y39   ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X29Y37   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X29Y37   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X29Y38   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X29Y38   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X29Y38   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X34Y38   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X29Y37   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X29Y37   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X31Y39   ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X40Y38   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X32Y38   ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X34Y38   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X34Y37   ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X34Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X32Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X32Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X34Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y38  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X34Y38  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X34Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X34Y38  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X34Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y38  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X33Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X33Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X31Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X31Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X31Y37  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X31Y37  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y39  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X32Y39  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X34Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X33Y37  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X35Y38  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X36Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X30Y38  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X30Y37  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        8.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.269ns (30.271%)  route 0.620ns (69.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 17.442 - 10.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.676     7.962    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.269     8.231 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=2, routed)           0.620     8.850    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.583    17.442    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism              0.565    18.008    
                         clock uncertainty           -0.080    17.928    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.569    17.359    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.308ns (36.260%)  route 0.541ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 17.453 - 10.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.308     8.284 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=2, routed)           0.541     8.825    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.594    17.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    18.019    
                         clock uncertainty           -0.080    17.939    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.569    17.370    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.269ns (31.804%)  route 0.577ns (68.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 17.448 - 10.000 ) 
    Source Clock Delay      (SCD):    7.970ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.684     7.970    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_fdre_C_Q)         0.269     8.239 r  AD9783_inst1/data_in_reg[8]/Q
                         net (fo=2, routed)           0.577     8.815    AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.589    17.448    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.565    18.014    
                         clock uncertainty           -0.080    17.934    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.569    17.365    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.308ns (36.957%)  route 0.525ns (63.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 17.453 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X2Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_fdre_C_Q)         0.308     8.283 r  AD9783_inst1/data_in_reg[7]/Q
                         net (fo=2, routed)           0.525     8.808    AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.594    17.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    18.019    
                         clock uncertainty           -0.080    17.939    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.576    17.363    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.308ns (36.680%)  route 0.532ns (63.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 17.454 - 10.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.308     8.284 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=2, routed)           0.532     8.815    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.595    17.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.565    18.020    
                         clock uncertainty           -0.080    17.940    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.569    17.371    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.371    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.269ns (32.873%)  route 0.549ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns = ( 17.719 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.901     8.187    AD9783_inst1/clkD
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.269     8.456 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=2, routed)           0.549     9.005    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.860    17.719    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.512    18.232    
                         clock uncertainty           -0.080    18.152    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D1)      -0.576    17.576    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.269ns (33.229%)  route 0.541ns (66.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 17.320 - 10.000 ) 
    Source Clock Delay      (SCD):    7.795ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.269     8.064 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=2, routed)           0.541     8.604    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.461    17.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.515    17.836    
                         clock uncertainty           -0.080    17.756    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.576    17.180    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.269ns (33.207%)  route 0.541ns (66.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    7.795ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.269     8.064 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=2, routed)           0.541     8.605    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.462    17.321    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.515    17.837    
                         clock uncertainty           -0.080    17.757    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    17.181    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.308ns (38.259%)  route 0.497ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 17.453 - 10.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.308     8.284 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=2, routed)           0.497     8.781    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.594    17.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    18.019    
                         clock uncertainty           -0.080    17.939    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    17.363    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.269ns (35.370%)  route 0.492ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 17.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X1Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.269     8.243 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=2, routed)           0.492     8.734    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.593    17.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.565    18.018    
                         clock uncertainty           -0.080    17.938    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    17.362    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  8.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.702%)  route 0.146ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.680     3.012    AD9783_inst1/clkD
    SLICE_X1Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.100     3.112 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.146     3.258    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.617     3.073    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     2.986    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.341%)  route 0.148ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.710     3.042    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.142 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=2, routed)           0.148     3.290    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.341%)  route 0.148ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=2, routed)           0.148     3.180    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.834     3.591    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.993    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D1)       -0.087     2.906    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.341%)  route 0.148ns (59.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.675     3.007    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_fdre_C_Q)         0.100     3.107 r  AD9783_inst1/data_in_reg[12]/Q
                         net (fo=2, routed)           0.148     3.255    AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D1)       -0.087     2.980    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.046%)  route 0.185ns (64.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=2, routed)           0.185     3.218    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.982%)  route 0.186ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.678     3.010    AD9783_inst1/clkD
    SLICE_X1Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.100     3.110 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=2, routed)           0.186     3.296    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.931     3.688    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     2.983    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.671     3.003    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.100     3.103 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=2, routed)           0.188     3.291    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.924     3.681    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.617     3.063    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     2.976    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.534%)  route 0.190ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.715     3.047    AD9783_inst1/clkD
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.100     3.147 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=2, routed)           0.190     3.337    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.332%)  route 0.191ns (65.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.669     3.001    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.100     3.101 r  AD9783_inst1/data_in_reg[11]/Q
                         net (fo=2, routed)           0.191     3.292    AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     2.975    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.332%)  route 0.191ns (65.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.675     3.007    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_fdre_C_Q)         0.100     3.107 r  AD9783_inst1/data_in_reg[9]/Q
                         net (fo=2, routed)           0.191     3.298    AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D1)       -0.087     2.980    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y209     AD9783_inst1/data_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y207     AD9783_inst1/data_in_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y236     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y204     AD9783_inst1/data_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y215     AD9783_inst1/data_in_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y215     AD9783_inst1/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y197     AD9783_inst1/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y236     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y204     AD9783_inst1/data_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y209     AD9783_inst1/data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y207     AD9783_inst1/data_in_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y215     AD9783_inst1/data_in_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y215     AD9783_inst1/data_in_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y197     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y219     AD9783_inst1/data_in_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC2/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.615ns (18.639%)  route 2.684ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 16.338 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.542    10.402    counter
    SLICE_X39Y50         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.467    16.805    
                         clock uncertainty           -0.035    16.770    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.367    16.403    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.615ns (18.639%)  route 2.684ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 16.338 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.542    10.402    counter
    SLICE_X39Y50         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.467    16.805    
                         clock uncertainty           -0.035    16.770    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.367    16.403    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.615ns (18.639%)  route 2.684ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 16.338 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.542    10.402    counter
    SLICE_X39Y50         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.467    16.805    
                         clock uncertainty           -0.035    16.770    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.367    16.403    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.615ns (18.639%)  route 2.684ns (81.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 16.338 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.542    10.402    counter
    SLICE_X39Y50         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.467    16.805    
                         clock uncertainty           -0.035    16.770    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.367    16.403    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.615ns (17.268%)  route 2.946ns (82.732%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.804    10.664    counter
    SLICE_X39Y44         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.615ns (17.268%)  route 2.946ns (82.732%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.804    10.664    counter
    SLICE_X39Y44         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.615ns (17.268%)  route 2.946ns (82.732%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.804    10.664    counter
    SLICE_X39Y44         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.615ns (17.268%)  route 2.946ns (82.732%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.804    10.664    counter
    SLICE_X39Y44         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.615ns (17.458%)  route 2.908ns (82.542%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.766    10.625    counter
    SLICE_X39Y45         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y45         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.615ns (17.458%)  route 2.908ns (82.542%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.531ns = ( 16.531 - 10.000 ) 
    Source Clock Delay      (SCD):    7.102ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.795     7.102    clk__0
    SLICE_X39Y47         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.269     7.371 f  counter_reg[12]/Q
                         net (fo=7, routed)           0.820     8.191    counter_reg[12]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.068     8.259 r  counter[0]_i_21/O
                         net (fo=1, routed)           0.430     8.690    counter[0]_i_21_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.172     8.862 f  counter[0]_i_13/O
                         net (fo=1, routed)           0.550     9.411    counter[0]_i_13_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.053     9.464 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.342     9.806    counter[0]_i_4_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.053     9.859 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.766    10.625    counter
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.679    16.531    clk__0
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.548    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.367    16.677    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.308ns (68.355%)  route 0.143ns (31.645%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     3.067 r  counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.067    counter_reg[16]_i_1__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.092 r  counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.092    counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.133 r  counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.133    counter_reg[24]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.446     2.822    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.071     2.893    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.319ns (69.109%)  route 0.143ns (30.891%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     3.067 r  counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.067    counter_reg[16]_i_1__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.092 r  counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.092    counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.144 r  counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.144    counter_reg[24]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.446     2.822    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.071     2.893    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.183ns (56.520%)  route 0.141ns (43.480%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.655     2.682    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.100     2.782 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.141     2.923    counter_reg[0]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.028     2.951 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000     2.951    counter[0]_i_8_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.006 r  counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.006    counter_reg[0]_i_2_n_7
    SLICE_X39Y44         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.894     3.339    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.657     2.682    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.071     2.753    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.183ns (56.325%)  route 0.142ns (43.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.008 r  counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.008    counter_reg[16]_i_1__0_n_7
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.895     3.340    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.657     2.683    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.071     2.754    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.327ns (69.635%)  route 0.143ns (30.365%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     3.067 r  counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.067    counter_reg[16]_i_1__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.092 r  counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.092    counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.152 r  counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.152    counter_reg[24]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.446     2.822    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.071     2.893    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.177ns (53.016%)  route 0.157ns (46.984%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.655     2.682    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.100     2.782 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.157     2.939    counter_reg[1]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     3.016 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.016    counter_reg[0]_i_2_n_6
    SLICE_X39Y44         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.894     3.339    clk__0
    SLICE_X39Y44         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.657     2.682    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.071     2.753    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.177ns (53.016%)  route 0.157ns (46.984%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.655     2.682    clk__0
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.100     2.782 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.157     2.939    counter_reg[5]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     3.016 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.016    counter_reg[4]_i_1_n_6
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.894     3.339    clk__0
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.657     2.682    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.071     2.753    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.332ns (69.955%)  route 0.143ns (30.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     3.067 r  counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.067    counter_reg[16]_i_1__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.092 r  counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.092    counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.157 r  counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.157    counter_reg[24]_i_1__0_n_4
    SLICE_X39Y50         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y50         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.446     2.822    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.071     2.893    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.333ns (70.018%)  route 0.143ns (29.982%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.683    clk__0
    SLICE_X39Y48         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.142     2.925    counter_reg[16]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     3.067 r  counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.067    counter_reg[16]_i_1__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.092 r  counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.092    counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.117 r  counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.117    counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.158 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.158    counter_reg[28]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y51         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.446     2.822    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.071     2.893    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.177ns (51.109%)  route 0.169ns (48.891%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
    SLICE_X39Y51         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.100     2.731 r  counter_reg[29]/Q
                         net (fo=2, routed)           0.169     2.900    counter_reg[29]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     2.977 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.977    counter_reg[28]_i_1_n_6
    SLICE_X39Y51         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X39Y51         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.637     2.631    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.071     2.702    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  rstLEDclk/clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y47   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y48   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y48   counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y48   counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y48   counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y44   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y49   counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y49   counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y49   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y50   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y50   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y50   counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y50   counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y51   counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y51   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y50   rst_in_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y44   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y46   counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y44   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y47   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y48   counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y48   counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y48   counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y48   counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y49   counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y49   counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y49   counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y49   counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y47   counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X35Y46     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X35Y38     ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X31Y37     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X25Y50     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X25Y50     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X29Y49     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X29Y49     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X33Y37     ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X33Y37     ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X35Y46     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    LDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X35Y38     ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X29Y49     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X32Y39     ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Slow    FDPE/PRE        n/a            0.400         5.000       4.600      SLICE_X34Y38     ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.322ns (41.850%)  route 0.447ns (58.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.447    11.984    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.053    12.037 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.037    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.035    14.365    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.325ns (42.076%)  route 0.447ns (57.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.447    11.984    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X31Y50         LUT5 (Prop_lut5_I0_O)        0.056    12.040 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.040    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X31Y50         FDCE (Setup_fdce_C_D)        0.063    14.393    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.322ns (39.995%)  route 0.483ns (60.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 14.355 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.483    12.020    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.053    12.073 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000    12.073    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    14.355    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.204    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.034    14.558    AD9783_inst1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.322ns (39.987%)  route 0.483ns (60.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 14.355 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.483    12.020    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.053    12.073 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000    12.073    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    14.355    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.035    14.559    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.339ns (41.236%)  route 0.483ns (58.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 14.355 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.483    12.020    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT3 (Prop_lut3_I1_O)        0.070    12.090 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[7]_i_1__1/O
                         net (fo=1, routed)           0.000    12.090    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    14.355    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.063    14.587    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.322ns (43.634%)  route 0.416ns (56.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 14.355 - 10.000 ) 
    Source Clock Delay      (SCD):    11.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.269    11.537 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.416    11.953    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.053    12.006 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000    12.006    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    14.355    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.035    14.559    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  2.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.885ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.258%)  route 0.190ns (59.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.190     4.917    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.028     4.945 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.945    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.999    
    SLICE_X30Y48         FDCE (Hold_fdce_C_D)         0.061     2.060    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.894ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.113%)  route 0.211ns (61.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.211     4.938    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT3 (Prop_lut3_I1_O)        0.030     4.968 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.968    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.999    
    SLICE_X30Y48         FDCE (Hold_fdce_C_D)         0.075     2.074    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           4.968    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.907ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.748%)  route 0.211ns (62.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.211     4.938    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.028     4.966 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000     4.966    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.147     1.999    
    SLICE_X30Y48         FDCE (Hold_fdce_C_D)         0.060     2.059    AD9783_inst1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.912ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.180%)  route 0.216ns (62.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.216     4.944    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.028     4.972 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     4.972    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X30Y48         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.999    
    SLICE_X30Y48         FDCE (Hold_fdce_C_D)         0.060     2.059    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.130ns (38.301%)  route 0.209ns (61.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.209     4.937    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X31Y50         LUT5 (Prop_lut5_I0_O)        0.030     4.967 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.967    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.075     2.002    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.977ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651     1.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091     1.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061     3.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064     3.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659     4.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.100     4.727 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.209     4.937    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.028     4.965 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.965    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X31Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.060     1.987    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  2.977    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.294ns  (logic 0.053ns (1.609%)  route 3.241ns (98.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns = ( 9.747 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     9.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     9.747 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.241    12.988    AD9783_inst1/spi_data_reg_n_0_[10]
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.053    13.041 f  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000    13.041    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X30Y50         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.034    14.364    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  1.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.028ns (1.956%)  route 1.403ns (98.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.403     3.212    AD9783_inst1/spi_data_reg_n_0_[10]
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.028     3.240 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.240    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060     1.987    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  1.252    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        0.982ns  (logic 0.053ns (5.398%)  route 0.929ns (94.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns = ( 9.747 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     9.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     9.747 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.929    10.675    AD9783_inst1/spi_data_reg_n_0_[15]
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.053    10.728 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.728    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X30Y50         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.035    14.365    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  3.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.028ns (6.591%)  route 0.397ns (93.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.397     2.205    AD9783_inst1/spi_data_reg_n_0_[15]
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.028     2.233 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.233    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060     1.987    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.053ns (6.410%)  route 0.774ns (93.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 14.355 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.774    10.716    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.053    10.769 f  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000    10.769    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X30Y49         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    14.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X30Y49         FDCE (Setup_fdce_C_D)        0.034    14.558    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.028ns (6.915%)  route 0.377ns (93.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.377     2.237    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.028     2.265 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     2.265    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X30Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     2.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.999    
    SLICE_X30Y49         FDCE (Hold_fdce_C_D)         0.060     2.059    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.375ns (18.796%)  route 1.620ns (81.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.960    12.032    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.053    12.085 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.660    12.745    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.053    12.798 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.798    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X34Y40         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.680    14.353    ADC2/clk_in
    SLICE_X34Y40         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.034    14.556    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.337ns (21.753%)  route 1.212ns (78.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.960    12.032    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.068    12.100 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.252    12.352    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X34Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y43         FDCE (Setup_fdce_C_D)       -0.136    14.387    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.322ns (27.397%)  route 0.853ns (72.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.853    11.925    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.053    11.978 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.978    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.035    14.558    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.332ns (28.009%)  route 0.853ns (71.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.853    11.925    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.063    11.988 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.988    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.063    14.586    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.322ns (31.603%)  route 0.697ns (68.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.697    11.769    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.053    11.822 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.822    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.035    14.558    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.322ns (33.856%)  route 0.629ns (66.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.629    11.701    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.053    11.754 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.754    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X35Y43         FDCE (Setup_fdce_C_D)        0.035    14.558    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.322ns (34.046%)  route 0.624ns (65.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.624    11.696    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.053    11.749 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.749    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.035    14.558    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.336ns (35.008%)  route 0.624ns (64.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    10.803ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.269    11.072 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.624    11.696    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.067    11.763 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.763    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.063    14.586    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.733ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.129ns (32.108%)  route 0.273ns (67.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.273     4.776    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X33Y43         LUT4 (Prop_lut4_I0_O)        0.029     4.805 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.805    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC2/clk_in
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.997    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.075     2.072    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           4.805    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.938%)  route 0.273ns (68.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.273     4.776    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.028     4.804 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.804    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC2/clk_in
    SLICE_X33Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.997    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.060     2.057    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.834%)  route 0.274ns (68.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.274     4.778    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.028     4.806 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.806    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC2/clk_in
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.997    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.061     2.058    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           4.806    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.794ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.515%)  route 0.321ns (71.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.321     4.824    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.028     4.852 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.852    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC2/clk_in
    SLICE_X35Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.997    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.061     2.058    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           4.852    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.845ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.131ns (25.569%)  route 0.381ns (74.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.381     4.885    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.031     4.916 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     4.916    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.075     2.071    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.128ns (25.131%)  route 0.381ns (74.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.381     4.885    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.028     4.913 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.913    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.060     2.056    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.067ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.133ns (19.963%)  route 0.533ns (80.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.428     4.931    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y43         LUT4 (Prop_lut4_I1_O)        0.033     4.964 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.105     5.070    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X34Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC2/clk_in
    SLICE_X34Y43         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.997    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.006     2.003    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.207ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.156ns (18.136%)  route 0.704ns (81.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654     1.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107     1.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823     3.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062     3.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656     4.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.100     4.504 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.428     4.931    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X34Y43         LUT4 (Prop_lut4_I0_O)        0.028     4.959 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.276     5.236    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.028     5.264 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.264    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X34Y40         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X34Y40         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.060     2.056    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           5.264    
  -------------------------------------------------------------------
                         slack                                  3.207    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        2.613ns  (logic 0.053ns (2.028%)  route 2.560ns (97.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     9.941 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.560    12.501    ADC2/spi_data_reg_n_0_[7]
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.053    12.554 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.554    ADC2/spi_data[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.034    14.557    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.028ns (2.117%)  route 1.294ns (97.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.294     3.152    ADC2/spi_data_reg_n_0_[7]
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.028     3.180 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.180    ADC2/spi_data[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.826ns  (logic 0.053ns (6.413%)  route 0.773ns (93.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     9.941 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.773    10.714    ADC2/spi_data_reg_n_0_[8]
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.053    10.767 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.767    ADC2/spi_data[8]_i_1_n_0
    SLICE_X34Y41         FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.035    14.558    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  3.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.028ns (7.856%)  route 0.328ns (92.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.328     2.186    ADC2/spi_data_reg_n_0_[8]
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.028     2.214 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.214    ADC2/spi_data[8]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        2.813ns  (logic 0.053ns (1.884%)  route 2.760ns (98.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     9.941 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.760    12.700    ADC2/spi_data_reg_n_0_[9]
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.053    12.753 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    12.753    ADC2/spi_data[9]_i_1_n_0
    SLICE_X33Y41         FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.035    14.558    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.028ns (1.975%)  route 1.390ns (98.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.390     3.247    ADC2/spi_data_reg_n_0_[9]
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.028     3.275 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.275    ADC2/spi_data[9]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  1.219    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.820ns  (logic 0.053ns (6.465%)  route 0.767ns (93.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.767    10.707    ADC2/spi_trigger_reg_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.053    10.760 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.760    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X35Y42         FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X35Y42         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X35Y42         FDCE (Setup_fdce_C_D)        0.034    14.557    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.028ns (7.333%)  route 0.354ns (92.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.354     2.211    ADC2/spi_trigger_reg_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.028     2.239 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.239    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X35Y42         FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X35Y42         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     1.996    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.060     2.056    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.391ns  (logic 0.173ns (7.237%)  route 2.218ns (92.763%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 f  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.607    11.914    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.967 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.967    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.073    14.195    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.054ns (5.891%)  route 0.863ns (94.109%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.622     2.649    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.677 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.677    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.929ns  (logic 0.053ns (5.707%)  route 0.876ns (94.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.589    12.803    AD9783_inst1/rst_in
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.053    12.856 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.286    13.143    AD9783_inst1/rst_out1_out
    SLICE_X31Y51         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X31Y51         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.244    14.086    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.905ns  (logic 0.053ns (5.857%)  route 0.852ns (94.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.852    13.066    AD9783_inst1/rst_in
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.053    13.119 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000    13.119    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.034    14.364    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.083ns  (logic 0.053ns (4.896%)  route 1.030ns (95.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.030    13.244    ADC2/rst_in
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.053    13.297 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.297    ADC2/spi_data[8]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.035    14.558    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.846ns  (logic 0.053ns (6.268%)  route 0.793ns (93.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.793    13.007    ADC2/rst_in
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.053    13.060 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.060    ADC2/spi_data[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.034    14.557    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.844ns  (logic 0.053ns (6.283%)  route 0.791ns (93.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.791    13.005    ADC2/rst_in
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.053    13.058 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.058    ADC2/spi_data[9]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.035    14.558    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.592ns  (logic 0.053ns (8.946%)  route 0.539ns (91.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.539    12.753    AD9783_inst1/rst_in
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.053    12.806 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000    12.806    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    14.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.035    14.365    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.028ns (9.138%)  route 0.278ns (90.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.278     3.027    AD9783_inst1/rst_in
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.028     3.055 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     3.055    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060     1.987    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.028ns (6.611%)  route 0.396ns (93.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.396     3.144    ADC2/rst_in
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.028     3.172 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.172    ADC2/spi_data[9]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.028ns (6.595%)  route 0.397ns (93.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.397     3.145    ADC2/rst_in
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.028     3.173 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.173    ADC2/spi_data[7]_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X33Y41         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.028ns (6.669%)  route 0.392ns (93.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.392     3.141    AD9783_inst1/rst_in
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.028     3.169 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.169    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.927    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.060     1.987    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.028ns (6.641%)  route 0.394ns (93.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.285     3.034    AD9783_inst1/rst_in
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.028     3.062 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.108     3.170    AD9783_inst1/rst_out1_out
    SLICE_X31Y51         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     2.075    AD9783_inst1/clk_in
    SLICE_X31Y51         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.927    
    SLICE_X31Y51         FDRE (Hold_fdre_C_CE)        0.010     1.937    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.028ns (5.133%)  route 0.518ns (94.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         0.518     3.266    ADC2/rst_in
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.028     3.294 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.294    ADC2/spi_data[8]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC2/clk_in
    SLICE_X34Y41         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.996    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.060     2.056    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  1.238    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 0.417ns (3.851%)  route 10.411ns (96.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.139ns = ( 20.139 - 10.000 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.470     8.216    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.053     8.269 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265     8.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.349     8.883 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           1.786    10.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.068    10.738 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1/O
                         net (fo=1, routed)           8.625    19.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.730    20.139    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
                         clock pessimism              0.204    20.344    
                         clock uncertainty           -0.035    20.308    
    SLICE_X22Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.146    20.162    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 0.402ns (3.827%)  route 10.103ns (96.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.470     8.216    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.053     8.269 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265     8.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.349     8.883 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)          10.103    18.986    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.053    19.039 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    19.039    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X27Y51         FDCE (Setup_fdce_C_D)        0.035    20.102    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.102    
                         arrival time                         -19.039    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.402ns (4.122%)  route 9.351ns (95.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.139ns = ( 20.139 - 10.000 ) 
    Source Clock Delay      (SCD):    8.534ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.470     8.216    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.053     8.269 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265     8.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.349     8.883 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           1.786    10.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    10.723 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           7.565    18.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.730    20.139    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.344    
                         clock uncertainty           -0.035    20.308    
    SLICE_X22Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.282    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.282    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  1.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.473ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.156ns (3.417%)  route 4.409ns (96.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.569     3.377    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.028     3.405 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.118     3.523    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.128     3.651 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           0.809     4.461    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028     4.489 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           3.600     8.088    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.924     5.661    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.513    
    SLICE_X22Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.615    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.615    
                         arrival time                           8.088    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.161ns (3.497%)  route 4.443ns (96.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.569     3.377    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.028     3.405 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.118     3.523    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.128     3.651 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           0.809     4.461    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.033     4.494 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1/O
                         net (fo=1, routed)           3.634     8.127    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.924     5.661    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
                         clock pessimism             -0.147     5.513    
    SLICE_X22Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     5.571    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           8.127    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             3.151ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.156ns (3.057%)  route 4.947ns (96.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.569     3.377    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.028     3.405 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.118     3.523    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.128     3.651 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           4.947     8.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.028     8.626 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     8.626    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X27Y51         FDCE (Hold_fdce_C_D)         0.060     5.475    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.475    
                         arrival time                           8.626    
  -------------------------------------------------------------------
                         slack                                  3.151    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.417ns (3.524%)  route 11.415ns (96.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    6.026ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.799     5.546    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.053     5.599 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.428     6.026    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         LDCE (EnToQ_ldce_G_Q)        0.349     6.375 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          10.858    17.234    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.068    17.302 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.556    17.858    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.136    20.125    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  2.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.304ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.161ns (2.962%)  route 5.274ns (97.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.348     2.156    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.028     2.184 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.171     2.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         LDCE (EnToQ_ldce_G_Q)        0.128     2.483 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           5.047     7.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.033     7.563 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.226     7.790    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.487    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)        -0.002     5.485    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.485    
                         arrival time                           7.790    
  -------------------------------------------------------------------
                         slack                                  2.304    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.743ns,  Total Violation       -3.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.743ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 0.417ns (3.524%)  route 11.415ns (96.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    12.037ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     4.674    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     4.943 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.613    11.556    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053    11.609 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.428    12.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         LDCE (EnToQ_ldce_G_Q)        0.349    12.386 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          10.858    23.244    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.068    23.312 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.556    23.868    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.136    20.125    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -23.868    
  -------------------------------------------------------------------
                         slack                                 -3.743    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.345ns  (logic 0.106ns (1.134%)  route 9.239ns (98.866%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.103    12.046    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.053    12.099 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          3.319    15.418    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    15.471 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           3.817    19.288    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X24Y50         FDRE (Setup_fdre_C_CE)      -0.244    19.823    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -19.288    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.328ns  (logic 0.106ns (1.136%)  route 9.222ns (98.864%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.103    12.046    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.053    12.099 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          3.390    15.489    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I0_O)        0.053    15.542 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.729    19.271    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X24Y51         FDRE (Setup_fdre_C_CE)      -0.244    19.823    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -19.271    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.499ns  (logic 0.053ns (0.558%)  route 9.446ns (99.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.050    19.442    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X25Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y47         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.442    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.466ns  (logic 0.106ns (1.120%)  route 9.360ns (98.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.103    12.046    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.053    12.099 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          3.556    15.655    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.053    15.708 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.700    19.409    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y49         FDRE (Setup_fdre_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.409    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.447ns  (logic 0.053ns (0.561%)  route 9.394ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    19.389    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.447ns  (logic 0.053ns (0.561%)  route 9.394ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    19.389    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.447ns  (logic 0.053ns (0.561%)  route 9.394ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    19.389    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.447ns  (logic 0.053ns (0.561%)  route 9.394ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    19.389    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.447ns  (logic 0.053ns (0.561%)  route 9.394ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.397    16.339    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.053    16.392 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          2.997    19.389    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y48         FDCE (Setup_fdce_C_CE)      -0.244    20.017    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.389    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.156ns (6.063%)  route 2.417ns (93.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.635     3.783    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I2_O)        0.028     3.811 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.782     5.593    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.415    
    SLICE_X24Y50         FDRE (Hold_fdre_C_CE)        0.010     5.425    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.425    
                         arrival time                           5.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.156ns (5.416%)  route 2.724ns (94.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.954     4.102    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.028     4.130 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.770     5.901    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.487    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.156ns (5.180%)  route 2.856ns (94.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.044     4.192    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I4_O)        0.028     4.220 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.812     6.032    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.415    
    SLICE_X24Y51         FDRE (Hold_fdre_C_CE)        0.010     5.425    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.425    
                         arrival time                           6.032    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509     6.476    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.476    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.156ns (4.476%)  route 3.329ns (95.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     1.760    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     1.860 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.858     2.718    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.028     2.746 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128     3.148 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790     4.939    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028     4.967 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.539     6.506    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.487    
    SLICE_X26Y48         FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           6.506    
  -------------------------------------------------------------------
                         slack                                  1.008    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           45  Failing Endpoints,  Worst Slack      -12.794ns,  Total Violation     -447.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.794ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.832ns  (logic 0.417ns (3.524%)  route 11.415ns (96.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.087ns = ( 21.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.392    20.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    20.659 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.428    21.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.436 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          10.858    32.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.068    32.362 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.556    32.919    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)       -0.136    20.125    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -32.919    
  -------------------------------------------------------------------
                         slack                                -12.794    

Slack (VIOLATED) :        -12.328ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.254ns  (logic 0.681ns (6.051%)  route 10.573ns (93.949%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.509    31.227    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.056    31.283 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.412    31.695    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.170    31.865 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.235    32.101    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.053    32.154 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.417    32.570    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.053    32.623 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    32.623    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1_n_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.034    20.295    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.295    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                -12.328    

Slack (VIOLATED) :        -12.233ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.160ns  (logic 0.681ns (6.102%)  route 10.479ns (93.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.509    31.227    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.056    31.283 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.412    31.695    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.170    31.865 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.235    32.101    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.053    32.154 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.322    32.476    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X26Y47         LUT6 (Prop_lut6_I5_O)        0.053    32.529 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000    32.529    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y47         FDCE (Setup_fdce_C_D)        0.035    20.296    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                         -32.529    
  -------------------------------------------------------------------
                         slack                                -12.233    

Slack (VIOLATED) :        -11.508ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.828ns  (logic 0.417ns (3.851%)  route 10.411ns (96.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.139ns = ( 20.139 - 10.000 ) 
    Source Clock Delay      (SCD):    15.842ns = ( 20.842 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.310    20.524    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.053    20.577 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265    20.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.349    21.191 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)           1.786    22.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.068    23.046 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1/O
                         net (fo=1, routed)           8.625    31.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6_i_1_n_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.730    20.139    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X22Y49         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CLK
                         clock pessimism              0.204    20.344    
                         clock uncertainty           -0.035    20.308    
    SLICE_X22Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.146    20.162    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -31.670    
  -------------------------------------------------------------------
                         slack                                -11.508    

Slack (VIOLATED) :        -11.497ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.359ns  (logic 0.402ns (3.881%)  route 9.957ns (96.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.509    31.227    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I3_O)        0.053    31.280 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1/O
                         net (fo=2, routed)           0.448    31.728    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1_n_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X25Y48         FDPE (Setup_fdpe_C_D)       -0.030    20.231    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         20.231    
                         arrival time                         -31.728    
  -------------------------------------------------------------------
                         slack                                -11.497    

Slack (VIOLATED) :        -11.245ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.505ns  (logic 0.402ns (3.827%)  route 10.103ns (96.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    15.842ns = ( 20.842 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.310    20.524    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.053    20.577 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265    20.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         LDCE (EnToQ_ldce_G_Q)        0.349    21.191 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=3, routed)          10.103    31.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.053    31.347 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    31.347    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X27Y51         FDCE (Setup_fdce_C_D)        0.035    20.102    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.102    
                         arrival time                         -31.347    
  -------------------------------------------------------------------
                         slack                                -11.245    

Slack (VIOLATED) :        -10.984ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.911ns  (logic 0.402ns (4.056%)  route 9.509ns (95.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.509    31.227    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I3_O)        0.053    31.280 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1/O
                         net (fo=2, routed)           0.000    31.280    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__1_n_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.035    20.296    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                         -31.280    
  -------------------------------------------------------------------
                         slack                                -10.984    

Slack (VIOLATED) :        -10.793ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.720ns  (logic 0.402ns (4.136%)  route 9.318ns (95.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.318    31.037    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.053    31.090 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    31.090    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X27Y48         FDCE (Setup_fdce_C_D)        0.035    20.296    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                         -31.090    
  -------------------------------------------------------------------
                         slack                                -10.793    

Slack (VIOLATED) :        -10.742ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.196ns  (logic 0.402ns (4.372%)  route 8.794ns (95.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          8.272    29.990    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I1_O)        0.053    30.043 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=21, routed)          0.522    30.565    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X27Y51         FDCE (Setup_fdce_C_CE)      -0.244    19.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -30.565    
  -------------------------------------------------------------------
                         slack                                -10.742    

Slack (VIOLATED) :        -10.738ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.192ns  (logic 0.402ns (4.373%)  route 8.790ns (95.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    16.369ns = ( 21.369 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.562    20.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    20.829 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    21.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.349    21.718 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          8.272    29.990    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X27Y48         LUT5 (Prop_lut5_I1_O)        0.053    30.043 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=21, routed)          0.518    30.561    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X25Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X25Y51         FDCE (Setup_fdce_C_CE)      -0.244    19.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         19.823    
                         arrival time                         -30.561    
  -------------------------------------------------------------------
                         slack                                -10.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.056ns (1.066%)  route 5.197ns (98.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.810     4.559    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.028     4.587 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.605     6.192    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.028     6.220 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.782     8.002    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X24Y50         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y50         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.415    
    SLICE_X24Y50         FDRE (Hold_fdre_C_CE)        0.010     5.425    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.425    
                         arrival time                           8.002    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.600ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.056ns (1.047%)  route 5.293ns (98.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.810     4.559    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.028     4.587 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.712     6.299    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.028     6.327 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.770     8.098    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X25Y49         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y49         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.487    
    SLICE_X25Y49         FDRE (Hold_fdre_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           8.098    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.642ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 0.056ns (1.053%)  route 5.262ns (98.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.810     4.559    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.028     4.587 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.640     6.227    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I0_O)        0.028     6.255 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.812     8.067    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X24Y51         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y51         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.415    
    SLICE_X24Y51         FDRE (Hold_fdre_C_CE)        0.010     5.425    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.425    
                         arrival time                           8.067    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.156ns (4.514%)  route 3.300ns (95.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.509    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X24Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.574    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.070ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.485ns  (logic 0.156ns (4.476%)  route 3.329ns (95.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    7.118ns = ( 12.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.067    11.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    11.843 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    12.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         LDCE (EnToQ_ldce_G_Q)        0.128    12.246 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.790    14.036    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.028    14.064 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.539    15.603    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.487    
                         clock uncertainty            0.035     5.523    
    SLICE_X26Y48         FDCE (Hold_fdce_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                          15.603    
  -------------------------------------------------------------------
                         slack                                 10.070    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -1.177ns,  Total Violation       -2.257ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        10.149ns  (logic 0.402ns (3.961%)  route 9.747ns (96.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.935ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.536    10.477    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    10.530 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.405    10.935    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.284 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           9.747    21.031    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.053    21.084 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    21.084    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.034    19.906    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -21.084    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.079ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 0.402ns (3.999%)  route 9.650ns (96.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.935ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.536    10.477    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    10.530 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.405    10.935    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.284 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           9.650    20.934    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    20.987 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    20.987    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_D)        0.035    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -20.987    
  -------------------------------------------------------------------
                         slack                                 -1.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.108ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.156ns (3.417%)  route 4.409ns (96.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.778     4.636    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     4.664 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.169     4.833    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.128     4.961 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           4.409     9.370    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028     9.398 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     9.398    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.230    
    SLICE_X34Y38         FDPE (Hold_fdpe_C_D)         0.060     5.290    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.290    
                         arrival time                           9.398    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.157ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.156ns (3.381%)  route 4.458ns (96.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.778     4.636    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     4.664 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.169     4.833    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         LDCE (EnToQ_ldce_G_Q)        0.128     4.961 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           4.458     9.418    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.028     9.446 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     9.446    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.230    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.060     5.290    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.290    
                         arrival time                           9.446    
  -------------------------------------------------------------------
                         slack                                  4.157    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 0.402ns (4.158%)  route 9.266ns (95.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    8.397ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.813     7.753    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053     7.806 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.591     8.397    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.349     8.746 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           9.266    18.012    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.053    18.065 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    18.065    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X31Y38         FDCE (Setup_fdce_C_D)        0.035    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 0.402ns (4.163%)  route 9.256ns (95.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    8.397ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.813     7.753    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053     7.806 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.591     8.397    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.349     8.746 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           9.256    18.002    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I1_O)        0.053    18.055 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    18.055    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.035    19.908    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -18.055    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.402ns (4.213%)  route 9.141ns (95.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    8.397ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.813     7.753    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053     7.806 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.591     8.397    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.349     8.746 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           9.141    17.887    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.053    17.940 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    17.940    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X33Y38         FDPE (Setup_fdpe_C_D)        0.035    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                  1.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.156ns (3.423%)  route 4.402ns (96.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.248     3.105    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028     3.133 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.234     3.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.128     3.495 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.402     7.896    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.028     7.924 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     7.924    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.230    
    SLICE_X33Y38         FDPE (Hold_fdpe_C_D)         0.060     5.290    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.290    
                         arrival time                           7.924    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.679ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.156ns (3.390%)  route 4.446ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.248     3.105    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028     3.133 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.234     3.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.128     3.495 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.446     7.940    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I1_O)        0.028     7.968 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.968    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     5.230    
    SLICE_X32Y39         FDCE (Hold_fdce_C_D)         0.060     5.290    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.290    
                         arrival time                           7.968    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.685ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.156ns (3.385%)  route 4.453ns (96.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.248     3.105    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028     3.133 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.234     3.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         LDCE (EnToQ_ldce_G_Q)        0.128     3.495 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           4.453     7.948    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I1_O)        0.028     7.976 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     7.976    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.231    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.060     5.291    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.291    
                         arrival time                           7.976    
  -------------------------------------------------------------------
                         slack                                  2.685    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        10.051ns  (logic 0.402ns (3.999%)  route 9.649ns (96.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    8.160ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.684     7.624    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053     7.677 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.483     8.160    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         LDCE (EnToQ_ldce_G_Q)        0.349     8.509 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           9.140    17.649    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    17.702 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.509    18.212    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X40Y38         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X40Y38         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    19.906    
                         clock uncertainty           -0.035    19.870    
    SLICE_X40Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    19.844    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                  1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.708ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.156ns (3.403%)  route 4.428ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.356     3.213    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     3.241 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.212     3.453    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         LDCE (EnToQ_ldce_G_Q)        0.128     3.581 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           4.215     7.796    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028     7.824 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.213     8.037    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X40Y38         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.892     5.375    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X40Y38         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     5.228    
    SLICE_X40Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.330    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                           8.037    
  -------------------------------------------------------------------
                         slack                                  2.708    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           38  Failing Endpoints,  Worst Slack       -6.241ns,  Total Violation     -149.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 0.402ns (2.134%)  route 18.432ns (97.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.187    25.868    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X32Y37         FDPE (Setup_fdpe_C_CE)      -0.244    19.627    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                         -25.868    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -5.789ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.591ns  (logic 0.402ns (2.162%)  route 18.189ns (97.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.454    16.838    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.891 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           8.735    25.626    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    19.906    
                         clock uncertainty           -0.035    19.870    
    SLICE_X30Y36         FDCE (Setup_fdce_C_D)       -0.034    19.836    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -25.626    
  -------------------------------------------------------------------
                         slack                                 -5.789    

Slack (VIOLATED) :        -5.754ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.627ns  (logic 0.455ns (2.443%)  route 18.172ns (97.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.927    25.608    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.053    25.661 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    25.661    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.034    19.906    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -25.661    
  -------------------------------------------------------------------
                         slack                                 -5.754    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.471ns  (logic 0.455ns (2.463%)  route 18.016ns (97.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.771    25.452    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.505 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000    25.505    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.035    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -25.505    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.522ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.402ns (2.219%)  route 17.714ns (97.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.469    25.150    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X33Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -25.150    
  -------------------------------------------------------------------
                         slack                                 -5.522    

Slack (VIOLATED) :        -5.438ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 0.402ns (2.229%)  route 17.630ns (97.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    25.066    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 -5.438    

Slack (VIOLATED) :        -5.438ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 0.402ns (2.229%)  route 17.630ns (97.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    25.066    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                 -5.438    

Slack (VIOLATED) :        -5.371ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        18.244ns  (logic 0.455ns (2.494%)  route 17.789ns (97.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.544    25.225    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.053    25.278 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    25.278    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)        0.035    19.906    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -25.278    
  -------------------------------------------------------------------
                         slack                                 -5.371    

Slack (VIOLATED) :        -5.368ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        17.964ns  (logic 0.402ns (2.238%)  route 17.562ns (97.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.317    24.998    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.244    19.629    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.629    
                         arrival time                         -24.998    
  -------------------------------------------------------------------
                         slack                                 -5.368    

Slack (VIOLATED) :        -5.368ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        17.964ns  (logic 0.402ns (2.238%)  route 17.562ns (97.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.034ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     4.941 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.523     6.464    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.053     6.517 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517     7.034    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349     7.383 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    16.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    16.681 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.317    24.998    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.244    19.629    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         19.629    
                         arrival time                         -24.998    
  -------------------------------------------------------------------
                         slack                                 -5.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.156ns (4.974%)  route 2.980ns (95.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.695     3.619    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.028     3.647 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.286     5.932    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X28Y37         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y37         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.229    
    SLICE_X28Y37         FDRE (Hold_fdre_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.156ns (4.929%)  route 3.009ns (95.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.704     3.628    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I2_O)        0.028     3.656 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.305     5.961    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X28Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.231    
    SLICE_X28Y38         FDRE (Hold_fdre_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           5.961    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.156ns (4.729%)  route 3.143ns (95.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.678     3.602    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I4_O)        0.028     3.630 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.464     6.095    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X27Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.231    
    SLICE_X27Y38         FDRE (Hold_fdre_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           6.095    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.156ns (3.938%)  route 3.805ns (96.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.705     6.757    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.231    
    SLICE_X29Y39         FDCE (Hold_fdce_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.156ns (3.938%)  route 3.805ns (96.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.705     6.757    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.231    
    SLICE_X29Y39         FDCE (Hold_fdce_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719     6.771    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.229    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719     6.771    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.229    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719     6.771    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.229    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719     6.771    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.229    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.156ns (3.881%)  route 3.864ns (96.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     1.857 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.690     2.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.028     2.575 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220     2.796    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128     2.924 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101     4.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028     4.053 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.763     6.816    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.231    
    SLICE_X29Y38         FDCE (Hold_fdce_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  1.575    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           44  Failing Endpoints,  Worst Slack      -20.374ns,  Total Violation     -662.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.374ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.834ns  (logic 0.402ns (2.134%)  route 18.432ns (97.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          9.187    40.001    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X32Y37         FDPE (Setup_fdpe_C_CE)      -0.244    19.627    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.627    
                         arrival time                         -40.001    
  -------------------------------------------------------------------
                         slack                                -20.374    

Slack (VIOLATED) :        -19.922ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.591ns  (logic 0.402ns (2.162%)  route 18.189ns (97.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.454    30.971    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    31.024 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           8.735    39.758    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    19.906    
                         clock uncertainty           -0.035    19.870    
    SLICE_X30Y36         FDCE (Setup_fdce_C_D)       -0.034    19.836    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -39.758    
  -------------------------------------------------------------------
                         slack                                -19.922    

Slack (VIOLATED) :        -19.887ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.627ns  (logic 0.455ns (2.443%)  route 18.172ns (97.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.927    39.741    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.053    39.794 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    39.794    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.034    19.906    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -39.794    
  -------------------------------------------------------------------
                         slack                                -19.887    

Slack (VIOLATED) :        -19.731ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.471ns  (logic 0.455ns (2.463%)  route 18.016ns (97.537%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.771    39.585    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    39.638 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000    39.638    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.035    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -39.638    
  -------------------------------------------------------------------
                         slack                                -19.731    

Slack (VIOLATED) :        -19.655ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.116ns  (logic 0.402ns (2.219%)  route 17.714ns (97.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.469    39.283    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X33Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -39.283    
  -------------------------------------------------------------------
                         slack                                -19.655    

Slack (VIOLATED) :        -19.571ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.032ns  (logic 0.402ns (2.229%)  route 17.630ns (97.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    39.199    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -39.199    
  -------------------------------------------------------------------
                         slack                                -19.571    

Slack (VIOLATED) :        -19.571ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.032ns  (logic 0.402ns (2.229%)  route 17.630ns (97.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.385    39.199    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X34Y38         FDPE (Setup_fdpe_C_CE)      -0.244    19.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.628    
                         arrival time                         -39.199    
  -------------------------------------------------------------------
                         slack                                -19.571    

Slack (VIOLATED) :        -19.504ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        18.244ns  (logic 0.455ns (2.494%)  route 17.789ns (97.506%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.544    39.358    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.053    39.411 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000    39.411    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X34Y37         FDCE (Setup_fdce_C_D)        0.035    19.906    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.906    
                         arrival time                         -39.411    
  -------------------------------------------------------------------
                         slack                                -19.504    

Slack (VIOLATED) :        -19.501ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        17.964ns  (logic 0.402ns (2.238%)  route 17.562ns (97.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.317    39.131    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.244    19.629    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.629    
                         arrival time                         -39.131    
  -------------------------------------------------------------------
                         slack                                -19.501    

Slack (VIOLATED) :        -19.501ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        17.964ns  (logic 0.402ns (2.238%)  route 17.562ns (97.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    16.167ns = ( 21.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.383    20.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    20.650 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    21.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.516 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          9.245    30.761    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I3_O)        0.053    30.814 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          8.317    39.131    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.244    19.629    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         19.629    
                         arrival time                         -39.131    
  -------------------------------------------------------------------
                         slack                                -19.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.339ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.056ns (0.961%)  route 5.773ns (99.039%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.918     4.667    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.028     4.695 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.569     6.264    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.028     6.292 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.286     8.578    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X28Y37         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y37         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.229    
    SLICE_X28Y37         FDRE (Hold_fdre_C_CE)        0.010     5.239    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.239    
                         arrival time                           8.578    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.056ns (0.959%)  route 5.783ns (99.041%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.918     4.667    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.028     4.695 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.560     6.255    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.028     6.283 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.305     8.588    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X28Y38         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.231    
    SLICE_X28Y38         FDRE (Hold_fdre_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           8.588    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.508ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.056ns (0.933%)  route 5.944ns (99.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.918     4.667    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.028     4.695 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.561     6.256    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.028     6.284 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.464     8.748    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X27Y38         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X27Y38         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.231    
    SLICE_X27Y38         FDRE (Hold_fdre_C_CE)        0.010     5.241    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.241    
                         arrival time                           8.748    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             10.724ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.961ns  (logic 0.156ns (3.938%)  route 3.805ns (96.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.705    16.000    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.231    
                         clock uncertainty            0.035     5.266    
    SLICE_X29Y39         FDCE (Hold_fdce_C_CE)        0.010     5.276    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                          16.000    
  -------------------------------------------------------------------
                         slack                                 10.724    

Slack (MET) :             10.724ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.961ns  (logic 0.156ns (3.938%)  route 3.805ns (96.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.705    16.000    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.231    
                         clock uncertainty            0.035     5.266    
    SLICE_X29Y39         FDCE (Hold_fdce_C_CE)        0.010     5.276    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                          16.000    
  -------------------------------------------------------------------
                         slack                                 10.724    

Slack (MET) :             10.740ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719    16.014    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.229    
                         clock uncertainty            0.035     5.264    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.274    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.274    
                         arrival time                          16.014    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.740ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719    16.014    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.229    
                         clock uncertainty            0.035     5.264    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.274    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.274    
                         arrival time                          16.014    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.740ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719    16.014    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.229    
                         clock uncertainty            0.035     5.264    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.274    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.274    
                         arrival time                          16.014    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.740ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.975ns  (logic 0.156ns (3.924%)  route 3.819ns (96.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.719    16.014    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.229    
                         clock uncertainty            0.035     5.264    
    SLICE_X29Y37         FDCE (Hold_fdce_C_CE)        0.010     5.274    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.274    
                         arrival time                          16.014    
  -------------------------------------------------------------------
                         slack                                 10.740    

Slack (MET) :             10.783ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.020ns  (logic 0.156ns (3.881%)  route 3.864ns (96.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    7.039ns = ( 12.039 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.042    11.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028    11.818 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.220    12.039    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.167 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.101    13.268    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.028    13.296 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.763    16.058    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.231    
                         clock uncertainty            0.035     5.266    
    SLICE_X29Y38         FDCE (Hold_fdce_C_CE)        0.010     5.276    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.276    
                         arrival time                          16.058    
  -------------------------------------------------------------------
                         slack                                 10.783    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        6.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.269ns (4.297%)  route 5.991ns (95.703%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 17.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.688     4.566    Sweep_inst/clk_in
    SLICE_X1Y210         FDRE                                         r  Sweep_inst/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.269     4.835 r  Sweep_inst/signal_out_reg[10]/Q
                         net (fo=1, routed)           5.991    10.825    AD9783_inst1/Q[10]
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.514    17.373    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    17.578    
                         clock uncertainty           -0.194    17.384    
    SLICE_X0Y221         FDRE (Setup_fdre_C_D)       -0.034    17.350    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.269ns (4.467%)  route 5.753ns (95.533%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 17.373 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.688     4.566    Sweep_inst/clk_in
    SLICE_X1Y210         FDRE                                         r  Sweep_inst/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.269     4.835 r  Sweep_inst/signal_out_reg[11]/Q
                         net (fo=1, routed)           5.753    10.588    AD9783_inst1/Q[11]
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.514    17.373    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    17.578    
                         clock uncertainty           -0.194    17.384    
    SLICE_X0Y221         FDRE (Setup_fdre_C_D)       -0.045    17.339    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         17.339    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 0.246ns (4.124%)  route 5.719ns (95.876%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.689     4.567    Sweep_inst/clk_in
    SLICE_X0Y207         FDRE                                         r  Sweep_inst/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.246     4.813 r  Sweep_inst/signal_out_reg[7]/Q
                         net (fo=1, routed)           5.719    10.532    AD9783_inst1/Q[7]
    SLICE_X2Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.525    17.384    AD9783_inst1/clkD
    SLICE_X2Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    17.589    
                         clock uncertainty           -0.194    17.395    
    SLICE_X2Y207         FDRE (Setup_fdre_C_D)       -0.079    17.316    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.269ns (4.506%)  route 5.700ns (95.494%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.690     4.568    Sweep_inst/clk_in
    SLICE_X1Y204         FDRE                                         r  Sweep_inst/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.269     4.837 r  Sweep_inst/signal_out_reg[4]/Q
                         net (fo=1, routed)           5.700    10.537    AD9783_inst1/Q[4]
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.525    17.384    AD9783_inst1/clkD
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    17.589    
                         clock uncertainty           -0.194    17.395    
    SLICE_X2Y204         FDRE (Setup_fdre_C_D)       -0.009    17.386    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         17.386    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.269ns (4.237%)  route 6.080ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.643ns = ( 17.643 - 10.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.511     4.389    Sweep_inst/clk_in
    SLICE_X1Y142         FDRE                                         r  Sweep_inst/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  Sweep_inst/signal_out_reg[15]/Q
                         net (fo=2, routed)           6.080    10.738    AD9783_inst1/Q[15]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.784    17.643    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism              0.204    17.848    
                         clock uncertainty           -0.194    17.654    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.034    17.620    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         17.620    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.246ns (4.423%)  route 5.316ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 17.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.691     4.569    Sweep_inst/clk_in
    SLICE_X0Y202         FDRE                                         r  Sweep_inst/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.246     4.815 r  Sweep_inst/signal_out_reg[1]/Q
                         net (fo=1, routed)           5.316    10.130    AD9783_inst1/Q[1]
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.394    17.253    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism              0.204    17.458    
                         clock uncertainty           -0.194    17.264    
    SLICE_X0Y197         FDRE (Setup_fdre_C_D)       -0.150    17.114    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         17.114    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.269ns (4.688%)  route 5.469ns (95.312%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 17.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.676     4.554    Sweep_inst/clk_in
    SLICE_X1Y221         FDRE                                         r  Sweep_inst/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_fdre_C_Q)         0.269     4.823 r  Sweep_inst/signal_out_reg[12]/Q
                         net (fo=2, routed)           5.469    10.292    AD9783_inst1/Q[12]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.521    17.380    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    17.585    
                         clock uncertainty           -0.194    17.391    
    SLICE_X0Y236         FDRE (Setup_fdre_C_D)       -0.034    17.357    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 0.246ns (4.387%)  route 5.361ns (95.613%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 17.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.688     4.566    Sweep_inst/clk_in
    SLICE_X0Y210         FDRE                                         r  Sweep_inst/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.246     4.812 r  Sweep_inst/signal_out_reg[9]/Q
                         net (fo=1, routed)           5.361    10.172    AD9783_inst1/Q[9]
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.520    17.379    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism              0.204    17.584    
                         clock uncertainty           -0.194    17.390    
    SLICE_X0Y215         FDRE (Setup_fdre_C_D)       -0.150    17.240    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         17.240    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.269ns (4.711%)  route 5.441ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 17.375 - 10.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.688     4.566    Sweep_inst/clk_in
    SLICE_X1Y210         FDRE                                         r  Sweep_inst/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.269     4.835 r  Sweep_inst/signal_out_reg[13]/Q
                         net (fo=2, routed)           5.441    10.276    AD9783_inst1/Q[13]
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.516    17.375    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism              0.204    17.580    
                         clock uncertainty           -0.194    17.386    
    SLICE_X0Y219         FDRE (Setup_fdre_C_D)       -0.034    17.352    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 Sweep_inst/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.269ns (5.106%)  route 5.000ns (94.894%))
  Logic Levels:           0  
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 17.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.691     4.569    Sweep_inst/clk_in
    SLICE_X0Y200         FDRE                                         r  Sweep_inst/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.269     4.838 r  Sweep_inst/signal_out_reg[0]/Q
                         net (fo=1, routed)           5.000     9.837    AD9783_inst1/Q[0]
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.394    17.253    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism              0.204    17.458    
                         clock uncertainty           -0.194    17.264    
    SLICE_X0Y197         FDRE (Setup_fdre_C_D)       -0.034    17.230    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  7.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.216ns (5.395%)  route 3.788ns (94.605%))
  Logic Levels:           0  
  Clock Path Skew:        3.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.525     4.198    Sweep_inst/clk_in
    SLICE_X1Y204         FDRE                                         r  Sweep_inst/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.216     4.414 r  Sweep_inst/signal_out_reg[5]/Q
                         net (fo=1, routed)           3.788     8.202    AD9783_inst1/Q[5]
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X2Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.194     7.965    
    SLICE_X2Y204         FDRE (Hold_fdre_C_D)         0.182     8.147    AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.147    
                         arrival time                           8.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.216ns (5.666%)  route 3.596ns (94.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.795ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.526     4.199    Sweep_inst/clk_in
    SLICE_X0Y200         FDRE                                         r  Sweep_inst/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.216     4.415 r  Sweep_inst/signal_out_reg[3]/Q
                         net (fo=1, routed)           3.596     8.011    AD9783_inst1/Q[3]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.204     7.590    
                         clock uncertainty            0.194     7.784    
    SLICE_X0Y198         FDRE (Hold_fdre_C_D)         0.161     7.945    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.945    
                         arrival time                           8.011    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.197ns (5.018%)  route 3.729ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        3.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.974ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.525     4.198    Sweep_inst/clk_in
    SLICE_X0Y207         FDRE                                         r  Sweep_inst/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.197     4.395 r  Sweep_inst/signal_out_reg[6]/Q
                         net (fo=1, routed)           3.729     8.124    AD9783_inst1/Q[6]
    SLICE_X1Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X1Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism             -0.204     7.769    
                         clock uncertainty            0.194     7.963    
    SLICE_X1Y209         FDRE (Hold_fdre_C_D)         0.077     8.040    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.124    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.248ns (5.900%)  route 3.956ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.977ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.526     4.199    Sweep_inst/clk_in
    SLICE_X2Y202         FDRE                                         r  Sweep_inst/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y202         FDRE (Prop_fdre_C_Q)         0.248     4.447 r  Sweep_inst/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.956     8.403    AD9783_inst1/Q[2]
    SLICE_X1Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X1Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism             -0.204     7.772    
                         clock uncertainty            0.194     7.966    
    SLICE_X1Y202         FDRE (Hold_fdre_C_D)         0.161     8.127    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.127    
                         arrival time                           8.403    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.216ns (4.516%)  route 4.567ns (95.484%))
  Logic Levels:           0  
  Clock Path Skew:        3.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.393     4.066    Sweep_inst/clk_in
    SLICE_X1Y128         FDRE                                         r  Sweep_inst/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.216     4.282 r  Sweep_inst/signal_out_reg[14]/Q
                         net (fo=2, routed)           4.567     8.850    AD9783_inst1/Q[14]
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.901     8.187    AD9783_inst1/clkD
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism             -0.204     7.982    
                         clock uncertainty            0.194     8.176    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.161     8.337    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.337    
                         arrival time                           8.850    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.100ns (3.922%)  route 2.450ns (96.078%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.677     1.778    Sweep_inst/clk_in
    SLICE_X1Y210         FDRE                                         r  Sweep_inst/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.100     1.878 r  Sweep_inst/signal_out_reg[8]/Q
                         net (fo=1, routed)           2.450     4.328    AD9783_inst1/Q[8]
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.898     3.655    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism             -0.147     3.507    
                         clock uncertainty            0.194     3.701    
    SLICE_X0Y215         FDRE (Hold_fdre_C_D)         0.040     3.741    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.100ns (3.918%)  route 2.453ns (96.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.680     1.781    Sweep_inst/clk_in
    SLICE_X0Y200         FDRE                                         r  Sweep_inst/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  Sweep_inst/signal_out_reg[0]/Q
                         net (fo=1, routed)           2.453     4.334    AD9783_inst1/Q[0]
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.805     3.562    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism             -0.147     3.414    
                         clock uncertainty            0.194     3.608    
    SLICE_X0Y197         FDRE (Hold_fdre_C_D)         0.040     3.648    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.100ns (3.658%)  route 2.633ns (96.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.669     1.770    Sweep_inst/clk_in
    SLICE_X1Y221         FDRE                                         r  Sweep_inst/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_fdre_C_Q)         0.100     1.870 r  Sweep_inst/signal_out_reg[12]/Q
                         net (fo=2, routed)           2.633     4.504    AD9783_inst1/Q[12]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.899     3.656    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.147     3.508    
                         clock uncertainty            0.194     3.702    
    SLICE_X0Y236         FDRE (Hold_fdre_C_D)         0.040     3.742    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.100ns (3.634%)  route 2.652ns (96.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.677     1.778    Sweep_inst/clk_in
    SLICE_X1Y210         FDRE                                         r  Sweep_inst/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.100     1.878 r  Sweep_inst/signal_out_reg[13]/Q
                         net (fo=2, routed)           2.652     4.530    AD9783_inst1/Q[13]
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.894     3.651    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.147     3.503    
                         clock uncertainty            0.194     3.697    
    SLICE_X0Y219         FDRE (Hold_fdre_C_D)         0.040     3.737    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 Sweep_inst/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.091ns (3.340%)  route 2.634ns (96.660%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.677     1.778    Sweep_inst/clk_in
    SLICE_X0Y210         FDRE                                         r  Sweep_inst/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.091     1.869 r  Sweep_inst/signal_out_reg[9]/Q
                         net (fo=1, routed)           2.634     4.503    AD9783_inst1/Q[9]
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.898     3.655    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.147     3.507    
                         clock uncertainty            0.194     3.701    
    SLICE_X0Y215         FDRE (Hold_fdre_C_D)         0.000     3.701    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.701    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.843ns  (logic 0.053ns (1.864%)  route 2.790ns (98.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 16.338 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.790    15.004    rst_in
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.057 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    15.057    rst_in_i_1_n_0
    SLICE_X38Y50         FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.455    16.793    
                         clock uncertainty           -0.035    16.758    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.071    16.829    rst_in_reg
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  1.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.028ns (2.089%)  route 1.312ns (97.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         1.312     4.061    rst_in
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.028     4.089 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     4.089    rst_in_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.418     2.850    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.087     2.937    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  1.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.966ns  (logic 0.053ns (0.380%)  route 13.913ns (99.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    18.712    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.966ns  (logic 0.053ns (0.380%)  route 13.913ns (99.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    18.712    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 0.053ns (0.381%)  route 13.871ns (99.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.167    18.671    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y51         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.671    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.093ns  (logic 0.035ns (1.672%)  route 2.058ns (98.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 14.575 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns = ( 7.199 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.187     9.291    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.607    14.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.723    
                         clock uncertainty           -0.035    14.687    
    SLICE_X27Y50         FDPE (Recov_fdpe_C_PRE)     -0.095    14.592    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.093ns  (logic 0.035ns (1.672%)  route 2.058ns (98.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 14.575 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns = ( 7.199 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.187     9.291    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.607    14.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.723    
                         clock uncertainty           -0.035    14.687    
    SLICE_X27Y50         FDPE (Recov_fdpe_C_PRE)     -0.095    14.592    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.093ns  (logic 0.035ns (1.672%)  route 2.058ns (98.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 14.575 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns = ( 7.199 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.187     9.291    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.607    14.575    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.723    
                         clock uncertainty           -0.035    14.687    
    SLICE_X27Y50         FDPE (Recov_fdpe_C_PRE)     -0.095    14.592    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.042ns (1.277%)  route 3.246ns (98.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.377ns = ( 9.377 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    12.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    12.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    12.665    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          12.665    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.042ns (1.277%)  route 3.246ns (98.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.377ns = ( 9.377 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    12.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    12.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    12.665    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          12.665    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.288ns  (logic 0.042ns (1.277%)  route 3.246ns (98.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.377ns = ( 9.377 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    12.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    12.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    12.665    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          12.665    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.028ns (0.425%)  route 6.566ns (99.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986     6.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028     6.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.580     8.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.415    
    SLICE_X26Y51         FDCE (Remov_fdce_C_CLR)     -0.069     5.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.028ns (0.424%)  route 6.575ns (99.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986     6.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028     6.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.589     8.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.415    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.069     5.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 0.028ns (0.424%)  route 6.575ns (99.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986     6.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028     6.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.589     8.411    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.415    
    SLICE_X26Y50         FDCE (Remov_fdce_C_CLR)     -0.069     5.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           8.411    
  -------------------------------------------------------------------
                         slack                                  3.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.053ns (0.561%)  route 9.393ns (99.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.875     7.622    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053     7.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           6.518    14.193    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X27Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X27Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.626ns  (logic 0.035ns (2.153%)  route 1.591ns (97.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns = ( 7.199 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.420     7.619    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.171     8.824    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X28Y49         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X28Y49         FDPE (Recov_fdpe_C_PRE)     -0.095    14.644    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.518ns  (logic 0.042ns (1.668%)  route 2.476ns (98.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.267ns
    Source Clock Delay      (SCD):    4.377ns = ( 9.377 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.661    10.038    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.042    10.080 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.815    11.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X28Y49         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.796    11.267    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    11.062    
                         clock uncertainty            0.035    11.098    
    SLICE_X28Y49         FDPE (Remov_fdpe_C_PRE)     -0.155    10.943    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.943    
                         arrival time                          11.895    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.028ns (0.610%)  route 4.562ns (99.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.426     3.234    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.028     3.262 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.136     6.399    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X27Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.487    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.069     5.418    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           6.399    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.779ns  (logic 0.053ns (0.542%)  route 9.726ns (99.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    19.722    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.779ns  (logic 0.053ns (0.542%)  route 9.726ns (99.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    19.722    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.738ns  (logic 0.053ns (0.544%)  route 9.685ns (99.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.167    19.680    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y51         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -19.680    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.395ns  (logic 0.053ns (0.564%)  route 9.342ns (99.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.824    12.766    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    12.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           6.518    19.337    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X27Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X27Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -19.337    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.817ns  (logic 0.053ns (0.601%)  route 8.764ns (99.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.091ns = ( 20.091 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.613    16.556    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053    16.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.151    18.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X28Y49         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.682    20.091    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    20.296    
                         clock uncertainty           -0.035    20.260    
    SLICE_X28Y49         FDPE (Recov_fdpe_C_PRE)     -0.217    20.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -18.760    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.159ns  (logic 0.035ns (1.621%)  route 2.124ns (98.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns = ( 7.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.190     8.461    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.035     8.496 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.934     9.430    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X26Y47         FDCE (Recov_fdce_C_CLR)     -0.117    14.622    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.159ns  (logic 0.035ns (1.621%)  route 2.124ns (98.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns = ( 7.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.190     8.461    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.035     8.496 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.934     9.430    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X26Y47         FDCE (Recov_fdce_C_CLR)     -0.117    14.622    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.035ns (1.837%)  route 1.870ns (98.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns = ( 7.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.190     8.461    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.035     8.496 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.680     9.176    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.117    14.622    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.035ns (1.837%)  route 1.870ns (98.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns = ( 7.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.190     8.461    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.035     8.496 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.680     9.176    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.117    14.622    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.035ns (1.837%)  route 1.870ns (98.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.271ns = ( 7.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.190     8.461    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.035     8.496 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.680     9.176    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.651    11.752    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.091    11.843 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.061    13.904    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.064    13.968 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.659    14.627    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.147    14.775    
                         clock uncertainty           -0.035    14.739    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.117    14.622    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.414ns  (logic 0.042ns (2.971%)  route 1.372ns (97.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    10.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    10.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    10.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          10.985    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.414ns  (logic 0.042ns (2.971%)  route 1.372ns (97.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    10.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    10.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    10.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          10.985    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.414ns  (logic 0.042ns (2.971%)  route 1.372ns (97.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    10.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    10.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.349    10.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.155    10.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.748    
                         arrival time                          10.985    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.092ns  (logic 0.042ns (2.008%)  route 2.050ns (97.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.491    11.062    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.042    11.104 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.559    11.663    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X25Y48         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X25Y48         FDPE (Remov_fdpe_C_PRE)     -0.155    10.944    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.944    
                         arrival time                          11.663    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.613ns  (logic 0.042ns (1.607%)  route 2.571ns (98.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.799    12.184    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X25Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X25Y51         FDCE (Remov_fdce_C_CLR)     -0.149    10.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.754    
                         arrival time                          12.184    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.618ns  (logic 0.042ns (1.604%)  route 2.576ns (98.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.072ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          0.804    12.190    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X27Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.601    11.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204    10.867    
                         clock uncertainty            0.035    10.903    
    SLICE_X27Y51         FDCE (Remov_fdce_C_CLR)     -0.149    10.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.754    
                         arrival time                          12.190    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.856ns  (logic 0.042ns (1.470%)  route 2.814ns (98.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.042    12.428    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X27Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X27Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.042ns (1.450%)  route 2.854ns (98.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.082    12.467    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.467    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.042ns (1.450%)  route 2.854ns (98.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.082    12.467    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.467    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.042ns (1.450%)  route 2.854ns (98.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.772    11.344    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT2 (Prop_lut2_I1_O)        0.042    11.386 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.082    12.467    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y49         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.467    
  -------------------------------------------------------------------
                         slack                                  1.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.215ns,  Total Violation       -0.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.007ns  (logic 0.053ns (0.662%)  route 7.954ns (99.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.435    13.650    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.053    13.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           6.518    20.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X27Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X27Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -20.221    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.996ns  (logic 0.053ns (0.884%)  route 5.943ns (99.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    18.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.996ns  (logic 0.053ns (0.884%)  route 5.943ns (99.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.209    18.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y50         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y50         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.954ns  (logic 0.053ns (0.890%)  route 5.901ns (99.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.898ns = ( 19.898 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.167    18.168    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X26Y51         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.489    19.898    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y51         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.103    
                         clock uncertainty           -0.035    20.067    
    SLICE_X26Y51         FDCE (Recov_fdce_C_CLR)     -0.255    19.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.812    
                         arrival time                         -18.168    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 0.053ns (0.500%)  route 10.543ns (99.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.091ns = ( 20.091 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         8.392    15.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    15.659 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.151    17.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X28Y49         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.682    20.091    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X28Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    20.296    
                         clock uncertainty           -0.035    20.260    
    SLICE_X28Y49         FDPE (Recov_fdpe_C_PRE)     -0.217    20.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -17.810    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.419ns  (logic 0.053ns (0.978%)  route 5.366ns (99.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.651    15.865    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.053    15.918 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.715    17.633    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y47         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.419ns  (logic 0.053ns (0.978%)  route 5.366ns (99.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.651    15.865    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.053    15.918 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.715    17.633    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y47         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.999ns  (logic 0.053ns (1.060%)  route 4.946ns (98.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.651    15.865    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.053    15.918 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.295    17.213    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.999ns  (logic 0.053ns (1.060%)  route 4.946ns (98.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.651    15.865    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.053    15.918 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.295    17.213    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.999ns  (logic 0.053ns (1.060%)  route 4.946ns (98.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.092ns = ( 20.092 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.651    15.865    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT2 (Prop_lut2_I0_O)        0.053    15.918 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=15, routed)          1.295    17.213    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X26Y49         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.197    14.544 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.668    18.212    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.197    18.409 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.683    20.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y49         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.297    
                         clock uncertainty           -0.035    20.261    
    SLICE_X26Y49         FDCE (Recov_fdce_C_CLR)     -0.255    20.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.028ns (0.673%)  route 4.131ns (99.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.971     6.720    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.028     6.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.160     6.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.415    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.072     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.028ns (0.673%)  route 4.131ns (99.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.971     6.720    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.028     6.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.160     6.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.415    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.072     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.028ns (0.673%)  route 4.131ns (99.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.971     6.720    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.028     6.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.160     6.908    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X27Y50         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.826     5.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X27Y50         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.415    
    SLICE_X27Y50         FDPE (Remov_fdpe_C_PRE)     -0.072     5.343    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.020ns  (logic 0.000ns (0.000%)  route 1.020ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.020    12.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.606    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.020ns  (logic 0.000ns (0.000%)  route 1.020ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.020    12.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.606    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.020ns  (logic 0.000ns (0.000%)  route 1.020ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.020    12.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.606    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.020ns  (logic 0.000ns (0.000%)  route 1.020ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.020    12.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.606    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.020ns  (logic 0.000ns (0.000%)  route 1.020ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.020    12.606    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X26Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X26Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.606    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.028ns (0.636%)  route 4.373ns (99.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         4.067     6.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028     6.843 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.306     7.150    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X25Y48         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.888     2.137    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.113     2.250 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.410     4.660    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     4.737 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          0.898     5.635    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X25Y48         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.487    
    SLICE_X25Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     5.415    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           7.150    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.843ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.207ns  (logic 0.000ns (0.000%)  route 1.207ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.268ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         1.207    12.793    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y48         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.788     4.666    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.246     4.912 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.334     9.246    AD9783_inst1_n_36
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.225     9.471 r  counter_f_reg[11]_i_3/O
                         net (fo=41, routed)          1.797    11.268    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X24Y48         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    11.063    
                         clock uncertainty            0.035    11.099    
    SLICE_X24Y48         FDCE (Remov_fdce_C_CLR)     -0.149    10.950    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.950    
                         arrival time                          12.793    
  -------------------------------------------------------------------
                         slack                                  1.843    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            1  Failing Endpoint ,  Worst Slack       -6.866ns,  Total Violation       -6.866ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.866ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        14.745ns  (logic 0.053ns (0.359%)  route 14.692ns (99.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 12.546 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    19.491    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    12.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    12.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    12.546    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.369    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    12.625    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                 -6.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.989ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.002ns  (logic 0.028ns (0.400%)  route 6.974ns (99.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 9.244 - 5.000 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 11.808 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607    11.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100    11.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986    16.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028    16.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    18.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     9.244    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.390     8.854    
                         clock uncertainty            0.035     8.889    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     8.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.820    
                         arrival time                          18.810    
  -------------------------------------------------------------------
                         slack                                  9.989    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        1.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.558ns  (logic 0.053ns (0.502%)  route 10.505ns (99.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 22.546 - 15.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    20.501    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    19.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216    19.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    22.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    22.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    22.546    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.750    
                         clock uncertainty           -0.035    22.715    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    22.460    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.460    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                  1.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.051ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.219ns  (logic 0.028ns (0.536%)  route 5.191ns (99.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 9.244 - 5.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 6.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     6.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     6.860 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.204    10.064    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.028    10.092 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    12.080    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     9.244    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.097    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     9.028    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.028    
                         arrival time                          12.080    
  -------------------------------------------------------------------
                         slack                                  3.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.775ns  (logic 0.053ns (0.782%)  route 6.722ns (99.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 22.546 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    18.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    19.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216    19.377 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.897    22.274    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.042    22.316 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    22.546    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.750    
                         clock uncertainty           -0.035    22.715    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    22.460    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.460    
                         arrival time                         -18.989    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.287ns  (logic 0.028ns (0.852%)  route 3.259ns (99.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 9.244 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.271     9.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.028     9.048 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    11.036    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.871     9.069    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.035     9.104 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     9.244    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.097    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     9.028    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.028    
                         arrival time                          11.036    
  -------------------------------------------------------------------
                         slack                                  2.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack      -14.902ns,  Total Violation      -14.902ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.902ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.053ns (0.256%)  route 20.627ns (99.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 10.445 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.875     7.622    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053     7.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    25.426    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488     9.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216     9.377 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.661    10.038    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.042    10.080 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    10.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.369    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    10.524    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                         -25.426    
  -------------------------------------------------------------------
                         slack                                -14.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.596ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.222ns  (logic 0.028ns (0.274%)  route 10.194ns (99.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 11.808 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607    11.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100    11.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.426    13.234    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.028    13.262 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    22.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.420     7.619    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     7.858    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.390     7.468    
                         clock uncertainty            0.035     7.503    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     7.434    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.434    
                         arrival time                          22.030    
  -------------------------------------------------------------------
                         slack                                 14.596    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack      -10.212ns,  Total Violation      -10.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.212ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.628ns  (logic 0.053ns (0.257%)  route 20.575ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 20.445 - 15.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.824    12.766    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    12.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    30.570    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    19.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216    19.377 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.661    20.038    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.042    20.080 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    20.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.649    
                         clock uncertainty           -0.035    20.614    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    20.359    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.359    
                         arrival time                         -30.570    
  -------------------------------------------------------------------
                         slack                                -10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.391ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.173ns  (logic 0.028ns (0.275%)  route 10.145ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 6.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     6.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     6.860 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.378     8.238    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.028     8.266 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.033    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.420     7.619    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     7.858    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.711    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     7.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.642    
                         arrival time                          17.033    
  -------------------------------------------------------------------
                         slack                                  9.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack      -11.095ns,  Total Violation      -11.095ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.095ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.240ns  (logic 0.053ns (0.275%)  route 19.187ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 20.445 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.435    13.650    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.053    13.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    31.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.488    19.161    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.216    19.377 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.661    20.038    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.042    20.080 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    20.445    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.649    
                         clock uncertainty           -0.035    20.614    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    20.359    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.359    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                -11.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.585ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.478ns  (logic 0.028ns (0.295%)  route 9.450ns (99.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.682     8.431    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.028     8.459 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.826     7.075    AD9783_inst1/clk_in
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.124     7.199 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.420     7.619    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     7.858    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.711    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     7.642    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.642    
                         arrival time                          17.227    
  -------------------------------------------------------------------
                         slack                                  9.585    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -8.711ns,  Total Violation       -8.711ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.711ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        14.745ns  (logic 0.053ns (0.359%)  route 14.692ns (99.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 10.866 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    19.491    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    10.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    10.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    10.866    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    11.070    
                         clock uncertainty           -0.035    11.035    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    10.780    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                 -8.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.002ns  (logic 0.028ns (0.400%)  route 6.974ns (99.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 8.111 - 5.000 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 11.808 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607    11.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100    11.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986    16.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028    16.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    18.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.665     7.936    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.035     7.971 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     8.111    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.964    
                         clock uncertainty            0.035     7.999    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     7.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.930    
                         arrival time                          18.810    
  -------------------------------------------------------------------
                         slack                                 10.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -9.933ns,  Total Violation       -9.933ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.933ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.053ns (0.256%)  route 20.627ns (99.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.579ns = ( 15.579 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.875     7.622    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053     7.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    25.426    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           5.601    15.173    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.042    15.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    15.579    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    15.784    
                         clock uncertainty           -0.035    15.748    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    15.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -25.426    
  -------------------------------------------------------------------
                         slack                                 -9.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.903ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.222ns  (logic 0.028ns (0.274%)  route 10.194ns (99.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns = ( 11.308 - 5.000 ) 
    Source Clock Delay      (SCD):    1.808ns = ( 11.808 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607    11.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100    11.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.426    13.234    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.028    13.262 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    22.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.797    11.068    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.035    11.103 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205    11.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147    11.160    
                         clock uncertainty            0.035    11.196    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069    11.127    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -11.127    
                         arrival time                          22.030    
  -------------------------------------------------------------------
                         slack                                 10.903    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.910ns,  Total Violation       -4.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.910ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.628ns  (logic 0.053ns (0.257%)  route 20.575ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.579ns = ( 25.579 - 15.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.824    12.766    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    12.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    30.570    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    19.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216    19.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           5.601    25.173    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.042    25.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    25.579    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.371    25.951    
                         clock uncertainty           -0.035    25.915    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    25.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         25.660    
                         arrival time                         -30.570    
  -------------------------------------------------------------------
                         slack                                 -4.910    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.558ns  (logic 0.053ns (0.502%)  route 10.505ns (99.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 20.866 - 15.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    20.501    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    19.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216    19.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    20.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    20.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    20.866    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.371    21.237    
                         clock uncertainty           -0.035    21.202    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    20.947    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.947    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                  0.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.412ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.219ns  (logic 0.028ns (0.536%)  route 5.191ns (99.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 8.111 - 5.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 6.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     6.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     6.860 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.204    10.064    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.028    10.092 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    12.080    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.665     7.936    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.035     7.971 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     8.111    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.410     7.701    
                         clock uncertainty            0.035     7.736    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     7.667    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.667    
                         arrival time                          12.080    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             6.170ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.173ns  (logic 0.028ns (0.275%)  route 10.145ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns = ( 11.308 - 5.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 6.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     6.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     6.860 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.378     8.238    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.028     8.266 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.033    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.797    11.068    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.035    11.103 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205    11.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.410    10.897    
                         clock uncertainty            0.035    10.933    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069    10.864    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -10.864    
                         arrival time                          17.033    
  -------------------------------------------------------------------
                         slack                                  6.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.961ns,  Total Violation       -5.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.961ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.240ns  (logic 0.053ns (0.275%)  route 19.187ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.579ns = ( 25.579 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.435    13.650    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.053    13.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    31.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    19.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216    19.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           5.601    25.173    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.042    25.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    25.579    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    25.784    
                         clock uncertainty           -0.035    25.748    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    25.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                 -5.961    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.775ns  (logic 0.053ns (0.782%)  route 6.722ns (99.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 20.866 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    18.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    19.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216    19.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.022    20.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.042    20.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    20.866    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.070    
                         clock uncertainty           -0.035    21.035    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    20.780    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.780    
                         arrival time                         -18.989    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.923ns  (logic 0.000ns (0.000%)  route 5.923ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 21.575 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.923    18.137    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682    19.355    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216    19.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.491    21.062    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.042    21.104 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.472    21.575    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.780    
                         clock uncertainty           -0.035    21.744    
    SLICE_X24Y49         LDCE (Recov_ldce_G_CLR)     -0.255    21.489    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.489    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.040ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.000ns (0.000%)  route 2.700ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 8.625 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         2.700    10.449    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.003     8.273    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X24Y49         LUT2 (Prop_lut2_I0_O)        0.035     8.308 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.317     8.625    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.477    
    SLICE_X24Y49         LDCE (Remov_ldce_G_CLR)     -0.069     8.408    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.408    
                         arrival time                          10.449    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             3.141ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.287ns  (logic 0.028ns (0.852%)  route 3.259ns (99.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 8.111 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.271     9.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.028     9.048 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988    11.036    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.665     7.936    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X27Y50         LUT3 (Prop_lut3_I1_O)        0.035     7.971 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     8.111    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.964    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     7.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.895    
                         arrival time                          11.036    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.478ns  (logic 0.028ns (0.295%)  route 9.450ns (99.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns = ( 11.308 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.682     8.431    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.028     8.459 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.898     7.147    AD9783_inst1/clk_in
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.124     7.271 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.797    11.068    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.035    11.103 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205    11.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147    11.160    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069    11.091    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -11.091    
                         arrival time                          17.227    
  -------------------------------------------------------------------
                         slack                                  6.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        3.386ns  (logic 0.035ns (1.034%)  route 3.351ns (98.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.228    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035    10.531 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.122    10.653    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X32Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.654    14.402    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X32Y37         FDPE (Recov_fdpe_C_PRE)     -0.095    14.418    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.053ns (0.587%)  route 8.971ns (99.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.800    10.740    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.793 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.171    13.965    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X34Y37         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.255    19.616    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.028ns (0.629%)  route 4.420ns (99.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.891     4.748    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.028     4.776 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.529     6.306    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X34Y37         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.892     5.375    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.228    
    SLICE_X34Y37         FDCE (Remov_fdce_C_CLR)     -0.069     5.159    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.159    
                         arrival time                           6.306    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             4.065ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        4.973ns  (logic 0.042ns (0.845%)  route 4.931ns (99.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.802ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.700    14.271    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    14.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.230    14.543    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X32Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.791    10.802    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.598    
                         clock uncertainty            0.035    10.633    
    SLICE_X32Y37         FDPE (Remov_fdpe_C_PRE)     -0.155    10.478    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.478    
                         arrival time                          14.543    
  -------------------------------------------------------------------
                         slack                                  4.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack      -11.925ns,  Total Violation      -23.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.925ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        26.602ns  (logic 0.053ns (0.199%)  route 26.549ns (99.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          20.486    25.426    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.479 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    31.542    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                -11.925    

Slack (VIOLATED) :        -11.925ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        26.602ns  (logic 0.053ns (0.199%)  route 26.549ns (99.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          20.486    25.426    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.479 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    31.542    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -31.542    
  -------------------------------------------------------------------
                         slack                                -11.925    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.728ns  (logic 0.035ns (2.025%)  route 1.693ns (97.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.495     8.762    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.797 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.198     8.996    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655    14.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.147    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X34Y38         FDPE (Recov_fdpe_C_PRE)     -0.095    14.419    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.728ns  (logic 0.035ns (2.025%)  route 1.693ns (97.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.495     8.762    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.797 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.198     8.996    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655    14.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X34Y38         FDPE (Recov_fdpe_C_PRE)     -0.095    14.419    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        2.765ns  (logic 0.042ns (1.519%)  route 2.723ns (98.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.338    11.908    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.042    11.950 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.385    12.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          12.335    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        2.765ns  (logic 0.042ns (1.519%)  route 2.723ns (98.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.338    11.908    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.042    11.950 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.385    12.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          12.335    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             9.042ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 0.028ns (0.227%)  route 12.317ns (99.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.554    11.411    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028    11.439 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.763    14.202    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     5.230    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.069     5.161    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                          14.202    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.042ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 0.028ns (0.227%)  route 12.317ns (99.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.554    11.411    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028    11.439 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.763    14.202    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.230    
    SLICE_X32Y38         FDCE (Remov_fdce_C_CLR)     -0.069     5.161    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                          14.202    
  -------------------------------------------------------------------
                         slack                                  9.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.739ns  (logic 0.035ns (2.013%)  route 1.704ns (97.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.571     8.838    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.873 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.133     9.006    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X33Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.655    14.403    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.147    14.550    
                         clock uncertainty           -0.035    14.514    
    SLICE_X33Y38         FDPE (Recov_fdpe_C_PRE)     -0.095    14.419    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.053ns (0.591%)  route 8.907ns (99.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.802    10.743    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.796 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.105    13.901    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X31Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X31Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.028ns (0.634%)  route 4.388ns (99.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.853     4.711    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.028     4.739 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.535     6.274    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X31Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.895     5.378    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.231    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.069     5.162    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           6.274    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.672ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        2.581ns  (logic 0.042ns (1.628%)  route 2.539ns (98.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.275    11.845    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    11.887 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.264    12.151    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X33Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          12.151    
  -------------------------------------------------------------------
                         slack                                  1.672    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.127ns,  Total Violation       -6.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.127ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.804ns  (logic 0.053ns (0.414%)  route 12.751ns (99.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.688    16.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.053    16.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    22.745    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 -3.127    

Slack (VIOLATED) :        -3.127ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.804ns  (logic 0.053ns (0.414%)  route 12.751ns (99.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.688    16.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.053    16.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    22.745    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 -3.127    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.894ns  (logic 0.053ns (0.596%)  route 8.841ns (99.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.670    15.610    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.663 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.171    18.835    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X34Y37         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.255    19.616    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -18.835    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.401ns  (logic 0.053ns (0.631%)  route 8.348ns (99.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.243    15.184    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.105    18.342    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X31Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X31Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.165ns  (logic 0.035ns (1.617%)  route 2.130ns (98.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622     9.433    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X29Y36         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.654    14.402    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.147    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.117    14.396    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.165ns  (logic 0.035ns (1.617%)  route 2.130ns (98.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.622     9.433    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X29Y36         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.654    14.402    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.147    14.549    
                         clock uncertainty           -0.035    14.513    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.117    14.396    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.063ns  (logic 0.035ns (1.696%)  route 2.028ns (98.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521     9.331    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656    14.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.147    14.551    
                         clock uncertainty           -0.035    14.515    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.117    14.398    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.063ns  (logic 0.035ns (1.696%)  route 2.028ns (98.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521     9.331    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656    14.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.147    14.551    
                         clock uncertainty           -0.035    14.515    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.117    14.398    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.063ns  (logic 0.035ns (1.696%)  route 2.028ns (98.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521     9.331    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656    14.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.147    14.551    
                         clock uncertainty           -0.035    14.515    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.117    14.398    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.063ns  (logic 0.035ns (1.696%)  route 2.028ns (98.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns = ( 7.268 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.508     8.775    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.035     8.810 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.521     9.331    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.654    11.755    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.107    11.862 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.823    13.686    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.062    13.748 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.656    14.404    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.147    14.551    
                         clock uncertainty           -0.035    14.515    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.117    14.398    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.428ns  (logic 0.042ns (2.941%)  route 1.386ns (97.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.122    10.692    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.734 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.998    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X33Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          10.998    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.532ns  (logic 0.042ns (2.742%)  route 1.490ns (97.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.802ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.259    10.829    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.871 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.230    11.102    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X32Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.791    10.802    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.598    
                         clock uncertainty            0.035    10.633    
    SLICE_X32Y37         FDPE (Remov_fdpe_C_PRE)     -0.155    10.478    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.478    
                         arrival time                          11.102    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.594ns  (logic 0.042ns (2.635%)  route 1.552ns (97.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.167    10.737    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.385    11.164    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          11.164    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.594ns  (logic 0.042ns (2.635%)  route 1.552ns (97.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.167    10.737    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.385    11.164    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.155    10.479    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.479    
                         arrival time                          11.164    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.042ns (2.567%)  route 1.594ns (97.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.802ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.270    10.840    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.042    10.882 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.324    11.206    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X30Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.791    10.802    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    10.598    
                         clock uncertainty            0.035    10.633    
    SLICE_X30Y37         FDPE (Remov_fdpe_C_PRE)     -0.155    10.478    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.478    
                         arrival time                          11.206    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.042ns (1.639%)  route 2.521ns (98.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.277    11.847    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.042    11.889 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.245    12.133    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X30Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X30Y38         FDCE (Remov_fdce_C_CLR)     -0.149    10.485    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -10.485    
                         arrival time                          12.133    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.594ns  (logic 0.042ns (1.619%)  route 2.552ns (98.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.804ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.277    11.847    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.042    11.889 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.275    12.164    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X31Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.793    10.804    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.204    10.600    
                         clock uncertainty            0.035    10.635    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.149    10.486    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.486    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.594ns  (logic 0.042ns (1.619%)  route 2.552ns (98.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.804ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.277    11.847    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.042    11.889 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.275    12.164    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X31Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.793    10.804    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.204    10.600    
                         clock uncertainty            0.035    10.635    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.149    10.486    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                        -10.486    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.049ns  (logic 0.042ns (1.378%)  route 3.007ns (98.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.804ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.277    11.847    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.042    11.889 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.730    12.619    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X32Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.793    10.804    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.204    10.600    
                         clock uncertainty            0.035    10.635    
    SLICE_X32Y39         FDCE (Remov_fdce_C_CLR)     -0.149    10.486    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.486    
                         arrival time                          12.619    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.049ns  (logic 0.042ns (1.378%)  route 3.007ns (98.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.804ns
    Source Clock Delay      (SCD):    4.570ns = ( 9.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.277    11.847    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y39         LUT2 (Prop_lut2_I1_O)        0.042    11.889 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.730    12.619    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X32Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.793    10.804    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.204    10.600    
                         clock uncertainty            0.035    10.635    
    SLICE_X32Y39         FDCE (Remov_fdce_C_CLR)     -0.149    10.486    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.486    
                         arrival time                          12.619    
  -------------------------------------------------------------------
                         slack                                  2.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.897ns,  Total Violation       -7.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.300ns  (logic 0.053ns (0.469%)  route 11.247ns (99.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.184    17.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053    17.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    23.514    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.300ns  (logic 0.053ns (0.469%)  route 11.247ns (99.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.184    17.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053    17.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           6.063    23.514    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X32Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.076ns  (logic 0.053ns (0.872%)  route 6.023ns (99.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.704ns = ( 19.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.918    15.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.053    15.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.105    18.290    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X31Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.679    19.704    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X31Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    19.908    
                         clock uncertainty           -0.035    19.872    
    SLICE_X31Y38         FDCE (Recov_fdce_C_CLR)     -0.255    19.617    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -18.290    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.714ns  (logic 0.053ns (0.928%)  route 5.661ns (99.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 19.703 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.489    14.703    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    14.756 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.171    17.928    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X34Y37         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.678    19.703    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y37         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.907    
                         clock uncertainty           -0.035    19.871    
    SLICE_X34Y37         FDCE (Recov_fdce_C_CLR)     -0.255    19.616    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -17.928    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.952ns  (logic 0.053ns (1.070%)  route 4.899ns (98.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.172    17.166    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X29Y36         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    19.906    
                         clock uncertainty           -0.035    19.870    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.255    19.615    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.615    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.952ns  (logic 0.053ns (1.070%)  route 4.899ns (98.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 19.702 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.172    17.166    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X29Y36         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.677    19.702    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    19.906    
                         clock uncertainty           -0.035    19.870    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.255    19.615    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.615    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.750ns  (logic 0.053ns (1.116%)  route 4.697ns (98.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.970    16.964    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.255    19.618    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.750ns  (logic 0.053ns (1.116%)  route 4.697ns (98.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.970    16.964    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.255    19.618    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.750ns  (logic 0.053ns (1.116%)  route 4.697ns (98.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.970    16.964    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.255    19.618    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.750ns  (logic 0.053ns (1.116%)  route 4.697ns (98.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 19.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         3.727    15.941    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.053    15.994 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.970    16.964    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X28Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.678    14.351    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.226    14.577 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.253    17.831    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.194    18.025 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.680    19.705    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X28Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    19.909    
                         clock uncertainty           -0.035    19.873    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.255    19.618    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.618    
                         arrival time                         -16.964    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.028ns (0.720%)  route 3.860ns (99.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.691     6.440    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.028     6.468 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.169     6.637    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.230    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.072     5.158    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           6.637    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.028ns (0.720%)  route 3.860ns (99.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.691     6.440    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.028     6.468 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.169     6.637    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X34Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X34Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.230    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.072     5.158    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           6.637    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.547ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.028ns (0.708%)  route 3.928ns (99.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         3.814     6.562    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     6.590 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.114     6.704    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X33Y38         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.894     5.377    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X33Y38         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.230    
    SLICE_X33Y38         FDPE (Remov_fdpe_C_PRE)     -0.072     5.158    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           6.704    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.028ns (0.677%)  route 4.109ns (99.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         4.004     6.753    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     6.781 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.104     6.885    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X32Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.892     5.375    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X32Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.228    
    SLICE_X32Y37         FDPE (Remov_fdpe_C_PRE)     -0.072     5.156    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.156    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.028ns (0.663%)  route 4.197ns (99.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.376ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         4.042     6.790    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.028     6.818 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.156     6.974    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X30Y37         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.133     2.275 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.133     4.408    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.075     4.483 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.893     5.376    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y37         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.229    
    SLICE_X30Y37         FDPE (Remov_fdpe_C_PRE)     -0.072     5.157    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.157    
                         arrival time                           6.974    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.000ns (0.000%)  route 0.784ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.801ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.784    12.370    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X30Y36         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.790    10.801    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X30Y36         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.204    10.597    
                         clock uncertainty            0.035    10.632    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.149    10.483    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                        -10.483    
                         arrival time                          12.370    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.853ns  (logic 0.000ns (0.000%)  route 0.853ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.853    12.439    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X29Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.149    10.485    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.485    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.853ns  (logic 0.000ns (0.000%)  route 0.853ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.853    12.439    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X29Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.149    10.485    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.485    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.853ns  (logic 0.000ns (0.000%)  route 0.853ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.853    12.439    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X29Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.149    10.485    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.485    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.853ns  (logic 0.000ns (0.000%)  route 0.853ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.803ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.853    12.439    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X29Y38         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.793     4.671    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.282     4.953 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.838     8.791    ADC2_n_3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.220     9.011 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.792    10.803    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X29Y38         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.204    10.599    
                         clock uncertainty            0.035    10.634    
    SLICE_X29Y38         FDCE (Remov_fdce_C_CLR)     -0.149    10.485    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.485    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  1.954    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -9.612ns,  Total Violation       -9.612ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.612ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        19.410ns  (logic 0.053ns (0.273%)  route 19.357ns (99.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.659ns = ( 14.659 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.800    10.740    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.793 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    24.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.700    14.271    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    14.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    14.659    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.370    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    14.739    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -24.351    
  -------------------------------------------------------------------
                         slack                                 -9.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.665ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        9.093ns  (logic 0.028ns (0.308%)  route 9.065ns (99.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns = ( 10.730 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.891    14.748    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.028    14.776 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    20.951    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.228    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035    10.531 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199    10.730    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.410    10.320    
                         clock uncertainty            0.035    10.355    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069    10.286    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.286    
                         arrival time                          20.951    
  -------------------------------------------------------------------
                         slack                                 10.665    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -4.648ns,  Total Violation       -4.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.648ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        19.280ns  (logic 0.053ns (0.275%)  route 19.227ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.659ns = ( 24.659 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.670    15.610    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.663 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    29.221    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.700    24.271    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    24.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    24.659    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.863    
                         clock uncertainty           -0.035    24.828    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    24.573    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                         -29.221    
  -------------------------------------------------------------------
                         slack                                 -4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.926ns  (logic 0.028ns (0.314%)  route 8.898ns (99.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns = ( 10.730 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.724     9.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.609 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.783    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.228    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035    10.531 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199    10.730    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.583    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069    10.514    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.514    
                         arrival time                          15.783    
  -------------------------------------------------------------------
                         slack                                  5.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.741ns,  Total Violation       -3.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.741ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        16.100ns  (logic 0.053ns (0.329%)  route 16.047ns (99.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.659ns = ( 24.659 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.489    14.703    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    14.756 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    28.314    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.700    24.271    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    24.313 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    24.659    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.863    
                         clock uncertainty           -0.035    24.828    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    24.573    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                         -28.314    
  -------------------------------------------------------------------
                         slack                                 -3.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.366ns  (logic 0.028ns (0.380%)  route 7.338ns (99.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns = ( 10.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.163     8.912    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     8.940 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.115    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.228    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035    10.531 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199    10.730    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.583    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069    10.514    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.514    
                         arrival time                          15.115    
  -------------------------------------------------------------------
                         slack                                  4.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack      -31.540ns,  Total Violation      -31.540ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.540ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        39.130ns  (logic 0.053ns (0.135%)  route 39.077ns (99.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          20.486    25.426    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.479 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    44.071    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.338    11.908    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.042    11.950 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    12.451    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.370    12.821    
                         clock uncertainty           -0.035    12.786    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    12.531    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -44.071    
  -------------------------------------------------------------------
                         slack                                -31.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.293ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        18.064ns  (logic 0.028ns (0.155%)  route 18.036ns (99.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 9.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.554    21.411    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028    21.439 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    29.921    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.495     8.762    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.797 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     9.072    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.410     8.662    
                         clock uncertainty            0.035     8.697    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.628    
                         arrival time                          29.921    
  -------------------------------------------------------------------
                         slack                                 21.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack      -12.908ns,  Total Violation      -12.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.908ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        25.332ns  (logic 0.053ns (0.209%)  route 25.279ns (99.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 22.451 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.688    16.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.053    16.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    35.273    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.338    21.908    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.042    21.950 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    22.451    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    22.655    
                         clock uncertainty           -0.035    22.620    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    22.365    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.365    
                         arrival time                         -35.273    
  -------------------------------------------------------------------
                         slack                                -12.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.744ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.742ns  (logic 0.028ns (0.238%)  route 11.714ns (99.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 9.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.232    10.089    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.028    10.117 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.599    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.495     8.762    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.797 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     9.072    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.925    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.856    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                          18.599    
  -------------------------------------------------------------------
                         slack                                  9.744    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack      -13.678ns,  Total Violation      -13.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.678ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        23.828ns  (logic 0.053ns (0.222%)  route 23.775ns (99.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 22.451 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.184    17.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053    17.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    36.042    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.338    21.908    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.042    21.950 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    22.451    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    22.655    
                         clock uncertainty           -0.035    22.620    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    22.365    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.365    
                         arrival time                         -36.042    
  -------------------------------------------------------------------
                         slack                                -13.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.768ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.875ns  (logic 0.028ns (0.257%)  route 10.847ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 9.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         2.365    10.114    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.142 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.624    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.495     8.762    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.797 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     9.072    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.925    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.856    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  9.768    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -8.964ns,  Total Violation       -8.964ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.964ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 0.053ns (0.323%)  route 16.350ns (99.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 12.300 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.802    10.743    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.796 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    21.344    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216     9.570 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.275    11.845    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    11.887 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    12.300    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.370    12.670    
                         clock uncertainty           -0.035    12.635    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    12.380    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -21.344    
  -------------------------------------------------------------------
                         slack                                 -8.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.427ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        8.257ns  (logic 0.028ns (0.339%)  route 8.229ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 9.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.853    14.711    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.028    14.739 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    20.115    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.571     8.838    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.873 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     9.131    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.410     8.721    
                         clock uncertainty            0.035     8.756    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.687    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.687    
                         arrival time                          20.115    
  -------------------------------------------------------------------
                         slack                                 11.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.571ns,  Total Violation       -3.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.571ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        15.844ns  (logic 0.053ns (0.335%)  route 15.791ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 22.300 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.243    15.184    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.785    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.275    21.845    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    21.887 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    22.300    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    22.504    
                         clock uncertainty           -0.035    22.469    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    22.214    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                 -3.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.849ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.906ns  (logic 0.028ns (0.354%)  route 7.878ns (99.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 9.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.502     9.359    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.387 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.764    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.571     8.838    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.873 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     9.131    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.984    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.915    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.915    
                         arrival time                          14.764    
  -------------------------------------------------------------------
                         slack                                  5.849    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -3.519ns,  Total Violation       -3.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.519ns  (logic 0.053ns (0.392%)  route 13.466ns (99.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.300ns = ( 22.300 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.918    15.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.053    15.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.733    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.216    19.570 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.275    21.845    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.042    21.887 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    22.300    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    22.504    
                         clock uncertainty           -0.035    22.469    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    22.214    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -25.733    
  -------------------------------------------------------------------
                         slack                                 -3.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.629ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.795ns  (logic 0.028ns (0.412%)  route 6.767ns (99.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns = ( 9.131 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.391     9.140    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.028     9.168 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.544    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.124     7.268 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.571     8.838    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.035     8.873 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     9.131    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.984    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.915    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.915    
                         arrival time                          14.544    
  -------------------------------------------------------------------
                         slack                                  5.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -13.220ns,  Total Violation      -13.220ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.220ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        19.410ns  (logic 0.053ns (0.273%)  route 19.357ns (99.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.217ns = ( 11.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.800    10.740    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.793 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    24.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.259    10.829    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.871 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    11.217    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.422    
                         clock uncertainty           -0.035    11.386    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    11.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         11.131    
                         arrival time                         -24.351    
  -------------------------------------------------------------------
                         slack                                -13.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.828ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        9.093ns  (logic 0.028ns (0.308%)  route 9.065ns (99.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 8.304 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.891    14.748    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.028    14.776 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    20.951    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.802     8.070    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.304    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.156    
                         clock uncertainty            0.035     8.192    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     8.123    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.123    
                         arrival time                          20.951    
  -------------------------------------------------------------------
                         slack                                 12.828    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -32.877ns,  Total Violation      -32.877ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.877ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        39.130ns  (logic 0.053ns (0.135%)  route 39.077ns (99.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 11.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          20.486    25.426    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.479 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    44.071    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.167    10.737    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    11.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    11.194    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                         -44.071    
  -------------------------------------------------------------------
                         slack                                -32.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.769ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        18.064ns  (logic 0.028ns (0.155%)  route 18.036ns (99.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 8.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.554    21.411    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028    21.439 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    29.921    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.756     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.333    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.186    
                         clock uncertainty            0.035     8.221    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.152    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.152    
                         arrival time                          29.921    
  -------------------------------------------------------------------
                         slack                                 21.769    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.283ns,  Total Violation      -10.283ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.283ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 0.053ns (0.323%)  route 16.350ns (99.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 11.148 - 5.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.802    10.743    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.796 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    21.344    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681     9.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216     9.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.122    10.692    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.734 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    11.148    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.352    
                         clock uncertainty           -0.035    11.316    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    11.061    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                         -21.344    
  -------------------------------------------------------------------
                         slack                                -10.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.012ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        8.257ns  (logic 0.028ns (0.339%)  route 8.229ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 8.284 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 11.857 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656    11.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100    11.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.853    14.711    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.028    14.739 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    20.115    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.723     7.991    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.026 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.284    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.137    
                         clock uncertainty            0.035     8.172    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.103    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.103    
                         arrival time                          20.115    
  -------------------------------------------------------------------
                         slack                                 12.012    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            3  Failing Endpoints,  Worst Slack      -13.913ns,  Total Violation      -26.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.913ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        25.332ns  (logic 0.053ns (0.209%)  route 25.279ns (99.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 21.280 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.688    16.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.053    16.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    35.273    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.167    20.737    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    21.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.370    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    21.360    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.360    
                         arrival time                         -35.273    
  -------------------------------------------------------------------
                         slack                                -13.913    

Slack (VIOLATED) :        -7.923ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        19.280ns  (logic 0.053ns (0.275%)  route 19.227ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.217ns = ( 21.217 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.670    15.610    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.663 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    29.221    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.259    20.829    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.871 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    21.217    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.370    21.588    
                         clock uncertainty           -0.035    21.552    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    21.297    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                         -29.221    
  -------------------------------------------------------------------
                         slack                                 -7.923    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        15.844ns  (logic 0.053ns (0.335%)  route 15.791ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 21.148 - 15.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.243    15.184    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.785    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.122    20.692    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.734 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    21.148    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.370    21.518    
                         clock uncertainty           -0.035    21.482    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    21.227    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.227    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                 -4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.906ns  (logic 0.028ns (0.354%)  route 7.878ns (99.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 8.284 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.502     9.359    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.387 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.764    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.723     7.991    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.026 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.284    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.410     7.874    
                         clock uncertainty            0.035     7.909    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.840    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.840    
                         arrival time                          14.764    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.924ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.926ns  (logic 0.028ns (0.314%)  route 8.898ns (99.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 8.304 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.724     9.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.609 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.783    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.802     8.070    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.304    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.410     7.893    
                         clock uncertainty            0.035     7.929    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     7.860    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.860    
                         arrival time                          15.783    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             10.710ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.742ns  (logic 0.028ns (0.238%)  route 11.714ns (99.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 8.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.232    10.089    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.028    10.117 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.599    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.756     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.333    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.410     7.923    
                         clock uncertainty            0.035     7.958    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.889    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.889    
                         arrival time                          18.599    
  -------------------------------------------------------------------
                         slack                                 10.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            3  Failing Endpoints,  Worst Slack      -14.849ns,  Total Violation      -26.703ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.849ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        23.828ns  (logic 0.053ns (0.222%)  route 23.775ns (99.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 21.280 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.184    17.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053    17.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    36.042    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.167    20.737    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    21.280    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.484    
                         clock uncertainty           -0.035    21.449    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    21.194    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.194    
                         arrival time                         -36.042    
  -------------------------------------------------------------------
                         slack                                -14.849    

Slack (VIOLATED) :        -7.183ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        16.100ns  (logic 0.053ns (0.329%)  route 16.047ns (99.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.217ns = ( 21.217 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.489    14.703    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    14.756 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    28.314    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.259    20.829    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.871 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    21.217    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.422    
                         clock uncertainty           -0.035    21.386    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    21.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.131    
                         arrival time                         -28.314    
  -------------------------------------------------------------------
                         slack                                 -7.183    

Slack (VIOLATED) :        -4.672ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.519ns  (logic 0.053ns (0.392%)  route 13.466ns (99.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 21.148 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.918    15.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.053    15.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.733    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.122    20.692    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.734 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    21.148    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.352    
                         clock uncertainty           -0.035    21.316    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    21.061    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.061    
                         arrival time                         -25.733    
  -------------------------------------------------------------------
                         slack                                 -4.672    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.486ns  (logic 0.000ns (0.000%)  route 8.486ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.322ns = ( 21.322 - 15.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.486    20.700    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    19.354    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.216    19.570 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.270    20.840    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.042    20.882 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.439    21.322    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.526    
                         clock uncertainty           -0.035    21.491    
    SLICE_X31Y37         LDCE (Recov_ldce_G_CLR)     -0.255    21.236    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.236    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.650ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.073ns  (logic 0.000ns (0.000%)  route 4.073ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 8.388 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         4.073    11.822    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.826     8.094    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.035     8.129 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.259     8.388    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.241    
    SLICE_X31Y37         LDCE (Remov_ldce_G_CLR)     -0.069     8.172    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.172    
                         arrival time                          11.822    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             6.476ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.795ns  (logic 0.028ns (0.412%)  route 6.767ns (99.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 8.284 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.391     9.140    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.028     9.168 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.544    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.723     7.991    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.026 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.284    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.137    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.068    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.068    
                         arrival time                          14.544    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             7.027ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.366ns  (logic 0.028ns (0.380%)  route 7.338ns (99.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 8.304 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.163     8.912    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     8.940 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.115    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.802     8.070    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.304    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.156    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     8.087    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.087    
                         arrival time                          15.115    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             10.507ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.875ns  (logic 0.028ns (0.257%)  route 10.847ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 8.333 - 5.000 ) 
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         2.365    10.114    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.142 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.624    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     7.144    ADC2/clk_in
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.124     7.268 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.756     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.333    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.186    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.117    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.117    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                 10.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.255    14.261    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.255    14.261    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.255    14.261    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.255    14.261    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X41Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X41Y34         FDCE (Recov_fdce_C_CLR)     -0.255    14.261    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    ADC2/rst_in
    SLICE_X33Y42         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X33Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.268    ADC2/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.000ns (0.000%)  route 0.987ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.987    13.201    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X40Y34         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.674    14.347    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X40Y34         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.552    
                         clock uncertainty           -0.035    14.516    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.228    14.288    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.960ns  (logic 0.000ns (0.000%)  route 0.960ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.960    13.175    ADC2/rst_in
    SLICE_X34Y42         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.268    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.960ns  (logic 0.000ns (0.000%)  route 0.960ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.960    13.175    ADC2/rst_in
    SLICE_X34Y42         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X34Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X34Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.268    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.000ns (0.000%)  route 0.958ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         0.958    13.172    ADC2/rst_in
    SLICE_X35Y42         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.681    14.354    ADC2/clk_in
    SLICE_X35Y42         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.559    
                         clock uncertainty           -0.035    14.523    
    SLICE_X35Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.268    ADC2/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  1.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.021ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.254     8.003    ADC1/rst_in
    SLICE_X40Y48         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X40Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.050     1.982    ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.254     8.003    ADC1/rst_in
    SLICE_X40Y48         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X40Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.050     1.982    ADC1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.254     8.003    ADC1/rst_in
    SLICE_X40Y48         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X40Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X40Y48         FDCE (Remov_fdce_C_CLR)     -0.050     1.982    ADC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.040ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.254     8.003    ADC1/rst_in
    SLICE_X41Y48         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X41Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.069     1.963    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.254     8.003    ADC1/rst_in
    SLICE_X41Y48         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X41Y48         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.069     1.963    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           8.003    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.108ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.000ns (0.000%)  route 0.338ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.338     8.087    ADC1/rst_in
    SLICE_X38Y47         FDPE                                         f  ADC1/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.895     2.144    ADC1/clk_in
    SLICE_X38Y47         FDPE                                         r  ADC1/counter_f_reg[1]/C
                         clock pessimism             -0.147     1.996    
                         clock uncertainty            0.035     2.032    
    SLICE_X38Y47         FDPE (Remov_fdpe_C_PRE)     -0.052     1.980    ADC1/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           8.087    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.123ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.000ns (0.000%)  route 0.338ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.338     8.087    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X32Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     1.997    
                         clock uncertainty            0.035     2.033    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.069     1.964    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           8.087    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.123ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.000ns (0.000%)  route 0.338ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.338     8.087    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X32Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.147     1.997    
                         clock uncertainty            0.035     2.033    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.069     1.964    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           8.087    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.123ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.000ns (0.000%)  route 0.338ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.338     8.087    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X32Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.896     2.145    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X32Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.147     1.997    
                         clock uncertainty            0.035     2.033    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.069     1.964    ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           8.087    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.000ns (0.000%)  route 0.357ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.357     8.106    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X42Y46         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.893     2.142    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X42Y46         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     1.994    
                         clock uncertainty            0.035     2.030    
    SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.980    ADC2/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           8.106    
  -------------------------------------------------------------------
                         slack                                  6.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.431ns,  Total Violation       -3.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.786ns  (logic 0.000ns (0.000%)  route 9.786ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         9.786    22.000    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 -3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.143ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.000ns (0.000%)  route 4.695ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     2.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     2.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.749 r  rst_in_reg/Q
                         net (fo=163, routed)         4.695     7.444    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    ADC2/clkPS_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     4.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     4.107    
                         clock uncertainty            0.194     4.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     4.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           7.444    
  -------------------------------------------------------------------
                         slack                                  3.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        14.745ns  (logic 0.053ns (0.359%)  route 14.692ns (99.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.829ns = ( 23.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)          10.704    15.451    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.053    15.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    19.491    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.971    23.557    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    23.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    24.033    
                         clock uncertainty           -0.035    23.998    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    23.743    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.743    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.028ns (0.400%)  route 6.974ns (99.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.271ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           4.986     6.794    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.028     6.822 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           1.988     8.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.681     8.096    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.035     8.131 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.140     8.271    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.124    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.069     8.055    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.055    
                         arrival time                           8.810    
  -------------------------------------------------------------------
                         slack                                  0.755    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -1.476ns,  Total Violation       -1.476ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        20.680ns  (logic 0.053ns (0.256%)  route 20.627ns (99.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.037ns = ( 24.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.600     4.478    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.269     4.747 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.875     7.622    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.053     7.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    25.426    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         7.044    23.630    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.672 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    24.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.241    
                         clock uncertainty           -0.035    24.206    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    23.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -25.426    
  -------------------------------------------------------------------
                         slack                                 -1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 0.028ns (0.274%)  route 10.194ns (99.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.412ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.607     1.708    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.808 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.426     3.234    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.028     3.262 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    12.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.757     8.172    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.035     8.207 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     8.412    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.265    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     8.196    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.196    
                         arrival time                          12.030    
  -------------------------------------------------------------------
                         slack                                  3.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -6.620ns,  Total Violation       -6.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.978ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.620ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.628ns  (logic 0.053ns (0.257%)  route 20.575ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.037ns = ( 24.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.824    12.766    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.053    12.819 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    30.570    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         7.044    23.630    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.672 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    24.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.241    
                         clock uncertainty           -0.035    24.206    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    23.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -30.570    
  -------------------------------------------------------------------
                         slack                                 -6.620    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.558ns  (logic 0.053ns (0.502%)  route 10.505ns (99.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.829ns = ( 23.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.943ns = ( 9.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.796     9.674    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.269     9.943 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           6.518    16.460    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.053    16.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    20.501    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.971    23.557    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    23.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    24.033    
                         clock uncertainty           -0.035    23.998    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    23.743    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.743    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                  3.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.978ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.931ns  (logic 0.042ns (0.470%)  route 8.889ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.842ns
    Source Clock Delay      (SCD):    4.571ns = ( 9.571 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.682     9.355    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.216     9.571 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           5.522    15.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.042    15.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.368    18.503    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         8.310    15.524    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.053    15.577 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265    15.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    15.638    
                         clock uncertainty            0.035    15.673    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.149    15.524    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -15.524    
                         arrival time                          18.503    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             8.802ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.173ns  (logic 0.028ns (0.275%)  route 10.145ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.412ns
    Source Clock Delay      (SCD):    1.860ns = ( 6.860 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.659     6.760    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.100     6.860 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.378     8.238    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.028     8.266 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.033    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.757     8.172    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.035     8.207 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     8.412    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.265    
                         clock uncertainty            0.035     8.300    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     8.231    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.231    
                         arrival time                          17.033    
  -------------------------------------------------------------------
                         slack                                  8.802    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -0.496ns,  Total Violation       -0.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        19.410ns  (logic 0.053ns (0.273%)  route 19.357ns (99.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.941ns = ( 23.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.800    10.740    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.793 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    24.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.967    23.553    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.595 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    23.941    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.145    
                         clock uncertainty           -0.035    24.110    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    23.855    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.855    
                         arrival time                         -24.351    
  -------------------------------------------------------------------
                         slack                                 -0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.028ns (0.308%)  route 9.065ns (99.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.354ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.891     4.748    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.028     4.776 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    10.951    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.705     8.120    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.155 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.354    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.207    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     8.138    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.138    
                         arrival time                          10.951    
  -------------------------------------------------------------------
                         slack                                  2.813    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack      -20.582ns,  Total Violation      -20.582ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.582ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        39.130ns  (logic 0.053ns (0.135%)  route 39.077ns (99.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.575ns = ( 23.575 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)          20.486    25.426    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.053    25.479 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    44.071    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.446    23.032    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.074 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    23.575    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.779    
                         clock uncertainty           -0.035    23.744    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.489    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.489    
                         arrival time                         -44.071    
  -------------------------------------------------------------------
                         slack                                -20.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.069ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        18.064ns  (logic 0.028ns (0.155%)  route 18.036ns (99.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.069ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.554    11.411    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.028    11.439 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    19.921    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.344     7.759    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.794 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.069    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.922    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.853    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.853    
                         arrival time                          19.921    
  -------------------------------------------------------------------
                         slack                                 12.069    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 0.053ns (0.323%)  route 16.350ns (99.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.724ns = ( 23.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     4.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.802    10.743    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.053    10.796 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    21.344    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.684    23.269    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    23.724    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.929    
                         clock uncertainty           -0.035    23.893    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.638    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         23.638    
                         arrival time                         -21.344    
  -------------------------------------------------------------------
                         slack                                  2.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.028ns (0.339%)  route 8.229ns (99.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.202ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     1.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.100     1.857 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.853     4.711    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.028     4.739 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    10.115    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.494     7.909    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.944 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.202    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.054    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.985    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.985    
                         arrival time                          10.115    
  -------------------------------------------------------------------
                         slack                                  2.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            3  Failing Endpoints,  Worst Slack      -11.784ns,  Total Violation      -19.296ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.784ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        25.332ns  (logic 0.053ns (0.209%)  route 25.279ns (99.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.575ns = ( 23.575 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.688    16.629    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.053    16.682 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    35.273    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.446    23.032    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.074 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    23.575    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.779    
                         clock uncertainty           -0.035    23.744    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.489    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.489    
                         arrival time                         -35.273    
  -------------------------------------------------------------------
                         slack                                -11.784    

Slack (VIOLATED) :        -5.366ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        19.280ns  (logic 0.053ns (0.275%)  route 19.227ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.941ns = ( 23.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.670    15.610    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.663 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    29.221    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.967    23.553    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.595 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    23.941    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.145    
                         clock uncertainty           -0.035    24.110    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    23.855    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.855    
                         arrival time                         -29.221    
  -------------------------------------------------------------------
                         slack                                 -5.366    

Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        15.844ns  (logic 0.053ns (0.335%)  route 15.791ns (99.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.724ns = ( 23.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 9.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.794     9.672    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.269     9.941 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.243    15.184    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.053    15.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.785    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.684    23.269    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    23.724    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.929    
                         clock uncertainty           -0.035    23.893    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.638    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         23.638    
                         arrival time                         -25.785    
  -------------------------------------------------------------------
                         slack                                 -2.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.906ns  (logic 0.028ns (0.354%)  route 7.878ns (99.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.202ns
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.502     9.359    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.387 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.764    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.494     7.909    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.944 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.202    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.054    
                         clock uncertainty            0.035     8.090    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.021    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.021    
                         arrival time                          14.764    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             7.610ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.926ns  (logic 0.028ns (0.314%)  route 8.898ns (99.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.354ns
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.724     9.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.028     9.609 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.783    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.705     8.120    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.155 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.354    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.207    
                         clock uncertainty            0.035     8.242    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     8.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.173    
                         arrival time                          15.783    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             10.711ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.742ns  (logic 0.028ns (0.238%)  route 11.714ns (99.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.069ns
    Source Clock Delay      (SCD):    1.857ns = ( 6.857 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.656     6.757    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.100     6.857 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.232    10.089    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.028    10.117 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.599    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.344     7.759    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.794 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.069    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.922    
                         clock uncertainty            0.035     7.957    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.888    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.888    
                         arrival time                          18.599    
  -------------------------------------------------------------------
                         slack                                 10.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            4  Failing Endpoints,  Worst Slack      -12.130ns,  Total Violation      -24.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.130ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        23.828ns  (logic 0.053ns (0.222%)  route 23.775ns (99.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.575ns = ( 23.575 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         5.184    17.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.053    17.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          18.591    36.042    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.446    23.032    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.074 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.501    23.575    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.628    24.203    
                         clock uncertainty           -0.035    24.168    
    SLICE_X35Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.913    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.913    
                         arrival time                         -36.042    
  -------------------------------------------------------------------
                         slack                                -12.130    

Slack (VIOLATED) :        -7.079ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        19.240ns  (logic 0.053ns (0.275%)  route 19.187ns (99.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.037ns = ( 24.037 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.435    13.650    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.053    13.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)          17.751    31.454    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         7.044    23.630    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.672 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.365    24.037    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.628    24.665    
                         clock uncertainty           -0.035    24.630    
    SLICE_X29Y49         LDCE (Recov_ldce_G_CLR)     -0.255    24.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         24.375    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                 -7.079    

Slack (VIOLATED) :        -4.035ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        16.100ns  (logic 0.053ns (0.329%)  route 16.047ns (99.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.941ns = ( 23.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.489    14.703    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.053    14.756 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)          13.557    28.314    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.967    23.553    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.595 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.346    23.941    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.628    24.569    
                         clock uncertainty           -0.035    24.534    
    SLICE_X33Y37         LDCE (Recov_ldce_G_CLR)     -0.255    24.279    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -28.314    
  -------------------------------------------------------------------
                         slack                                 -4.035    

Slack (VIOLATED) :        -1.671ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.519ns  (logic 0.053ns (0.392%)  route 13.466ns (99.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.724ns = ( 23.724 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.918    15.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.053    15.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)          10.548    25.733    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.684    23.269    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    23.724    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.628    24.353    
                         clock uncertainty           -0.035    24.317    
    SLICE_X36Y38         LDCE (Recov_ldce_G_CLR)     -0.255    24.062    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         24.062    
                         arrival time                         -25.733    
  -------------------------------------------------------------------
                         slack                                 -1.671    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.486ns  (logic 0.000ns (0.000%)  route 8.486ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        7.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.106ns = ( 24.106 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         8.486    20.700    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         7.039    23.624    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.042    23.666 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.439    24.106    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.628    24.734    
                         clock uncertainty           -0.035    24.699    
    SLICE_X31Y37         LDCE (Recov_ldce_G_CLR)     -0.255    24.444    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         24.444    
                         arrival time                         -20.700    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.138ns  (logic 0.000ns (0.000%)  route 1.138ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.918ns = ( 17.918 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         1.138    13.352    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X35Y46         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         0.898    17.484    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.042    17.526 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.392    17.918    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X35Y46         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.628    18.546    
                         clock uncertainty           -0.035    18.511    
    SLICE_X35Y46         LDCE (Recov_ldce_G_CLR)     -0.255    18.256    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.256    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.775ns  (logic 0.053ns (0.782%)  route 6.722ns (99.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.829ns = ( 23.829 - 10.000 ) 
    Source Clock Delay      (SCD):    7.214ns = ( 12.214 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611    10.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    10.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.906    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308    12.214 f  rst_in_reg/Q
                         net (fo=163, routed)         2.734    14.948    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.053    15.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.988    18.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538    14.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    14.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    16.338    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    16.586 r  rst_in_reg/Q
                         net (fo=163, routed)         6.971    23.557    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.042    23.599 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.230    23.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.628    24.457    
                         clock uncertainty           -0.035    24.422    
    SLICE_X25Y50         LDCE (Recov_ldce_G_CLR)     -0.255    24.167    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                         -18.989    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.216ns  (logic 0.000ns (0.000%)  route 3.216ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.118ns = ( 17.118 - 10.000 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 8.415 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     7.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     7.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     8.268    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     8.415 f  rst_in_reg/Q
                         net (fo=163, routed)         3.216    11.631    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241    12.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    12.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604    12.631    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118    12.749 r  rst_in_reg/Q
                         net (fo=163, routed)         4.067    16.815    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.028    16.843 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275    17.118    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.666    17.784    
                         clock uncertainty           -0.035    17.749    
    SLICE_X24Y49         LDCE (Recov_ldce_G_CLR)     -0.117    17.632    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         17.632    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  6.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.941ns  (logic 0.000ns (0.000%)  route 4.941ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        9.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.369ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         4.941    16.527    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         8.562    15.776    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X24Y49         LUT2 (Prop_lut2_I1_O)        0.053    15.829 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541    16.369    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X24Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.628    15.741    
                         clock uncertainty            0.035    15.776    
    SLICE_X24Y49         LDCE (Remov_ldce_G_CLR)     -0.149    15.627    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -15.627    
                         arrival time                          16.527    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.696ns  (logic 0.042ns (0.737%)  route 5.654ns (99.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.842ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         2.286    13.872    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X26Y50         LUT3 (Prop_lut3_I0_O)        0.042    13.914 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=4, routed)           3.368    17.282    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         8.310    15.524    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.053    15.577 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=4, routed)           0.265    15.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X25Y50         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.628    15.214    
                         clock uncertainty            0.035    15.249    
    SLICE_X25Y50         LDCE (Remov_ldce_G_CLR)     -0.149    15.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -15.100    
                         arrival time                          17.282    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             3.289ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.128ns  (logic 0.000ns (0.000%)  route 7.128ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        8.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.167ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         7.128    18.714    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         8.383    15.597    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.053    15.650 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.517    16.167    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X31Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.628    15.539    
                         clock uncertainty            0.035    15.574    
    SLICE_X31Y37         LDCE (Remov_ldce_G_CLR)     -0.149    15.425    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -15.425    
                         arrival time                          18.714    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             4.513ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.966ns  (logic 0.000ns (0.000%)  route 0.966ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.780ns
    Source Clock Delay      (SCD):    6.586ns = ( 11.586 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=197, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.538     9.739    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113     9.852 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.486    11.338    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.248    11.586 f  rst_in_reg/Q
                         net (fo=163, routed)         0.966    12.552    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X35Y46         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=197, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.611     5.187    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     5.307 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.599     6.906    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.308     7.214 r  rst_in_reg/Q
                         net (fo=163, routed)         1.052     8.266    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.053     8.319 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.461     8.780    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X35Y46         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.628     8.152    
                         clock uncertainty            0.035     8.187    
    SLICE_X35Y46         LDCE (Remov_ldce_G_CLR)     -0.149     8.038    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.038    
                         arrival time                          12.552    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.795ns  (logic 0.028ns (0.412%)  route 6.767ns (99.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.202ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.391     9.140    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.028     9.168 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           5.376    14.544    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.494     7.909    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.944 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.258     8.202    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X36Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.666     7.535    
                         clock uncertainty            0.035     7.571    
    SLICE_X36Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.502    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.502    
                         arrival time                          14.544    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.460ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.366ns  (logic 0.028ns (0.380%)  route 7.338ns (99.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.354ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         1.163     8.912    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.028     8.940 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           6.174    15.115    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.705     8.120    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.155 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.354    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X33Y37         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.666     7.688    
                         clock uncertainty            0.035     7.723    
    SLICE_X33Y37         LDCE (Remov_ldce_G_CLR)     -0.069     7.654    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.654    
                         arrival time                          15.115    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             9.515ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        9.478ns  (logic 0.028ns (0.295%)  route 9.450ns (99.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.412ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         0.682     8.431    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.028     8.459 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           8.767    17.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.757     8.172    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.035     8.207 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.205     8.412    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X29Y49         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.666     7.746    
                         clock uncertainty            0.035     7.781    
    SLICE_X29Y49         LDCE (Remov_ldce_G_CLR)     -0.069     7.712    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.712    
                         arrival time                          17.227    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             11.255ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.875ns  (logic 0.028ns (0.257%)  route 10.847ns (99.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.069ns
    Source Clock Delay      (SCD):    2.749ns = ( 7.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.666ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=197, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.241     7.001    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     7.027 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.604     7.631    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     7.749 f  rst_in_reg/Q
                         net (fo=163, routed)         2.365    10.114    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.142 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.482    18.624    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=197, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.280     2.415    rstLEDclk/clk__0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.445 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.823     3.268    clk__0
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.147     3.415 r  rst_in_reg/Q
                         net (fo=163, routed)         4.344     7.759    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.035     7.794 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.275     8.069    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X35Y38         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.666     7.403    
                         clock uncertainty            0.035     7.438    
    SLICE_X35Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.369    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.369    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                 11.255    





