// Seed: 683876902
module module_0;
  assign id_1 = 1;
  assign module_2.id_3 = 0;
  assign module_1.id_5 = 0;
  wire id_2;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input supply0 id_2,
    output logic id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6
);
  module_0 modCall_1 ();
  wire id_8;
  always
    if (id_2) begin : LABEL_0
      id_3 <= id_0;
    end else $display;
endmodule
module module_2 (
    input tri id_0
);
  always
    if (id_0) begin : LABEL_0
      id_2 <= id_2;
      @* id_3 <= 1 == 1 & -1 - id_2 !== -1;
      id_2 <= 1;
    end
  if (id_0) always id_4 = id_4;
  id_5(
      1
  );
  tri0 id_6;
  integer id_7, id_8;
  module_0 modCall_1 ();
  genvar id_9;
  assign id_4 = id_5;
  assign id_6 = id_6 == 1;
  id_10(
      -1, -1
  );
endmodule
