
---------- Begin Simulation Statistics ----------
host_inst_rate                                 351554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406220                       # Number of bytes of host memory used
host_seconds                                    56.89                       # Real time elapsed on the host
host_tick_rate                              313447557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017832                       # Number of seconds simulated
sim_ticks                                 17832182000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32437.890992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26081.592219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4230388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      829631500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                25576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             11696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    362012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 54954.371696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53417.060299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2842075241                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1403212757                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  8197.647584                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 44644.300611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.165734                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3581                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8995                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     29355776                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    401575484                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47503.742137                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 43966.854891                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7030281                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3671706741                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010875                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 77293                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              37144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1765225257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.966467                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            989.662437                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47503.742137                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 43966.854891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7030281                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3671706741                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010875                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                77293                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             37144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1765225257                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28101                       # number of replacements
system.cpu.dcache.sampled_refs                  29125                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                989.662437                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7053077                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505687644000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11164281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14059.047302                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11182.914759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11089231                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1055131500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75050                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    813523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.431387                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11164281                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14059.047302                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11182.914759                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11089231                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1055131500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006722                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75050                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2301                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    813523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809931                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.684648                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11164281                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14059.047302                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11182.914759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11089231                       # number of overall hits
system.cpu.icache.overall_miss_latency     1055131500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006722                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75050                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2301                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    813523500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.684648                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11089231                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71999.384538                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1073798821                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 14914                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     74905.130049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 66660.071703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8140                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            532200949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.466054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7105                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1108                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       399760450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.393375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5997                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78375.642546                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  73582.601537                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84100                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              198212000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.029193                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2529                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       705                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         134067500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.021032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1822                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57052.348784                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41124.148403                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           628945093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      453352612                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.265990                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101874                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        75816.166597                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   68273.174319                       # average overall mshr miss latency
system.l2.demand_hits                           92240                       # number of demand (read+write) hits
system.l2.demand_miss_latency               730412949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.094568                       # miss rate for demand accesses
system.l2.demand_misses                          9634                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          533827950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.076752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7819                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.045633                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.249169                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    747.655793                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4082.382418                       # Average occupied blocks per context
system.l2.overall_accesses                     101874                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       75816.166597                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  70717.757049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92240                       # number of overall hits
system.l2.overall_miss_latency              730412949                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.094568                       # miss rate for overall accesses
system.l2.overall_misses                         9634                       # number of overall misses
system.l2.overall_mshr_hits                      1813                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1607626771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.223148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22733                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.312659                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4663                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        12529                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             996                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        35639                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            15011                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7103                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9242                       # number of replacements
system.l2.sampled_refs                          17042                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4830.038211                       # Cycle average of tags in use
system.l2.total_refs                            89743                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8447                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29292835                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         256144                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       412641                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40328                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       472276                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         489241                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5834                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371471                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5992385                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.696408                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.410154                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3039387     50.72%     50.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906901     15.13%     65.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       417195      6.96%     72.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402186      6.71%     79.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403827      6.74%     86.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192324      3.21%     89.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144671      2.41%     91.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       114423      1.91%     93.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371471      6.20%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5992385                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40299                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1026031                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.637152                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.637152                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       992999                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11100                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12587495                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3192773                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1794153                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       195603                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12459                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3909475                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3907992                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1483                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2362730                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2362487                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              243                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1546745                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1545505                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1240                       # DTB write misses
system.switch_cpus_1.fetch.Branches            489241                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1164184                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2995780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        37384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12758092                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        129317                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076786                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1164184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       261978                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.002360                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6187988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.061751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.353854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4356414     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33992      0.55%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75936      1.23%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          54293      0.88%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         160911      2.60%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          45712      0.74%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          54264      0.88%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40167      0.65%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1366299     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6187988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                183540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378868                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179252                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.671032                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4127041                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1595704                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7542196                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10441351                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753479                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5682884                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.638751                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10446625                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42348                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66517                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2606498                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       332246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1756983                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11193804                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2531337                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       112571                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10647024                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          388                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       195603                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4721                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       193694                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38659                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3529                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       293445                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       287087                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3529                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.569483                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.569483                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3991355     37.10%     37.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388788      3.61%     40.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331454     12.37%     53.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18152      0.17%     53.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851183      7.91%     61.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2560894     23.80%     85.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1611606     14.98%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10759596                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       362570                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033697                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51350     14.16%     14.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52967     14.61%     28.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16474      4.54%     33.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98273     27.10%     60.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     60.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       105255     29.03%     89.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        38251     10.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6187988                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.738787                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.009713                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2598769     42.00%     42.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       996291     16.10%     58.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       657431     10.62%     68.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       591073      9.55%     78.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       613179      9.91%     88.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       344208      5.56%     93.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       245951      3.97%     97.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102926      1.66%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38160      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6187988                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.688699                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11014552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10759596                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1014351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36728                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       691410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1164206                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1164184                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       654925                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       489885                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2606498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1756983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6371528                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       497812                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57384                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3296111                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       434563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          908                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18604805                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12285290                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9408922                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1699284                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       195603                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499177                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1396385                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       961562                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 29006                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
