{
  "design": {
    "design_info": {
      "boundary_crc": "0xAF0BFC90EEFD3912",
      "device": "xc7a200tsbg484-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "xfft_0_FWD": "",
      "xfft_INV": "",
      "i2s_rx_tx_0": "",
      "fwdFFT_0": "",
      "invFFT_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": "",
      "axi_iic_0": "",
      "axi_uartlite_0": "",
      "clk_wiz_1": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_intc": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "microblaze_0_local_memory": {
        "dlmb_bram_if_cntlr": "",
        "dlmb_v10": "",
        "ilmb_bram_if_cntlr": "",
        "ilmb_v10": "",
        "lmb_bram": ""
      },
      "microblaze_0_xlconcat": "",
      "rst_clk_wiz_1_100M": "",
      "uart_reader_0": "",
      "vga_driver_0_upgraded_ipi": "",
      "fft_output_format_0": "",
      "xlconstant_0_windowEnable": "",
      "xlconstant_1_filterClkEn": "",
      "filterBP_0_postProcessing": "",
      "dataPath_0": "",
      "axi_child_v1_0_S00_A_0": "",
      "dataPath_1": "",
      "fwdFFT_1": "",
      "invFFT_1": "",
      "xfft_0_FWD1": "",
      "xfft_INV1": "",
      "c_addsub_0": "",
      "fifo_generator_0": "",
      "fifo_ctrl_0": "",
      "filterBP_0_preProcessing": ""
    },
    "interface_ports": {
      "iic_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "MCLK_O": {
        "direction": "O"
      },
      "LRCLK_O": {
        "direction": "O"
      },
      "BCLK_O": {
        "direction": "O"
      },
      "SDATA_O": {
        "direction": "O"
      },
      "SDATA_I": {
        "direction": "I"
      },
      "LED": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "RX": {
        "direction": "I"
      },
      "VGA_B": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_G": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_HS": {
        "direction": "O"
      },
      "VGA_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_VS": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "360.948"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "78.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "xfft_0_FWD": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "design_1_xfft_0_0",
        "parameters": {
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "input_width": {
            "value": "24"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "phase_factor_width": {
            "value": "24"
          },
          "scaling_options": {
            "value": "block_floating_point"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "transform_length": {
            "value": "1024"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "xfft_INV": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "design_1_xfft_1_0",
        "parameters": {
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "input_width": {
            "value": "24"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "phase_factor_width": {
            "value": "24"
          },
          "scaling_options": {
            "value": "block_floating_point"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "transform_length": {
            "value": "1024"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "i2s_rx_tx_0": {
        "vlnv": "utoronto.ca:user:i2s_rx_tx:1.0",
        "xci_name": "design_1_i2s_rx_tx_0_0"
      },
      "fwdFFT_0": {
        "vlnv": "utoronto.ca:user:fwdFFT:1.0",
        "xci_name": "design_1_fwdFFT_0_0"
      },
      "invFFT_0": {
        "vlnv": "utoronto.ca:user:invFFT:1.0",
        "xci_name": "design_1_invFFT_0_0"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0xC0000000 32 > design_1 axi_bram_ctrl_0_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "80000"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "design_1_axi_iic_0_1",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_1_axi_uartlite_0_1",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_1",
        "parameters": {
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_1_1"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_1_microblaze_0_1",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_microblaze_0_axi_intc_1",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_microblaze_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_dlmb_bram_if_cntlr_1",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_dlmb_v10_1"
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_ilmb_bram_if_cntlr_1",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_ilmb_v10_1"
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_lmb_bram_1",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst"
            ]
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_microblaze_0_xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "2"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_1_100M_1"
      },
      "uart_reader_0": {
        "vlnv": "xilinx.com:module_ref:uart_reader:1.0",
        "xci_name": "design_1_uart_reader_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RX": {
            "direction": "I"
          },
          "CLK100MHZ": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "value": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "number_wire": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "vga_driver_0_upgraded_ipi": {
        "vlnv": "xilinx.com:module_ref:vga_driver:1.0",
        "xci_name": "design_1_vga_driver_0_upgraded_ipi_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CPU_RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "BRAM_PORTB_0_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "BRAM_PORTB_0_rst",
                "value_src": "constant"
              }
            }
          },
          "BRAM_PORTB_0_rst": {
            "type": "rst",
            "direction": "O"
          },
          "CLK100MHZ": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "VGA_R": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_G": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_B": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_HS": {
            "direction": "O"
          },
          "VGA_VS": {
            "direction": "O"
          },
          "BRAM_PORTB_0_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_PORTB_0_din": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "BRAM_PORTB_0_dout": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "BRAM_PORTB_0_en": {
            "direction": "O"
          },
          "BRAM_PORTB_0_we": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "fft_output_format_0": {
        "vlnv": "xilinx.com:module_ref:fft_output_format:1.0",
        "xci_name": "design_1_fft_output_format_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fft_output_format",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "fft_data": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "fft_index": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "bin0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin4": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin5": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin6": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin7": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin8": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bin9": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlconstant_0_windowEnable": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_1_filterClkEn": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0"
      },
      "filterBP_0_postProcessing": {
        "vlnv": "utoronto.ca:user:filterBP:1.0",
        "xci_name": "design_1_filterBP_0_0"
      },
      "dataPath_0": {
        "vlnv": "utoronto.ca:user:dataPath:2.0",
        "xci_name": "design_1_dataPath_0_0"
      },
      "axi_child_v1_0_S00_A_0": {
        "vlnv": "xilinx.com:module_ref:axi_child_v1_0_S00_AXI:1.0",
        "xci_name": "design_1_axi_child_v1_0_S00_A_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_child_v1_0_S00_AXI",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "11",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "mic_value": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "vocoder_value": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mic_bit": {
            "direction": "I"
          },
          "keyboard_value": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "number": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fft_index": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "fft_value": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "ifft_index": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ifft_value": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "bin0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin5": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin6": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin7": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin8": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bin9": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "multiplier": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "debug_mult": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "mux_select": {
            "direction": "O"
          },
          "windowVal": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "windowEnable": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "dataPath_1": {
        "vlnv": "utoronto.ca:user:dataPath:2.0",
        "xci_name": "design_1_dataPath_0_3"
      },
      "fwdFFT_1": {
        "vlnv": "utoronto.ca:user:fwdFFT:1.0",
        "xci_name": "design_1_fwdFFT_0_3"
      },
      "invFFT_1": {
        "vlnv": "utoronto.ca:user:invFFT:1.0",
        "xci_name": "design_1_invFFT_0_3"
      },
      "xfft_0_FWD1": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "design_1_xfft_0_FWD_2",
        "parameters": {
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "input_width": {
            "value": "24"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "phase_factor_width": {
            "value": "24"
          },
          "scaling_options": {
            "value": "block_floating_point"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "transform_length": {
            "value": "1024"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "xfft_INV1": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "design_1_xfft_INV_2",
        "parameters": {
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "input_width": {
            "value": "24"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "phase_factor_width": {
            "value": "24"
          },
          "scaling_options": {
            "value": "block_floating_point"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "transform_length": {
            "value": "1024"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "parameters": {
          "A_Width": {
            "value": "24"
          },
          "B_Value": {
            "value": "000000000000000000000000"
          },
          "B_Width": {
            "value": "24"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "24"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "24"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Output_Data_Width": {
            "value": "24"
          }
        }
      },
      "fifo_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:fifo_ctrl:1.0",
        "xci_name": "design_1_fifo_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "write_full": {
            "direction": "I"
          },
          "read_en": {
            "direction": "O"
          },
          "write_en": {
            "direction": "O"
          }
        }
      },
      "filterBP_0_preProcessing": {
        "vlnv": "utoronto.ca:user:filterBP:1.0",
        "xci_name": "design_1_filterBP_0_1"
      }
    },
    "interface_nets": {
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl",
          "axi_iic_0/IIC"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_child_v1_0_S00_A_0/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "i2s_rx_tx_0/CLK_12",
          "dataPath_0/clk_12",
          "dataPath_1/clk_12"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "processingPath_0_axi_clk": {
        "ports": [
          "dataPath_0/aclk_48k",
          "xfft_0_FWD/aclk",
          "xfft_INV/aclk",
          "fft_output_format_0/clk",
          "filterBP_0_postProcessing/clk",
          "xfft_0_FWD1/aclk",
          "xfft_INV1/aclk",
          "c_addsub_0/CLK",
          "fifo_generator_0/clk",
          "filterBP_0_preProcessing/clk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "i2s_rx_tx_0/resetn",
          "filterBP_0_postProcessing/resetn",
          "fifo_generator_0/srst",
          "filterBP_0_preProcessing/resetn"
        ]
      },
      "i2s_rx_tx_0_MCLK_O": {
        "ports": [
          "i2s_rx_tx_0/MCLK_O",
          "MCLK_O"
        ]
      },
      "i2s_rx_tx_0_LRCLK_O": {
        "ports": [
          "i2s_rx_tx_0/LRCLK_O",
          "LRCLK_O"
        ]
      },
      "i2s_rx_tx_0_BCLK_O": {
        "ports": [
          "i2s_rx_tx_0/BCLK_O",
          "BCLK_O"
        ]
      },
      "i2s_rx_tx_0_SDATA_O": {
        "ports": [
          "i2s_rx_tx_0/SDATA_O",
          "SDATA_O"
        ]
      },
      "SDATA_I_0_1": {
        "ports": [
          "SDATA_I",
          "i2s_rx_tx_0/SDATA_I",
          "axi_child_v1_0_S00_A_0/mic_bit"
        ]
      },
      "fwdFFT_0_configDataFFT": {
        "ports": [
          "fwdFFT_0/configDataFFT",
          "xfft_0_FWD/s_axis_config_tdata"
        ]
      },
      "fwdFFT_0_configValidFFT": {
        "ports": [
          "fwdFFT_0/configValidFFT",
          "xfft_0_FWD/s_axis_config_tvalid"
        ]
      },
      "xfft_0_s_axis_config_tready": {
        "ports": [
          "xfft_0_FWD/s_axis_config_tready",
          "fwdFFT_0/configReadyFFT"
        ]
      },
      "fwdFFT_0_mFFTSData": {
        "ports": [
          "fwdFFT_0/mFFTSData",
          "xfft_0_FWD/s_axis_data_tdata"
        ]
      },
      "fwdFFT_0_mFFTSValid": {
        "ports": [
          "fwdFFT_0/mFFTSValid",
          "xfft_0_FWD/s_axis_data_tvalid"
        ]
      },
      "fwdFFT_0_mFFTSLast": {
        "ports": [
          "fwdFFT_0/mFFTSLast",
          "xfft_0_FWD/s_axis_data_tlast"
        ]
      },
      "xfft_0_s_axis_data_tready": {
        "ports": [
          "xfft_0_FWD/s_axis_data_tready",
          "fwdFFT_0/mFFTSReady"
        ]
      },
      "xfft_0_m_axis_data_tdata": {
        "ports": [
          "xfft_0_FWD/m_axis_data_tdata",
          "fwdFFT_0/sFFTMData",
          "fft_output_format_0/fft_data",
          "axi_child_v1_0_S00_A_0/fft_value"
        ]
      },
      "xfft_0_m_axis_data_tlast": {
        "ports": [
          "xfft_0_FWD/m_axis_data_tlast",
          "fwdFFT_0/sFFTMLast"
        ]
      },
      "fwdFFT_0_sFFTMReady": {
        "ports": [
          "fwdFFT_0/sFFTMReady",
          "xfft_0_FWD/m_axis_data_tready"
        ]
      },
      "xfft_0_m_axis_data_tvalid": {
        "ports": [
          "xfft_0_FWD/m_axis_data_tvalid",
          "fwdFFT_0/sFFTMValid"
        ]
      },
      "invFFT_0_configData_IFFT": {
        "ports": [
          "invFFT_0/configData_IFFT",
          "xfft_INV/s_axis_config_tdata"
        ]
      },
      "invFFT_0_configValid_IFFT": {
        "ports": [
          "invFFT_0/configValid_IFFT",
          "xfft_INV/s_axis_config_tvalid"
        ]
      },
      "xfft_INV_s_axis_config_tready": {
        "ports": [
          "xfft_INV/s_axis_config_tready",
          "invFFT_0/configReady_IFFT"
        ]
      },
      "xfft_INV_s_axis_data_tready": {
        "ports": [
          "xfft_INV/s_axis_data_tready",
          "invFFT_0/mIFFTSReady"
        ]
      },
      "invFFT_0_mIFFTSData": {
        "ports": [
          "invFFT_0/mIFFTSData",
          "xfft_INV/s_axis_data_tdata"
        ]
      },
      "invFFT_0_mIFFTSValid": {
        "ports": [
          "invFFT_0/mIFFTSValid",
          "xfft_INV/s_axis_data_tvalid"
        ]
      },
      "invFFT_0_mIFFTSLast": {
        "ports": [
          "invFFT_0/mIFFTSLast",
          "xfft_INV/s_axis_data_tlast"
        ]
      },
      "xfft_INV_m_axis_data_tdata": {
        "ports": [
          "xfft_INV/m_axis_data_tdata",
          "invFFT_0/sIFFTMData",
          "axi_child_v1_0_S00_A_0/ifft_value"
        ]
      },
      "xfft_INV_m_axis_data_tlast": {
        "ports": [
          "xfft_INV/m_axis_data_tlast",
          "invFFT_0/sIFFTMLast"
        ]
      },
      "xfft_INV_m_axis_data_tvalid": {
        "ports": [
          "xfft_INV/m_axis_data_tvalid",
          "invFFT_0/sIFFTMValid"
        ]
      },
      "invFFT_0_sIFFTMReady": {
        "ports": [
          "invFFT_0/sIFFTMReady",
          "xfft_INV/m_axis_data_tready"
        ]
      },
      "dataPath_0_fftIn": {
        "ports": [
          "dataPath_0/fftIn",
          "fwdFFT_0/dataIn"
        ]
      },
      "fwdFFT_0_dataOut": {
        "ports": [
          "fwdFFT_0/dataOut",
          "dataPath_0/fftOut"
        ]
      },
      "dataPath_0_ifftIn": {
        "ports": [
          "dataPath_0/ifftIn",
          "invFFT_0/dataIn"
        ]
      },
      "invFFT_0_dataOut": {
        "ports": [
          "invFFT_0/dataOut",
          "dataPath_0/ifftOut"
        ]
      },
      "i2s_rx_tx_0_to_datapath": {
        "ports": [
          "i2s_rx_tx_0/to_datapath",
          "axi_child_v1_0_S00_A_0/mic_value",
          "filterBP_0_preProcessing/filter_in"
        ]
      },
      "RX_1": {
        "ports": [
          "RX",
          "uart_reader_0/RX"
        ]
      },
      "axi_bram_ctrl_0_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_addr_a",
          "axi_bram_ctrl_0_bram/addra"
        ]
      },
      "axi_bram_ctrl_0_bram_clk_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_clk_a",
          "axi_bram_ctrl_0_bram/clka"
        ]
      },
      "axi_bram_ctrl_0_bram_douta": {
        "ports": [
          "axi_bram_ctrl_0_bram/douta",
          "axi_bram_ctrl_0/bram_rddata_a"
        ]
      },
      "axi_bram_ctrl_0_bram_doutb": {
        "ports": [
          "axi_bram_ctrl_0_bram/doutb",
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_dout"
        ]
      },
      "axi_bram_ctrl_0_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_en_a",
          "axi_bram_ctrl_0_bram/ena"
        ]
      },
      "axi_bram_ctrl_0_bram_we_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_we_a",
          "axi_bram_ctrl_0_bram/wea"
        ]
      },
      "axi_bram_ctrl_0_bram_wrdata_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_wrdata_a",
          "axi_bram_ctrl_0_bram/dina"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "uart_reader_0/CLK100MHZ",
          "axi_bram_ctrl_0/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "axi_iic_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "vga_driver_0_upgraded_ipi/CLK100MHZ",
          "axi_child_v1_0_S00_A_0/S_AXI_ACLK"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "vga_driver_0_upgraded_ipi/CPU_RESETN",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "clk_wiz_1/resetn",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "axi_iic_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_child_v1_0_S00_A_0/S_AXI_ARESETN"
        ]
      },
      "sys_clock_0_1": {
        "ports": [
          "sys_clock_0",
          "clk_wiz_1/clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "uart_reader_0_number_wire": {
        "ports": [
          "uart_reader_0/number_wire",
          "axi_child_v1_0_S00_A_0/number"
        ]
      },
      "uart_reader_0_value": {
        "ports": [
          "uart_reader_0/value",
          "axi_child_v1_0_S00_A_0/keyboard_value"
        ]
      },
      "vga_driver_0_VGA_B": {
        "ports": [
          "vga_driver_0_upgraded_ipi/VGA_B",
          "VGA_B"
        ]
      },
      "vga_driver_0_VGA_G": {
        "ports": [
          "vga_driver_0_upgraded_ipi/VGA_G",
          "VGA_G"
        ]
      },
      "vga_driver_0_VGA_HS": {
        "ports": [
          "vga_driver_0_upgraded_ipi/VGA_HS",
          "VGA_HS"
        ]
      },
      "vga_driver_0_VGA_VS": {
        "ports": [
          "vga_driver_0_upgraded_ipi/VGA_VS",
          "VGA_VS"
        ]
      },
      "vga_driver_0_bram_address": {
        "ports": [
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_addr",
          "axi_bram_ctrl_0_bram/addrb"
        ]
      },
      "vga_driver_0_bram_en": {
        "ports": [
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_en",
          "axi_bram_ctrl_0_bram/enb"
        ]
      },
      "vga_driver_0_bram_we": {
        "ports": [
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_we",
          "axi_bram_ctrl_0_bram/web"
        ]
      },
      "vga_driver_0_upgraded_ipi_BRAM_PORTB_0_clk": {
        "ports": [
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_clk",
          "axi_bram_ctrl_0_bram/clkb"
        ]
      },
      "vga_driver_0_upgraded_ipi_BRAM_PORTB_0_din": {
        "ports": [
          "vga_driver_0_upgraded_ipi/BRAM_PORTB_0_din",
          "axi_bram_ctrl_0_bram/dinb"
        ]
      },
      "vga_driver_0_upgraded_ipi_VGA_R": {
        "ports": [
          "vga_driver_0_upgraded_ipi/VGA_R",
          "VGA_R"
        ]
      },
      "axi_child_v1_0_S00_A_0_multiplier": {
        "ports": [
          "axi_child_v1_0_S00_A_0/multiplier",
          "dataPath_0/processingVal",
          "dataPath_1/processingVal"
        ]
      },
      "xfft_0_m_axis_data_tuser": {
        "ports": [
          "xfft_0_FWD/m_axis_data_tuser",
          "fft_output_format_0/fft_index",
          "axi_child_v1_0_S00_A_0/fft_index"
        ]
      },
      "fft_output_format_0_bin0": {
        "ports": [
          "fft_output_format_0/bin0",
          "axi_child_v1_0_S00_A_0/bin0"
        ]
      },
      "fft_output_format_0_bin1": {
        "ports": [
          "fft_output_format_0/bin1",
          "axi_child_v1_0_S00_A_0/bin1"
        ]
      },
      "fft_output_format_0_bin2": {
        "ports": [
          "fft_output_format_0/bin2",
          "axi_child_v1_0_S00_A_0/bin2"
        ]
      },
      "fft_output_format_0_bin3": {
        "ports": [
          "fft_output_format_0/bin3",
          "axi_child_v1_0_S00_A_0/bin3"
        ]
      },
      "fft_output_format_0_bin4": {
        "ports": [
          "fft_output_format_0/bin4",
          "axi_child_v1_0_S00_A_0/bin4"
        ]
      },
      "fft_output_format_0_bin5": {
        "ports": [
          "fft_output_format_0/bin5",
          "axi_child_v1_0_S00_A_0/bin5"
        ]
      },
      "fft_output_format_0_bin6": {
        "ports": [
          "fft_output_format_0/bin6",
          "axi_child_v1_0_S00_A_0/bin6"
        ]
      },
      "fft_output_format_0_bin7": {
        "ports": [
          "fft_output_format_0/bin7",
          "axi_child_v1_0_S00_A_0/bin7"
        ]
      },
      "fft_output_format_0_bin8": {
        "ports": [
          "fft_output_format_0/bin8",
          "axi_child_v1_0_S00_A_0/bin8"
        ]
      },
      "fft_output_format_0_bin9": {
        "ports": [
          "fft_output_format_0/bin9",
          "axi_child_v1_0_S00_A_0/bin9"
        ]
      },
      "axi_child_v1_0_S00_A_0_debug_mult": {
        "ports": [
          "axi_child_v1_0_S00_A_0/debug_mult",
          "LED"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1_filterClkEn/dout",
          "filterBP_0_postProcessing/clk_enable",
          "filterBP_0_preProcessing/clk_enable"
        ]
      },
      "filterBP_0_filter_out": {
        "ports": [
          "filterBP_0_postProcessing/filter_out",
          "i2s_rx_tx_0/from_datapath",
          "axi_child_v1_0_S00_A_0/vocoder_value"
        ]
      },
      "axi_child_v1_0_S00_A_0_windowVal": {
        "ports": [
          "axi_child_v1_0_S00_A_0/windowVal",
          "dataPath_0/windowVal",
          "dataPath_1/windowVal"
        ]
      },
      "axi_child_v1_0_S00_A_0_windowEnable": {
        "ports": [
          "axi_child_v1_0_S00_A_0/windowEnable",
          "dataPath_0/windowFreqEn",
          "dataPath_1/windowFreqEn"
        ]
      },
      "xfft_INV_m_axis_data_tuser": {
        "ports": [
          "xfft_INV/m_axis_data_tuser",
          "axi_child_v1_0_S00_A_0/ifft_index"
        ]
      },
      "dataPath_0_fftIn1": {
        "ports": [
          "dataPath_1/fftIn",
          "fwdFFT_1/dataIn"
        ]
      },
      "dataPath_0_ifftIn1": {
        "ports": [
          "dataPath_1/ifftIn",
          "invFFT_1/dataIn"
        ]
      },
      "fwdFFT_0_configDataFFT1": {
        "ports": [
          "fwdFFT_1/configDataFFT",
          "xfft_0_FWD1/s_axis_config_tdata"
        ]
      },
      "fwdFFT_0_configValidFFT1": {
        "ports": [
          "fwdFFT_1/configValidFFT",
          "xfft_0_FWD1/s_axis_config_tvalid"
        ]
      },
      "fwdFFT_0_dataOut1": {
        "ports": [
          "fwdFFT_1/dataOut",
          "dataPath_1/fftOut"
        ]
      },
      "fwdFFT_0_mFFTSData1": {
        "ports": [
          "fwdFFT_1/mFFTSData",
          "xfft_0_FWD1/s_axis_data_tdata"
        ]
      },
      "fwdFFT_0_mFFTSLast1": {
        "ports": [
          "fwdFFT_1/mFFTSLast",
          "xfft_0_FWD1/s_axis_data_tlast"
        ]
      },
      "fwdFFT_0_mFFTSValid1": {
        "ports": [
          "fwdFFT_1/mFFTSValid",
          "xfft_0_FWD1/s_axis_data_tvalid"
        ]
      },
      "fwdFFT_0_sFFTMReady1": {
        "ports": [
          "fwdFFT_1/sFFTMReady",
          "xfft_0_FWD1/m_axis_data_tready"
        ]
      },
      "invFFT_0_configData_IFFT1": {
        "ports": [
          "invFFT_1/configData_IFFT",
          "xfft_INV1/s_axis_config_tdata"
        ]
      },
      "invFFT_0_configValid_IFFT1": {
        "ports": [
          "invFFT_1/configValid_IFFT",
          "xfft_INV1/s_axis_config_tvalid"
        ]
      },
      "invFFT_0_dataOut1": {
        "ports": [
          "invFFT_1/dataOut",
          "dataPath_1/ifftOut"
        ]
      },
      "invFFT_0_mIFFTSData1": {
        "ports": [
          "invFFT_1/mIFFTSData",
          "xfft_INV1/s_axis_data_tdata"
        ]
      },
      "invFFT_0_mIFFTSLast1": {
        "ports": [
          "invFFT_1/mIFFTSLast",
          "xfft_INV1/s_axis_data_tlast"
        ]
      },
      "invFFT_0_mIFFTSValid1": {
        "ports": [
          "invFFT_1/mIFFTSValid",
          "xfft_INV1/s_axis_data_tvalid"
        ]
      },
      "invFFT_0_sIFFTMReady1": {
        "ports": [
          "invFFT_1/sIFFTMReady",
          "xfft_INV1/m_axis_data_tready"
        ]
      },
      "xfft_0_m_axis_data_tdata1": {
        "ports": [
          "xfft_0_FWD1/m_axis_data_tdata",
          "fwdFFT_1/sFFTMData"
        ]
      },
      "xfft_0_m_axis_data_tlast1": {
        "ports": [
          "xfft_0_FWD1/m_axis_data_tlast",
          "fwdFFT_1/sFFTMLast"
        ]
      },
      "xfft_0_m_axis_data_tvalid1": {
        "ports": [
          "xfft_0_FWD1/m_axis_data_tvalid",
          "fwdFFT_1/sFFTMValid"
        ]
      },
      "xfft_0_s_axis_config_tready1": {
        "ports": [
          "xfft_0_FWD1/s_axis_config_tready",
          "fwdFFT_1/configReadyFFT"
        ]
      },
      "xfft_0_s_axis_data_tready1": {
        "ports": [
          "xfft_0_FWD1/s_axis_data_tready",
          "fwdFFT_1/mFFTSReady"
        ]
      },
      "xfft_INV_m_axis_data_tdata1": {
        "ports": [
          "xfft_INV1/m_axis_data_tdata",
          "invFFT_1/sIFFTMData"
        ]
      },
      "xfft_INV_m_axis_data_tlast1": {
        "ports": [
          "xfft_INV1/m_axis_data_tlast",
          "invFFT_1/sIFFTMLast"
        ]
      },
      "xfft_INV_m_axis_data_tvalid1": {
        "ports": [
          "xfft_INV1/m_axis_data_tvalid",
          "invFFT_1/sIFFTMValid"
        ]
      },
      "xfft_INV_s_axis_config_tready1": {
        "ports": [
          "xfft_INV1/s_axis_config_tready",
          "invFFT_1/configReady_IFFT"
        ]
      },
      "xfft_INV_s_axis_data_tready1": {
        "ports": [
          "xfft_INV1/s_axis_data_tready",
          "invFFT_1/mIFFTSReady"
        ]
      },
      "dataPath_1_audiodataOut": {
        "ports": [
          "dataPath_1/audiodataOut",
          "c_addsub_0/B"
        ]
      },
      "dataPath_0_audiodataOut": {
        "ports": [
          "dataPath_0/audiodataOut",
          "c_addsub_0/A"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "filterBP_0_postProcessing/filter_in"
        ]
      },
      "fifo_ctrl_0_read_en": {
        "ports": [
          "fifo_ctrl_0/read_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "fifo_ctrl_0_write_en": {
        "ports": [
          "fifo_ctrl_0/write_en",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "fifo_ctrl_0/write_full"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "dataPath_1/audiodataIn"
        ]
      },
      "filterBP_0_preProcessing_filter_out": {
        "ports": [
          "filterBP_0_preProcessing/filter_out",
          "fifo_generator_0/din",
          "dataPath_0/audiodataIn"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "2M"
              },
              "SEG_axi_child_v1_0_S00_A_0_reg0": {
                "address_block": "/axi_child_v1_0_S00_A_0/S_AXI/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "128K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}