--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf
transmit_ucf.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
baud<0>     |    2.617(R)|      SLOW  |    1.438(R)|      SLOW  |clk_w             |   0.000|
baud<1>     |    2.535(R)|      SLOW  |    1.547(R)|      SLOW  |clk_w             |   0.000|
baud<2>     |    2.981(R)|      SLOW  |    1.075(R)|      SLOW  |clk_w             |   0.000|
baud<3>     |    2.623(R)|      SLOW  |    1.316(R)|      SLOW  |clk_w             |   0.000|
eight       |    2.802(R)|      SLOW  |    1.775(R)|      SLOW  |clk_w             |   0.000|
ohel        |    0.829(R)|      FAST  |    2.032(R)|      SLOW  |clk_w             |   0.000|
parity_en   |    3.326(R)|      SLOW  |    1.952(R)|      SLOW  |clk_w             |   0.000|
rst         |   -0.536(R)|      FAST  |    2.263(R)|      SLOW  |clk_w             |   0.000|
rx          |    0.869(R)|      FAST  |    0.738(R)|      SLOW  |clk_w             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         9.501(R)|      SLOW  |         3.505(R)|      FAST  |clk_w             |   0.000|
led<1>      |         9.280(R)|      SLOW  |         3.408(R)|      FAST  |clk_w             |   0.000|
led<2>      |         9.714(R)|      SLOW  |         3.650(R)|      FAST  |clk_w             |   0.000|
led<3>      |         9.052(R)|      SLOW  |         3.270(R)|      FAST  |clk_w             |   0.000|
led<4>      |         9.094(R)|      SLOW  |         3.308(R)|      FAST  |clk_w             |   0.000|
led<5>      |         9.330(R)|      SLOW  |         3.451(R)|      FAST  |clk_w             |   0.000|
led<6>      |         9.329(R)|      SLOW  |         3.448(R)|      FAST  |clk_w             |   0.000|
led<7>      |         9.342(R)|      SLOW  |         3.460(R)|      FAST  |clk_w             |   0.000|
led<8>      |         8.993(R)|      SLOW  |         3.245(R)|      FAST  |clk_w             |   0.000|
led<9>      |         8.952(R)|      SLOW  |         3.222(R)|      FAST  |clk_w             |   0.000|
led<10>     |         9.300(R)|      SLOW  |         3.418(R)|      FAST  |clk_w             |   0.000|
led<11>     |         9.112(R)|      SLOW  |         3.297(R)|      FAST  |clk_w             |   0.000|
led<12>     |         9.055(R)|      SLOW  |         3.268(R)|      FAST  |clk_w             |   0.000|
led<13>     |         9.399(R)|      SLOW  |         3.470(R)|      FAST  |clk_w             |   0.000|
led<14>     |         9.945(R)|      SLOW  |         3.862(R)|      FAST  |clk_w             |   0.000|
led<15>     |         9.489(R)|      SLOW  |         3.575(R)|      FAST  |clk_w             |   0.000|
tx          |        10.857(R)|      SLOW  |         4.319(R)|      FAST  |clk_w             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.152|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 19 16:07:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 421 MB



