Classic Timing Analyzer report for UAcourseProject
Sun May 30 20:59:33 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.909 ns                         ; xpin[0]                                                                           ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.417 ns                         ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[3]                                                                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.693 ns                         ; xpin[0]                                                                           ; ctpin[6]                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.320 ns                        ; xpin[3]                                                                           ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 424.81 MHz ( period = 2.354 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                   ;                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 424.81 MHz ( period = 2.354 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 424.81 MHz ( period = 2.354 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 424.81 MHz ( period = 2.354 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 482.63 MHz ( period = 2.072 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 482.63 MHz ( period = 2.072 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 482.63 MHz ( period = 2.072 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 0.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 0.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.602 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.909 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.909 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.909 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.768 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.768 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.768 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.133 ns   ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.070 ns   ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.919 ns   ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A   ; None         ; 3.917 ns   ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A   ; None         ; 3.630 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 3.630 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 3.630 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.400 ns   ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A   ; None         ; 3.388 ns   ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A   ; None         ; 3.200 ns   ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk      ;
; N/A   ; None         ; 2.559 ns   ; xpin[3] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                            ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                              ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 7.417 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[3]   ; clk        ;
; N/A   ; None         ; 7.389 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.359 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.242 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[3]   ; clk        ;
; N/A   ; None         ; 7.186 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[2]   ; clk        ;
; N/A   ; None         ; 7.176 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 7.155 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[2]   ; clk        ;
; N/A   ; None         ; 7.151 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[3]   ; clk        ;
; N/A   ; None         ; 7.043 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.038 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 6.857 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 6.840 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[2]   ; clk        ;
; N/A   ; None         ; 6.757 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[0]   ; clk        ;
; N/A   ; None         ; 6.727 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[0]   ; clk        ;
; N/A   ; None         ; 6.566 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[4]   ; clk        ;
; N/A   ; None         ; 6.535 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[4]   ; clk        ;
; N/A   ; None         ; 6.412 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[0]   ; clk        ;
; N/A   ; None         ; 6.221 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[4]   ; clk        ;
; N/A   ; None         ; 5.837 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; outpin[2] ; clk        ;
; N/A   ; None         ; 5.804 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[5]   ; clk        ;
; N/A   ; None         ; 5.793 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 5.718 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; outpin[1] ; clk        ;
; N/A   ; None         ; 5.665 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; outpin[0] ; clk        ;
; N/A   ; None         ; 5.655 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 5.649 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 5.638 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[1]  ; clk        ;
; N/A   ; None         ; 5.611 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 5.595 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[5]   ; clk        ;
; N/A   ; None         ; 5.573 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[1]  ; clk        ;
; N/A   ; None         ; 5.566 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 5.539 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[5]   ; clk        ;
; N/A   ; None         ; 5.471 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[1]  ; clk        ;
; N/A   ; None         ; 5.457 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; ypin[1]   ; clk        ;
; N/A   ; None         ; 5.437 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 5.222 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; ypin[3]   ; clk        ;
; N/A   ; None         ; 5.220 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; ypin[0]   ; clk        ;
; N/A   ; None         ; 5.203 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; ypin[4]   ; clk        ;
; N/A   ; None         ; 5.020 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; ypin[2]   ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+---------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To       ;
+-------+-------------------+-----------------+---------+----------+
; N/A   ; None              ; 9.693 ns        ; xpin[0] ; ctpin[6] ;
; N/A   ; None              ; 9.590 ns        ; xpin[2] ; ctpin[6] ;
; N/A   ; None              ; 8.462 ns        ; xpin[0] ; ctpin[5] ;
; N/A   ; None              ; 8.308 ns        ; xpin[0] ; ctpin[1] ;
; N/A   ; None              ; 8.198 ns        ; xpin[1] ; ctpin[5] ;
; N/A   ; None              ; 8.115 ns        ; xpin[2] ; ctpin[5] ;
; N/A   ; None              ; 7.384 ns        ; xpin[3] ; ctpin[0] ;
+-------+-------------------+-----------------+---------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.320 ns ; xpin[3] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A           ; None        ; -2.961 ns ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk      ;
; N/A           ; None        ; -3.149 ns ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A           ; None        ; -3.161 ns ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A           ; None        ; -3.179 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.179 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.179 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.678 ns ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A           ; None        ; -3.680 ns ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A           ; None        ; -3.748 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.748 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.831 ns ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.831 ns ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.058 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.058 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.058 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.529 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 30 20:59:33 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 424.81 MHz between source register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" and destination register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]" (period= 2.354 ns)
    Info: + Longest register to register delay is 2.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 15; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: 2: + IC(0.404 ns) + CELL(0.366 ns) = 0.770 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 2; COMB Node = 'inst33'
        Info: 3: + IC(0.216 ns) + CELL(0.225 ns) = 1.211 ns; Loc. = LCCOMB_X15_Y1_N8; Fanout = 3; COMB Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0'
        Info: 4: + IC(0.213 ns) + CELL(0.746 ns) = 2.170 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 16; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.337 ns ( 61.61 % )
        Info: Total interconnect delay = 0.833 ns ( 38.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 16; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: - Longest clock path from clock "clk" to source register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 15; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]" (data pin = "xpin[0]", clock pin = "clk") is 4.909 ns
    Info: + Longest pin to register delay is 7.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 5; PIN Node = 'xpin[0]'
        Info: 2: + IC(4.810 ns) + CELL(0.228 ns) = 5.857 ns; Loc. = LCCOMB_X15_Y1_N20; Fanout = 5; COMB Node = 'inst19~0'
        Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 6.334 ns; Loc. = LCCOMB_X15_Y1_N8; Fanout = 3; COMB Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0'
        Info: 4: + IC(0.213 ns) + CELL(0.746 ns) = 7.293 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 16; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.021 ns ( 27.71 % )
        Info: Total interconnect delay = 5.272 ns ( 72.29 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 16; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
Info: tco from clock "clk" to destination pin "apin[3]" through register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" is 7.417 ns
    Info: + Longest clock path from clock "clk" to source register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 15; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 15; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: 2: + IC(0.399 ns) + CELL(0.366 ns) = 0.765 ns; Loc. = LCCOMB_X15_Y1_N12; Fanout = 2; COMB Node = 'dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
        Info: 3: + IC(1.930 ns) + CELL(2.154 ns) = 4.849 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'apin[3]'
        Info: Total cell delay = 2.520 ns ( 51.97 % )
        Info: Total interconnect delay = 2.329 ns ( 48.03 % )
Info: Longest tpd from source pin "xpin[0]" to destination pin "ctpin[6]" is 9.693 ns
    Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 5; PIN Node = 'xpin[0]'
    Info: 2: + IC(4.808 ns) + CELL(0.228 ns) = 5.855 ns; Loc. = LCCOMB_X15_Y1_N24; Fanout = 2; COMB Node = 'inst33'
    Info: 3: + IC(1.876 ns) + CELL(1.962 ns) = 9.693 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'ctpin[6]'
    Info: Total cell delay = 3.009 ns ( 31.04 % )
    Info: Total interconnect delay = 6.684 ns ( 68.96 % )
Info: th for register "reg:inst31|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "xpin[3]", clock pin = "clk") is -2.320 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 1; REG Node = 'reg:inst31|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 1; PIN Node = 'xpin[3]'
        Info: 2: + IC(3.726 ns) + CELL(0.225 ns) = 4.788 ns; Loc. = LCCOMB_X15_Y1_N14; Fanout = 6; COMB Node = 'inst21'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.943 ns; Loc. = LCFF_X15_Y1_N15; Fanout = 1; REG Node = 'reg:inst31|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.217 ns ( 24.62 % )
        Info: Total interconnect delay = 3.726 ns ( 75.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Sun May 30 20:59:33 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


