/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_intr_oi.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 7/1/11 6:14p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jul  1 18:07:18 2011
 *                 MD5 Checksum         e403e647ebd6e61a7eb0825000ed4941
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/b0/bchp_t2_intr_oi.h $
 * 
 * Hydra_Software_Devel/2   7/1/11 6:14p farshidf
 * SW3461-1: update RDB
 *
 ***************************************************************************/

#ifndef BCHP_T2_INTR_OI_H__
#define BCHP_T2_INTR_OI_H__

/***************************************************************************
 *T2_INTR_OI - T2 L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_T2_INTR_OI_CPU_STATUS               0x000d0c00 /* CPU interrupt Status Register */
#define BCHP_T2_INTR_OI_CPU_SET                  0x000d0c04 /* CPU interrupt Set Register */
#define BCHP_T2_INTR_OI_CPU_CLEAR                0x000d0c08 /* CPU interrupt Clear Register */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS          0x000d0c0c /* CPU interrupt Mask Status Register */
#define BCHP_T2_INTR_OI_CPU_MASK_SET             0x000d0c10 /* CPU interrupt Mask Set Register */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR           0x000d0c14 /* CPU interrupt Mask Clear Register */
#define BCHP_T2_INTR_OI_PCI_STATUS               0x000d0c18 /* PCI interrupt Status Register */
#define BCHP_T2_INTR_OI_PCI_SET                  0x000d0c1c /* PCI interrupt Set Register */
#define BCHP_T2_INTR_OI_PCI_CLEAR                0x000d0c20 /* PCI interrupt Clear Register */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS          0x000d0c24 /* PCI interrupt Mask Status Register */
#define BCHP_T2_INTR_OI_PCI_MASK_SET             0x000d0c28 /* PCI interrupt Mask Set Register */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR           0x000d0c2c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_STATUS :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_T2_INTR_OI_CPU_STATUS_reserved0_SHIFT                 28

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x08000000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   27
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x04000000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   26
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_FIFO_STARVED_INTR_MASK    0x02000000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_FIFO_STARVED_INTR_SHIFT   25
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_FIFO_STARVED_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_MASK          0x01000000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_SHIFT         24
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_MASK            0x00800000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_SHIFT           23
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_DEFAULT         0

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_MASK       0x00400000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT      22
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_STATUS :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_UF_INTR_MASK         0x00200000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_UF_INTR_SHIFT        21
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_UF_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_STATUS :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_OF_INTR_MASK         0x00100000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_OF_INTR_SHIFT        20
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_OF_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_STATUS :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_EMPTY_INTR_MASK      0x00080000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_EMPTY_INTR_SHIFT     19
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_EMPTY_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_STATUS :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_FULL_INTR_MASK       0x00040000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_FULL_INTR_SHIFT      18
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_SM_FIFO_FULL_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_UF_INTR_MASK          0x00020000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_UF_INTR_SHIFT         17
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_UF_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_OF_INTR_MASK          0x00010000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_OF_INTR_SHIFT         16
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MEM_OF_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00008000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_MASK        0x00004000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT       14
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_MASK        0x00002000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT       13
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00001000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT   12
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000800
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_STREAM_CHG_INTR_MASK      0x00000400
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_STREAM_CHG_INTR_SHIFT     10
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_STREAM_CHG_INTR_DEFAULT   0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_STREAM_INTR_MASK      0x00000200
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_STREAM_INTR_SHIFT     9
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_STREAM_INTR_DEFAULT   0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_GT_EXP_INTR_MASK    0x00000100
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_GT_EXP_INTR_SHIFT   8
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_LT_EXP_INTR_MASK    0x00000080
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_LT_EXP_INTR_SHIFT   7
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_EOF_INTR_MASK         0x00000040
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_EOF_INTR_SHIFT        6
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_EOF_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_SYNC_INTR_MASK        0x00000020
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_SYNC_INTR_SHIFT       5
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_SYNC_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BCH_LT_DFL_INTR_MASK      0x00000010
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BCH_LT_DFL_INTR_SHIFT     4
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BCH_LT_DFL_INTR_DEFAULT   0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BCH_PKT_INTR_MASK     0x00000008
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BCH_PKT_INTR_SHIFT    3
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BCH_PKT_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_CPKT_CRC_INTR_MASK    0x00000004
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_CPKT_CRC_INTR_SHIFT   2
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_DPKT_CRC_INTR_MASK    0x00000002
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_DPKT_CRC_INTR_SHIFT   1
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_CRC_INTR_MASK     0x00000001
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_CRC_INTR_SHIFT    0
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_CRC_INTR_DEFAULT  0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_SET :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_SET_reserved0_MASK                     0xf0000000
#define BCHP_T2_INTR_OI_CPU_SET_reserved0_SHIFT                    28

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK       0x08000000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT      27
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK       0x04000000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT      26
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_FIFO_STARVED_INTR_MASK       0x02000000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_FIFO_STARVED_INTR_SHIFT      25
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_FIFO_STARVED_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_MASK             0x01000000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_SHIFT            24
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_DEFAULT          0

/* T2_INTR_OI :: CPU_SET :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_MASK               0x00800000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_SHIFT              23
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_DEFAULT            0

/* T2_INTR_OI :: CPU_SET :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_MASK          0x00400000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_SHIFT         22
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_SET :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_UF_INTR_MASK            0x00200000
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_UF_INTR_SHIFT           21
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_UF_INTR_DEFAULT         0

/* T2_INTR_OI :: CPU_SET :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_OF_INTR_MASK            0x00100000
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_OF_INTR_SHIFT           20
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_OF_INTR_DEFAULT         0

/* T2_INTR_OI :: CPU_SET :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_EMPTY_INTR_MASK         0x00080000
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_EMPTY_INTR_SHIFT        19
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_EMPTY_INTR_DEFAULT      1

/* T2_INTR_OI :: CPU_SET :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_FULL_INTR_MASK          0x00040000
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_FULL_INTR_SHIFT         18
#define BCHP_T2_INTR_OI_CPU_SET_OI_SM_FIFO_FULL_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_SET :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_UF_INTR_MASK             0x00020000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_UF_INTR_SHIFT            17
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_UF_INTR_DEFAULT          0

/* T2_INTR_OI :: CPU_SET :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_OF_INTR_MASK             0x00010000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_OF_INTR_SHIFT            16
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MEM_OF_INTR_DEFAULT          0

/* T2_INTR_OI :: CPU_SET :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK     0x00008000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT    15
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_MASK           0x00004000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_SHIFT          14
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_MASK           0x00002000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_SHIFT          13
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_SET :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_MASK       0x00001000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT      12
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK     0x00000800
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT    11
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_SET :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_STREAM_CHG_INTR_MASK         0x00000400
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_STREAM_CHG_INTR_SHIFT        10
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_STREAM_CHG_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_STREAM_INTR_MASK         0x00000200
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_STREAM_INTR_SHIFT        9
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_STREAM_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_SET :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_GT_EXP_INTR_MASK       0x00000100
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_GT_EXP_INTR_SHIFT      8
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_LT_EXP_INTR_MASK       0x00000080
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_LT_EXP_INTR_SHIFT      7
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_EOF_INTR_MASK            0x00000040
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_EOF_INTR_SHIFT           6
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_EOF_INTR_DEFAULT         0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_SYNC_INTR_MASK           0x00000020
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_SYNC_INTR_SHIFT          5
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_SYNC_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BCH_LT_DFL_INTR_MASK         0x00000010
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BCH_LT_DFL_INTR_SHIFT        4
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BCH_LT_DFL_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BCH_PKT_INTR_MASK        0x00000008
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BCH_PKT_INTR_SHIFT       3
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BCH_PKT_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_CPKT_CRC_INTR_MASK       0x00000004
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_CPKT_CRC_INTR_SHIFT      2
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_DPKT_CRC_INTR_MASK       0x00000002
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_DPKT_CRC_INTR_SHIFT      1
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_CRC_INTR_MASK        0x00000001
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_CRC_INTR_SHIFT       0
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_CRC_INTR_DEFAULT     0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_CLEAR :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_T2_INTR_OI_CPU_CLEAR_reserved0_SHIFT                  28

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK     0x08000000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT    27
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK     0x04000000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT    26
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_FIFO_STARVED_INTR_MASK     0x02000000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_FIFO_STARVED_INTR_SHIFT    25
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_FIFO_STARVED_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_MASK           0x01000000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_SHIFT          24
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_MASK             0x00800000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_SHIFT            23
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_DEFAULT          0

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK        0x00400000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT       22
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_CLEAR :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_UF_INTR_MASK          0x00200000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_UF_INTR_SHIFT         21
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_UF_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_CLEAR :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_OF_INTR_MASK          0x00100000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_OF_INTR_SHIFT         20
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_OF_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_CLEAR :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_EMPTY_INTR_MASK       0x00080000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_EMPTY_INTR_SHIFT      19
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_EMPTY_INTR_DEFAULT    1

/* T2_INTR_OI :: CPU_CLEAR :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_FULL_INTR_MASK        0x00040000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_FULL_INTR_SHIFT       18
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_SM_FIFO_FULL_INTR_DEFAULT     0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_UF_INTR_MASK           0x00020000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_UF_INTR_SHIFT          17
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_UF_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_OF_INTR_MASK           0x00010000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_OF_INTR_SHIFT          16
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MEM_OF_INTR_DEFAULT        0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK   0x00008000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT  15
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_MASK         0x00004000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT        14
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_MASK         0x00002000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT        13
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK     0x00001000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT    12
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK   0x00000800
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT  11
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_STREAM_CHG_INTR_MASK       0x00000400
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_STREAM_CHG_INTR_SHIFT      10
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_STREAM_CHG_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_STREAM_INTR_MASK       0x00000200
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_STREAM_INTR_SHIFT      9
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_STREAM_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_MASK     0x00000100
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_SHIFT    8
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_MASK     0x00000080
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_SHIFT    7
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_EOF_INTR_MASK          0x00000040
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_EOF_INTR_SHIFT         6
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_EOF_INTR_DEFAULT       0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_SYNC_INTR_MASK         0x00000020
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_SYNC_INTR_SHIFT        5
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_SYNC_INTR_DEFAULT      0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BCH_LT_DFL_INTR_MASK       0x00000010
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BCH_LT_DFL_INTR_SHIFT      4
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BCH_LT_DFL_INTR_DEFAULT    0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BCH_PKT_INTR_MASK      0x00000008
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BCH_PKT_INTR_SHIFT     3
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BCH_PKT_INTR_DEFAULT   0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_MASK     0x00000004
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_SHIFT    2
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_MASK     0x00000002
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_SHIFT    1
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT  0

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_CRC_INTR_MASK      0x00000001
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_CRC_INTR_SHIFT     0
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_CRC_INTR_DEFAULT   0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_reserved0_MASK             0xf0000000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_reserved0_SHIFT            28

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x08000000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x04000000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_MASK 0x02000000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_MASK     0x01000000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT    24
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_MASK       0x00800000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT      23
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT    1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK  0x00400000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 22
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_UF_INTR_MASK    0x00200000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_UF_INTR_SHIFT   21
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_UF_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_OF_INTR_MASK    0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_OF_INTR_SHIFT   20
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_OF_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_MASK 0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_SHIFT 19
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_FULL_INTR_MASK  0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_FULL_INTR_SHIFT 18
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_SM_FIFO_FULL_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_UF_INTR_MASK     0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_UF_INTR_SHIFT    17
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_UF_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_OF_INTR_MASK     0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_OF_INTR_SHIFT    16
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MEM_OF_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK   0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT  14
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK   0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT  13
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_STREAM_CHG_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_STREAM_CHG_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_STREAM_INTR_MASK 0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_STREAM_INTR_SHIFT 9
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_MASK 0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_MASK 0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_EOF_INTR_MASK    0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_EOF_INTR_SHIFT   6
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_EOF_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_SYNC_INTR_MASK   0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_SYNC_INTR_SHIFT  5
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_SYNC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_MASK 0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_SHIFT 4
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_MASK 0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_SHIFT 3
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_MASK 0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_MASK 0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_MASK 0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_SHIFT 0
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_SET :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_reserved0_MASK                0xf0000000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_reserved0_SHIFT               28

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK  0x08000000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK  0x04000000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_FIFO_STARVED_INTR_MASK  0x02000000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_MASK        0x01000000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_SHIFT       24
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT     1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_MASK          0x00800000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_SHIFT         23
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_DEFAULT       1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK     0x00400000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT    22
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_UF_INTR_MASK       0x00200000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_UF_INTR_SHIFT      21
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_UF_INTR_DEFAULT    1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_OF_INTR_MASK       0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_OF_INTR_SHIFT      20
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_OF_INTR_DEFAULT    1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_EMPTY_INTR_MASK    0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_EMPTY_INTR_SHIFT   19
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_FULL_INTR_MASK     0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_FULL_INTR_SHIFT    18
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_SM_FIFO_FULL_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_UF_INTR_MASK        0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_UF_INTR_SHIFT       17
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_UF_INTR_DEFAULT     1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_OF_INTR_MASK        0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_OF_INTR_SHIFT       16
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MEM_OF_INTR_DEFAULT     1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK      0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT     14
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK      0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT     13
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK  0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_STREAM_CHG_INTR_MASK    0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_STREAM_CHG_INTR_SHIFT   10
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_STREAM_INTR_MASK    0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_STREAM_INTR_SHIFT   9
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_MASK  0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_MASK  0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_EOF_INTR_MASK       0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_EOF_INTR_SHIFT      6
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_EOF_INTR_DEFAULT    1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_SYNC_INTR_MASK      0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_SYNC_INTR_SHIFT     5
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_SYNC_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BCH_LT_DFL_INTR_MASK    0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BCH_LT_DFL_INTR_SHIFT   4
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_MASK   0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_SHIFT  3
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_MASK  0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_MASK  0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_MASK   0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_SHIFT  0
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_reserved0_MASK              0xf0000000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_reserved0_SHIFT             28

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x08000000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x04000000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_MASK 0x02000000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK      0x01000000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT     24
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_MASK        0x00800000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT       23
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT     1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK   0x00400000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT  22
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_UF_INTR_MASK     0x00200000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_UF_INTR_SHIFT    21
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_UF_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_OF_INTR_MASK     0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_OF_INTR_SHIFT    20
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_OF_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_MASK  0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_SHIFT 19
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_MASK   0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_SHIFT  18
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_UF_INTR_MASK      0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_UF_INTR_SHIFT     17
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_UF_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_OF_INTR_MASK      0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_OF_INTR_SHIFT     16
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MEM_OF_INTR_DEFAULT   1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK    0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT   14
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK    0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT   13
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_MASK  0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_MASK  0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_SHIFT 9
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_MASK 0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_MASK 0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_EOF_INTR_MASK     0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_EOF_INTR_SHIFT    6
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_EOF_INTR_DEFAULT  1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_MASK    0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_SHIFT   5
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_MASK  0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_SHIFT 4
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_MASK 0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_SHIFT 3
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_MASK 0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_MASK 0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_MASK 0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_SHIFT 0
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_STATUS :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_T2_INTR_OI_PCI_STATUS_reserved0_SHIFT                 28

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x08000000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   27
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x04000000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   26
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_FIFO_STARVED_INTR_MASK    0x02000000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_FIFO_STARVED_INTR_SHIFT   25
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_FIFO_STARVED_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_MASK          0x01000000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_SHIFT         24
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_MASK            0x00800000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_SHIFT           23
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_DEFAULT         0

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_MASK       0x00400000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT      22
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_STATUS :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_UF_INTR_MASK         0x00200000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_UF_INTR_SHIFT        21
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_UF_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_STATUS :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_OF_INTR_MASK         0x00100000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_OF_INTR_SHIFT        20
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_OF_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_STATUS :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_EMPTY_INTR_MASK      0x00080000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_EMPTY_INTR_SHIFT     19
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_EMPTY_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_STATUS :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_FULL_INTR_MASK       0x00040000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_FULL_INTR_SHIFT      18
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_SM_FIFO_FULL_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_UF_INTR_MASK          0x00020000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_UF_INTR_SHIFT         17
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_UF_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_OF_INTR_MASK          0x00010000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_OF_INTR_SHIFT         16
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MEM_OF_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00008000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_MASK        0x00004000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT       14
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_MASK        0x00002000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT       13
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00001000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT   12
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000800
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_STREAM_CHG_INTR_MASK      0x00000400
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_STREAM_CHG_INTR_SHIFT     10
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_STREAM_CHG_INTR_DEFAULT   0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_STREAM_INTR_MASK      0x00000200
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_STREAM_INTR_SHIFT     9
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_STREAM_INTR_DEFAULT   0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_GT_EXP_INTR_MASK    0x00000100
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_GT_EXP_INTR_SHIFT   8
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_LT_EXP_INTR_MASK    0x00000080
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_LT_EXP_INTR_SHIFT   7
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_EOF_INTR_MASK         0x00000040
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_EOF_INTR_SHIFT        6
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_EOF_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_SYNC_INTR_MASK        0x00000020
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_SYNC_INTR_SHIFT       5
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_SYNC_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BCH_LT_DFL_INTR_MASK      0x00000010
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BCH_LT_DFL_INTR_SHIFT     4
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BCH_LT_DFL_INTR_DEFAULT   0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BCH_PKT_INTR_MASK     0x00000008
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BCH_PKT_INTR_SHIFT    3
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BCH_PKT_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_CPKT_CRC_INTR_MASK    0x00000004
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_CPKT_CRC_INTR_SHIFT   2
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_DPKT_CRC_INTR_MASK    0x00000002
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_DPKT_CRC_INTR_SHIFT   1
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_CRC_INTR_MASK     0x00000001
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_CRC_INTR_SHIFT    0
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_CRC_INTR_DEFAULT  0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_SET :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_SET_reserved0_MASK                     0xf0000000
#define BCHP_T2_INTR_OI_PCI_SET_reserved0_SHIFT                    28

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK       0x08000000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT      27
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK       0x04000000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT      26
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_FIFO_STARVED_INTR_MASK       0x02000000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_FIFO_STARVED_INTR_SHIFT      25
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_FIFO_STARVED_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_MASK             0x01000000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_SHIFT            24
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_DEFAULT          0

/* T2_INTR_OI :: PCI_SET :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_MASK               0x00800000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_SHIFT              23
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_DEFAULT            0

/* T2_INTR_OI :: PCI_SET :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_MASK          0x00400000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_SHIFT         22
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_SET :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_UF_INTR_MASK            0x00200000
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_UF_INTR_SHIFT           21
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_UF_INTR_DEFAULT         0

/* T2_INTR_OI :: PCI_SET :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_OF_INTR_MASK            0x00100000
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_OF_INTR_SHIFT           20
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_OF_INTR_DEFAULT         0

/* T2_INTR_OI :: PCI_SET :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_EMPTY_INTR_MASK         0x00080000
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_EMPTY_INTR_SHIFT        19
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_EMPTY_INTR_DEFAULT      1

/* T2_INTR_OI :: PCI_SET :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_FULL_INTR_MASK          0x00040000
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_FULL_INTR_SHIFT         18
#define BCHP_T2_INTR_OI_PCI_SET_OI_SM_FIFO_FULL_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_SET :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_UF_INTR_MASK             0x00020000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_UF_INTR_SHIFT            17
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_UF_INTR_DEFAULT          0

/* T2_INTR_OI :: PCI_SET :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_OF_INTR_MASK             0x00010000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_OF_INTR_SHIFT            16
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MEM_OF_INTR_DEFAULT          0

/* T2_INTR_OI :: PCI_SET :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK     0x00008000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT    15
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_MASK           0x00004000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_SHIFT          14
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_MASK           0x00002000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_SHIFT          13
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_SET :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_MASK       0x00001000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT      12
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK     0x00000800
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT    11
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_SET :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_STREAM_CHG_INTR_MASK         0x00000400
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_STREAM_CHG_INTR_SHIFT        10
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_STREAM_CHG_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_STREAM_INTR_MASK         0x00000200
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_STREAM_INTR_SHIFT        9
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_STREAM_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_SET :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_GT_EXP_INTR_MASK       0x00000100
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_GT_EXP_INTR_SHIFT      8
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_LT_EXP_INTR_MASK       0x00000080
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_LT_EXP_INTR_SHIFT      7
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_EOF_INTR_MASK            0x00000040
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_EOF_INTR_SHIFT           6
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_EOF_INTR_DEFAULT         0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_SYNC_INTR_MASK           0x00000020
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_SYNC_INTR_SHIFT          5
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_SYNC_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BCH_LT_DFL_INTR_MASK         0x00000010
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BCH_LT_DFL_INTR_SHIFT        4
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BCH_LT_DFL_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BCH_PKT_INTR_MASK        0x00000008
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BCH_PKT_INTR_SHIFT       3
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BCH_PKT_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_CPKT_CRC_INTR_MASK       0x00000004
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_CPKT_CRC_INTR_SHIFT      2
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_DPKT_CRC_INTR_MASK       0x00000002
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_DPKT_CRC_INTR_SHIFT      1
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_CRC_INTR_MASK        0x00000001
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_CRC_INTR_SHIFT       0
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_CRC_INTR_DEFAULT     0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_CLEAR :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_T2_INTR_OI_PCI_CLEAR_reserved0_SHIFT                  28

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK     0x08000000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT    27
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK     0x04000000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT    26
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_FIFO_STARVED_INTR_MASK     0x02000000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_FIFO_STARVED_INTR_SHIFT    25
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_FIFO_STARVED_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_MASK           0x01000000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_SHIFT          24
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_MASK             0x00800000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_SHIFT            23
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_DEFAULT          0

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK        0x00400000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT       22
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_CLEAR :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_UF_INTR_MASK          0x00200000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_UF_INTR_SHIFT         21
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_UF_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_CLEAR :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_OF_INTR_MASK          0x00100000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_OF_INTR_SHIFT         20
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_OF_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_CLEAR :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_EMPTY_INTR_MASK       0x00080000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_EMPTY_INTR_SHIFT      19
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_EMPTY_INTR_DEFAULT    1

/* T2_INTR_OI :: PCI_CLEAR :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_FULL_INTR_MASK        0x00040000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_FULL_INTR_SHIFT       18
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_SM_FIFO_FULL_INTR_DEFAULT     0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_UF_INTR_MASK           0x00020000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_UF_INTR_SHIFT          17
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_UF_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_OF_INTR_MASK           0x00010000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_OF_INTR_SHIFT          16
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MEM_OF_INTR_DEFAULT        0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK   0x00008000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT  15
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_MASK         0x00004000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT        14
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_MASK         0x00002000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT        13
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK     0x00001000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT    12
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK   0x00000800
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT  11
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_STREAM_CHG_INTR_MASK       0x00000400
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_STREAM_CHG_INTR_SHIFT      10
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_STREAM_CHG_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_STREAM_INTR_MASK       0x00000200
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_STREAM_INTR_SHIFT      9
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_STREAM_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_MASK     0x00000100
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_SHIFT    8
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_MASK     0x00000080
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_SHIFT    7
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_EOF_INTR_MASK          0x00000040
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_EOF_INTR_SHIFT         6
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_EOF_INTR_DEFAULT       0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_SYNC_INTR_MASK         0x00000020
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_SYNC_INTR_SHIFT        5
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_SYNC_INTR_DEFAULT      0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BCH_LT_DFL_INTR_MASK       0x00000010
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BCH_LT_DFL_INTR_SHIFT      4
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BCH_LT_DFL_INTR_DEFAULT    0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BCH_PKT_INTR_MASK      0x00000008
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BCH_PKT_INTR_SHIFT     3
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BCH_PKT_INTR_DEFAULT   0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_MASK     0x00000004
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_SHIFT    2
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_MASK     0x00000002
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_SHIFT    1
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT  0

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_CRC_INTR_MASK      0x00000001
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_CRC_INTR_SHIFT     0
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_CRC_INTR_DEFAULT   0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_reserved0_MASK             0xf0000000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_reserved0_SHIFT            28

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x08000000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x04000000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_MASK 0x02000000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_MASK     0x01000000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT    24
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_MASK       0x00800000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT      23
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT    1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK  0x00400000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 22
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_UF_INTR_MASK    0x00200000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_UF_INTR_SHIFT   21
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_UF_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_OF_INTR_MASK    0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_OF_INTR_SHIFT   20
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_OF_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_MASK 0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_SHIFT 19
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_FULL_INTR_MASK  0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_FULL_INTR_SHIFT 18
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_SM_FIFO_FULL_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_UF_INTR_MASK     0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_UF_INTR_SHIFT    17
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_UF_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_OF_INTR_MASK     0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_OF_INTR_SHIFT    16
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MEM_OF_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK   0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT  14
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK   0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT  13
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_STREAM_CHG_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_STREAM_CHG_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_STREAM_INTR_MASK 0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_STREAM_INTR_SHIFT 9
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_MASK 0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_MASK 0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_EOF_INTR_MASK    0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_EOF_INTR_SHIFT   6
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_EOF_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_SYNC_INTR_MASK   0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_SYNC_INTR_SHIFT  5
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_SYNC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_MASK 0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_SHIFT 4
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_MASK 0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_SHIFT 3
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_MASK 0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_MASK 0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_MASK 0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_SHIFT 0
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_SET :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_reserved0_MASK                0xf0000000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_reserved0_SHIFT               28

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK  0x08000000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK  0x04000000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_FIFO_STARVED_INTR_MASK  0x02000000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_MASK        0x01000000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_SHIFT       24
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT     1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_MASK          0x00800000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_SHIFT         23
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_DEFAULT       1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK     0x00400000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT    22
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_UF_INTR_MASK       0x00200000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_UF_INTR_SHIFT      21
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_UF_INTR_DEFAULT    1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_OF_INTR_MASK       0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_OF_INTR_SHIFT      20
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_OF_INTR_DEFAULT    1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_EMPTY_INTR_MASK    0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_EMPTY_INTR_SHIFT   19
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_FULL_INTR_MASK     0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_FULL_INTR_SHIFT    18
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_SM_FIFO_FULL_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_UF_INTR_MASK        0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_UF_INTR_SHIFT       17
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_UF_INTR_DEFAULT     1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_OF_INTR_MASK        0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_OF_INTR_SHIFT       16
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MEM_OF_INTR_DEFAULT     1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK      0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT     14
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK      0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT     13
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK  0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_STREAM_CHG_INTR_MASK    0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_STREAM_CHG_INTR_SHIFT   10
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_STREAM_INTR_MASK    0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_STREAM_INTR_SHIFT   9
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_MASK  0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_MASK  0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_EOF_INTR_MASK       0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_EOF_INTR_SHIFT      6
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_EOF_INTR_DEFAULT    1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_SYNC_INTR_MASK      0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_SYNC_INTR_SHIFT     5
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_SYNC_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BCH_LT_DFL_INTR_MASK    0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BCH_LT_DFL_INTR_SHIFT   4
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_MASK   0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_SHIFT  3
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_MASK  0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_MASK  0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_MASK   0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_SHIFT  0
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_reserved0_MASK              0xf0000000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_reserved0_SHIFT             28

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [27:27] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x08000000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 27
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [26:26] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x04000000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 26
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_FIFO_STARVED_INTR [25:25] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_MASK 0x02000000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_SHIFT 25
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_FIFO_STARVED_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_ERROR_INTR [24:24] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK      0x01000000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT     24
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_RDY_INTR [23:23] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_MASK        0x00800000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT       23
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT     1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [22:22] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK   0x00400000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT  22
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_SM_FIFO_UF_INTR [21:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_UF_INTR_MASK     0x00200000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_UF_INTR_SHIFT    21
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_UF_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_SM_FIFO_OF_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_OF_INTR_MASK     0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_OF_INTR_SHIFT    20
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_OF_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_SM_FIFO_EMPTY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_MASK  0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_SHIFT 19
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_EMPTY_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_SM_FIFO_FULL_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_MASK   0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_SHIFT  18
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_SM_FIFO_FULL_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_MEM_UF_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_UF_INTR_MASK      0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_UF_INTR_SHIFT     17
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_UF_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_MEM_OF_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_OF_INTR_MASK      0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_OF_INTR_SHIFT     16
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MEM_OF_INTR_DEFAULT   1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 15
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK    0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT   14
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK    0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT   13
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_STREAM_CHG_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_MASK  0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_STREAM_CHG_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_STREAM_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_MASK  0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_SHIFT 9
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_STREAM_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_SYNCD_GT_EXP_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_MASK 0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_SHIFT 8
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_GT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_SYNCD_LT_EXP_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_MASK 0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_SHIFT 7
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SYNCD_LT_EXP_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_EOF_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_EOF_INTR_MASK     0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_EOF_INTR_SHIFT    6
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_EOF_INTR_DEFAULT  1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_SYNC_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_MASK    0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_SHIFT   5
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_SYNC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BCH_LT_DFL_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_MASK  0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_SHIFT 4
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BCH_LT_DFL_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_BCH_PKT_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_MASK 0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_SHIFT 3
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BCH_PKT_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_CPKT_CRC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_MASK 0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_SHIFT 2
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_CPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_DPKT_CRC_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_MASK 0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_SHIFT 1
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_DPKT_CRC_INTR_DEFAULT 1

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_HDR_CRC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_MASK 0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_SHIFT 0
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_CRC_INTR_DEFAULT 1

#endif /* #ifndef BCHP_T2_INTR_OI_H__ */

/* End of File */
