#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  7 19:12:31 2021
# Process ID: 22416
# Current directory: D:/vivado/05_Inst/05_Inst.runs/synth_1
# Command line: vivado.exe -log Inst.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Inst.tcl
# Log file: D:/vivado/05_Inst/05_Inst.runs/synth_1/Inst.vds
# Journal file: D:/vivado/05_Inst/05_Inst.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Inst.tcl -notrace
Command: synth_design -top Inst -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.363 ; gain = 100.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Inst' [D:/vivado/IR/Inst.v:3]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [D:/vivado/05_Inst/05_Inst.runs/synth_1/.Xil/Vivado-22416-BLUEFLAMELEE/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (1#1) [D:/vivado/05_Inst/05_Inst.runs/synth_1/.Xil/Vivado-22416-BLUEFLAMELEE/realtime/Inst_ROM_stub.v:6]
WARNING: [Synth 8-350] instance 'Inst_ROM_Instance' of module 'Inst_ROM' requires 4 connections, but only 3 given [D:/vivado/IR/Inst.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/IR/Inst.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Inst' (2#1) [D:/vivado/IR/Inst.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.934 ; gain = 155.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.934 ; gain = 155.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 423.934 ; gain = 155.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/05_Inst/05_Inst.srcs/sources_1/ip/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'Inst_ROM_Instance'
Finished Parsing XDC File [d:/vivado/05_Inst/05_Inst.srcs/sources_1/ip/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'Inst_ROM_Instance'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.453 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 745.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 745.453 ; gain = 477.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 745.453 ; gain = 477.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inst_ROM_Instance. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 745.453 ; gain = 477.430
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [D:/vivado/IR/Inst.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 745.453 ; gain = 477.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Inst 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'PC_reg[32]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[31]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[30]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[29]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[28]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[27]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[26]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[25]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[24]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[23]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[22]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[21]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[20]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[19]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[18]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[17]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[16]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[15]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[14]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[13]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[12]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[11]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[10]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[9]' (FDCE_1) to 'PC_reg[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[3]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3886] merging instance 'PC_reg[2]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3886] merging instance 'PC_reg[4]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3886] merging instance 'PC_reg[5]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3886] merging instance 'PC_reg[6]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3886] merging instance 'PC_reg[7]' (FDCE_1) to 'PC_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PC_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 745.453 ; gain = 477.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 753.305 ; gain = 485.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 753.305 ; gain = 485.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module Inst_ROM_Instance has unconnected pin ena
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Inst_ROM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Inst_ROM |     1|
|2     |BUFG     |     1|
|3     |LUT2     |     1|
|4     |LUT4     |     3|
|5     |LUT5     |     1|
|6     |LUT6     |     1|
|7     |MUXF7    |     2|
|8     |MUXF8    |     1|
|9     |FDRE     |    28|
|10    |LD       |     1|
|11    |IBUF     |     6|
|12    |OBUF     |    39|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   116|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 762.969 ; gain = 173.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 762.969 ; gain = 494.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 776.098 ; gain = 508.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/05_Inst/05_Inst.runs/synth_1/Inst.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Inst_utilization_synth.rpt -pb Inst_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  7 19:12:52 2021...
