Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/16.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source="C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/Waveform.vwf" --testbench_file="C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Jun 20 18:03:10 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/Waveform.vwf --testbench_file=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/Waveform.vwf.vt

n design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/" rc4 -c rc4

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Jun 20 18:03:11 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/ rc4 -c rc4
Info (204019): Generated file rc4.vo in folder "C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Tue Jun 20 18:03:13 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/rc4.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/16.1/modelsim_ase/win32aloem//vsim -c -do rc4.do

Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do rc4.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:14 on Jun 20,2023
# vlog -work work rc4.vo 
# -- Compiling module ksa

# 
# Top level modules:
# 	ksa
# End time: 18:03:15 on Jun 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:15 on Jun 20,2023
# vlog -work work Waveform.vwf.vt 

# -- Compiling module ksa_vlg_vec_tst
# 
# Top level modules:
# 	ksa_vlg_vec_tst
# End time: 18:03:15 on Jun 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ksa_vlg_vec_tst 
# Start time: 18:03:15 on Jun 20,2023
# Loading work.ksa_vlg_vec_tst
# Loading work.ksa
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(46): [TFMPC] - Too few port connections. Expected 15, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /ksa_vlg_vec_tst/i1 File: rc4.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(46): [TFMPC] - Missing connection for port 'auto_stp_external_clock_0'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) rc4.vo(10295): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /ksa_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) rc4.vo(10295): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 29696 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /ksa_vlg_vec_tst
# End time: 18:03:19 on Jun 20,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 15

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/Waveform.vwf...

Reading C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/rc4.msim.vcd...

Processing channel transitions... 

Warning: fsm:fsm_inst|loop_1:loop_1_inst|clk - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[7] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[6] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[5] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[4] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[3] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[2] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[1] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|data[0] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|finish - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[7] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[6] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[5] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[4] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[3] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[2] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[1] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|q[0] - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|reset_n - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|start - signal not found in VCD.

Warning: fsm:fsm_inst|loop_1:loop_1_inst|wren - signal not found in VCD.

Writing the resulting VWF to C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/rc4_20230620180320.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.