m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/simulation/modelsim
vavalon_mm_slave_interface
Z1 !s110 1675962220
!i10b 1
!s100 BPDECQn=cl0VzH_2MG<Al0
I?E_0KdWU3f1AkTfb0fV[23
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1675713560
8C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v
FC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v
L0 10
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1675962220.000000
!s107 C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog|C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog
Z7 tCvgOpt 0
vavalon_st_sink_interface
R1
!i10b 1
!s100 E1gnRHVHJ8^IYBcZ9ez<l0
IUgGSY<cf21;43CIP:MhT63
R2
R0
w1675694088
8C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v
FC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v
Z8 L0 21
R3
r1
!s85 0
31
R4
!s107 C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog|C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v|
!i113 1
R5
R6
R7
vavalon_st_source_interface
R1
!i10b 1
!s100 ^Q=ACJ8_b4bhVzAO``GH>2
IkaK@GTbo57_294C>5ggUf2
R2
R0
w1675953848
8C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v
FC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v
R8
R3
r1
!s85 0
31
R4
!s107 C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog|C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v|
!i113 1
R5
R6
R7
vvideo_effects
R1
!i10b 1
!s100 l=2X`D4aOWjX4alWb@iL^3
IE6`U1@g<9PBlj5Aj=FMhg2
R2
R0
w1675878714
8C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v
FC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v
L0 6
R3
r1
!s85 0
31
R4
!s107 C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog|C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v|
!i113 1
R5
R6
R7
vvideo_ip
R1
!i10b 1
!s100 `HLXE;R[>=hD6eemJOlQ[0
IRBb^=EK0oC<oO=8T760k`1
R2
R0
w1675957556
8C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v
FC:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v
L0 8
R3
r1
!s85 0
31
R4
!s107 C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog|C:/Users/dagarbl2/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v|
!i113 1
R5
R6
R7
