V 000024 55 839 0 types
(_unit VHDL (types 0 5 )
  (_version v33)
  (_time 1524926697415 2018.04.28 17:44:57)
  (_source (\./src/packageTypes.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~15 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrix 0 6 (_array ~std_logic_vector{7~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 1880          1524926700800 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524926700800 2018.04.28 17:45:00)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000063 55 1880          1524926712803 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524926712802 2018.04.28 17:45:12)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524926762921 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524926762920 2018.04.28 17:46:02)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3281          1524927857270 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524927857270 2018.04.28 18:04:17)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524927857146)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(6)(7))(_sensitivity(2)(0))(_read(8)(4)(5)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3284          1524928070024 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524928070024 2018.04.28 18:07:50)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524927857146)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(7)(6))(_sensitivity(2)(0))(_read(8)(4)(5)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3668          1524928132917 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524928132917 2018.04.28 18:08:52)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524927857146)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(7)(6))(_sensitivity(0)(2))(_read(8)(1)(4)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3668          1524928199722 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524928199722 2018.04.28 18:09:59)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524927857146)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(6)(7))(_sensitivity(2)(0))(_read(8)(1)(3)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3569          1524936848905 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524936848906 2018.04.28 20:34:08)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(0))(_read(7)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3674          1524936915395 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524936915395 2018.04.28 20:35:15)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_signal (_internal TRUE ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 3))))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(7)(5)(6))(_sensitivity(8))(_read(7)(0)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3674          1524937119497 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524937119497 2018.04.28 20:38:39)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_signal (_internal TRUE ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 3))))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(7)(5)(6))(_sensitivity(8))(_read(7)(4)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000063 55 1880          1524938865214 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524938865214 2018.04.28 21:07:45)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524938865390 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524938865390 2018.04.28 21:07:45)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3719          1524938865551 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524938865552 2018.04.28 21:07:45)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_signal (_internal TRUE ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 3))))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(6)(5)(7))(_sensitivity(8))(_read(2)(3)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000063 55 1880          1524939058082 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939058082 2018.04.28 21:10:58)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524939058259 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939058258 2018.04.28 21:10:58)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3792          1524939058425 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524939058425 2018.04.28 21:10:58)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 5 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 6)))))
    (_signal (_internal TRUE ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 3))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_target(5)))))
      (MAIN_TAG(_architecture 1 0 50 (_process (_simple)(_target(6)(7))(_sensitivity(8))(_read(2)(4)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 7 -1
  )
)
I 000063 55 1880          1524939359549 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939359549 2018.04.28 21:15:59)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524939359663 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939359662 2018.04.28 21:15:59)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3583          1524939359794 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524939359793 2018.04.28 21:15:59)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(6)(7))(_sensitivity(3)(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3572          1524939524235 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524939524235 2018.04.28 21:18:44)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(1)(4)(0)(3)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000063 55 1880          1524939645967 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939645966 2018.04.28 21:20:45)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524939646069 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524939646068 2018.04.28 21:20:46)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3188          1524939646172 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524939646172 2018.04.28 21:20:46)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(1)(0)(4))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3188          1524955907537 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524955907536 2018.04.29 01:51:47)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(3)(1)(0)(4)(2))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3361          1524956208846 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524956208846 2018.04.29 01:56:48)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 48 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(1)(0)(2)(4)(3))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3354          1524956339299 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524956339298 2018.04.29 01:58:59)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 48 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(7)(2)(3)(0)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000063 55 1880          1524956356183 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524956356182 2018.04.29 01:59:16)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524956356314 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524956356313 2018.04.29 01:59:16)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 3354          1524956356491 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524956356490 2018.04.29 01:59:16)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524936838231)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 21 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 28 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 48 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 47 (_process (_simple)(_target(7)(6)(5))(_sensitivity(2)(3)(4)(0)(1)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (7)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3446          1524956614334 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524956614333 2018.04.29 02:03:34)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(6)(7))(_sensitivity(0)(2))(_read(8)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3446          1524956671011 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524956671010 2018.04.29 02:04:31)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(6)(7))(_sensitivity(0)(2))(_read(8)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3454          1524956740102 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524956740101 2018.04.29 02:05:40)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 49 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_process
      (MAIN_TAG(_architecture 0 0 48 (_process (_simple)(_target(8)(6)(7))(_sensitivity(0)(2))(_read(8)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 6 -1
  )
)
I 000073 55 3797          1524995901991 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524995901991 2018.04.29 12:58:21)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_block BLOCK1_TAG 0 48 
    (_object
      (_signal (_internal GUARD ~extSTD.STANDARD.BOOLEAN 0 48 (_architecture (_uni (_code 4)))))
      (_process
        (line__48(_architecture 0 0 48 (_process (_simple)(_sensitivity(2)))))
        (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(6))(_sensitivity(8)(4)))))
        (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8)(5)))))
        (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      )
      (_subprogram
      )
    )
    (_split (8)
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 8 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 9)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 10 -1
  )
)
I 000073 55 3797          1524996107326 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524996107325 2018.04.29 13:01:47)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_block BLOCK1_TAG 0 48 
    (_object
      (_signal (_internal GUARD ~extSTD.STANDARD.BOOLEAN 0 48 (_architecture (_uni (_code 4)))))
      (_process
        (line__48(_architecture 0 0 48 (_process (_simple)(_sensitivity(2)))))
        (line__50(_architecture 1 0 50 (_assignment (_simple)(_target(6))(_sensitivity(8)(4)))))
        (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7))(_sensitivity(8)(5)))))
        (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      )
      (_subprogram
      )
    )
    (_split (8)
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 8 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 9)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 10 -1
  )
)
I 000073 55 3943          1524996742453 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524996742453 2018.04.29 13:12:22)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_variable (_internal FIRST_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_variable (_internal SECOND_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_process 0 )))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(8)(6)(7))(_sensitivity(2)(0))(_read(8)(5)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 8 -1
  )
)
I 000073 55 4255          1524996965977 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524996965976 2018.04.29 13:16:05)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_variable (_internal FIRST_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_variable (_internal SECOND_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_variable (_internal UPDATE_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_process 0 (_string \"00000000"\))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(8)(6)(7))(_sensitivity(2)(0))(_read(8)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
I 000063 55 1880          1524996970881 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524996970881 2018.04.29 13:16:10)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
I 000064 55 1884          1524996971100 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1524996971099 2018.04.29 13:16:11)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
I 000073 55 4255          1524996971265 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524996971264 2018.04.29 13:16:11)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_variable (_internal FIRST_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_variable (_internal SECOND_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_variable (_internal UPDATE_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_process 0 (_string \"00000000"\))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(0))(_read(5)(3)(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
V 000063 55 1880          1525009445268 FIRST_MUX_ARCHITECTURE
(_unit VHDL (first_mux 0 6 (first_mux_architecture 0 19 ))
  (_version v33)
  (_time 1525009445268 2018.04.29 16:44:05)
  (_source (\./src/FIRST_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926700668)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . FIRST_MUX_ARCHITECTURE 3 -1
  )
)
V 000064 55 1884          1525009445513 SECOND_MUX_ARCHITECTURE
(_unit VHDL (second_mux 0 6 (second_mux_architecture 0 19 ))
  (_version v33)
  (_time 1525009445513 2018.04.29 16:44:05)
  (_source (\./src/SECOND_MUX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524926762818)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_model . SECOND_MUX_ARCHITECTURE 3 -1
  )
)
V 000073 55 4255          1525009445691 REGISTERS_BLACK_BOX_ARCHITECTURE
(_unit VHDL (registers_black_box 0 6 (registers_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1525009445690 2018.04.29 16:44:05)
  (_source (\./src/REGISTERS_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524956614219)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal NR_OF_REGISTERS ~extSTD.STANDARD.INTEGER 0 9 \16\ (_entity ((i 16)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal REGISTER_UPDATE_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_in ))))
    (_port (_internal FIRST_MUX_SEL ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal SECOND_MUX_SEL ~extSTD.STANDARD.INTEGER 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 21 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_REGISTER_OUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 22 (_entity (_out ))))
    (_type (_internal ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_array ~extregisters.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 4 )(i 0))))))
    (_signal (_internal REGISTERS_MATRIX ~matrix{{NR_OF_REGISTERS-1}~downto~0}~13 0 29 (_architecture (_uni (_code 5)))))
    (_variable (_internal FIRST ~extSTD.STANDARD.INTEGER 0 50 (_process 0 ((i 0)))))
    (_variable (_internal SECOND ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_variable (_internal FIRST_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 52 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_variable (_internal SECOND_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~136 0 53 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_variable (_internal UPDATE_VALUE ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 54 (_process 0 (_string \"00000000"\))))
    (_process
      (MAIN_TAG(_architecture 0 0 49 (_process (_simple)(_target(7)(6)(8))(_sensitivity(0)(2))(_read(4)(3)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extregisters.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extREGISTERS.types.matrix (. types matrix)))
  )
  (_split (8)
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_BLACK_BOX_ARCHITECTURE 9 -1
  )
)
