{"vcs1":{"timestamp_begin":1759387668.916840286, "rt":0.79, "ut":0.31, "st":0.13}}
{"vcselab":{"timestamp_begin":1759387669.775667164, "rt":0.53, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759387670.362260277, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759387668.583002315}
{"VCS_COMP_START_TIME": 1759387668.583002315}
{"VCS_COMP_END_TIME": 1759387671.340855141}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 368552}}
{"vcselab": {"peak_mem": 229972}}
