// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__110(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__110\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
    } else {
        if ((2U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((1U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0xdU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0xcU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0xbU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((0xaU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((9U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((8U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((7U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((6U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((5U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((4U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
        if ((3U == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                              >> 4U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen)
                    ? (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU))) : 
                   ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                          >> 4U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511)
                     : ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                              >> 4U)))
                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510)
                         : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021))));
        }
    }
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E;
}

extern const VlUnpacked<CData/*0:0*/, 16> Vmycpu_top__ConstPool__TABLE_h5b7cb466_0;
extern const VlUnpacked<CData/*1:0*/, 16> Vmycpu_top__ConstPool__TABLE_h0904e8af_0;

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__113(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__113\n"); );
    // Init
    CData/*3:0*/ __Vtableidx2;
    // Body
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_random_T_2 
        = (0x1fU & ((IData)(1U) + vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_random));
    vlSelf->axi_mem_port_0_arlen = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_cache_reg)
                                     ? 7U : 0U);
    vlSelf->axi_mem_port_0_arburst = vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_cache_reg;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_valid 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) 
              | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___stage_fec_1_valid_T_1)));
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_cp0_writeM2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemWidth_Reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_req_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoadUnsigned_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemRLM_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiLoWrite_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__LoInW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiInW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__hashcode_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_value = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__write_counter = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status = 0x400000U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__ExceptionType_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__CP0Write_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Sel_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Addr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RegWrite_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BadVAddrW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__lookup_data_value = 0U;
    } else {
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_cp0_writeM2 = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM2 = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiLoWrite_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__hashcode_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__ExceptionType_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__CP0Write_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Sel_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Addr_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RegWrite_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__lookup_data_value = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_cp0_writeM2 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT_____05Fmem2mem2_io1_WriteCP0AddrE_T_1;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM2 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiLoWrite_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiLoWrite_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__hashcode_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__hashcode_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__pht_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__ExceptionType_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2_io_ExceptionTypeE;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__CP0Write_Reg 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__CP0Write_Reg) 
                    | ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__Tlb_Control_Reg) 
                       >> 2U)) | (0U != (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_exception)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Sel_Reg 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT_____05Fmem2mem2_io1_WriteCP0AddrE_T_1)
                    ? 0U : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Sel_Reg));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Addr_Reg 
                = (((0U != (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_exception)) 
                    | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__inst_tlb_exceptionM))
                    ? 0xaU : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Addr_Reg));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__RegWrite_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RegWrite_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__lookup_data_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__lookup_data_value;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemWidth_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoadUnsigned_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemRLM_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemWidth_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoadUnsigned_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__LoadUnsignedE_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemRLM_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg;
        }
        if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_req_reg 
                = (0U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Pc_Next));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__LoInW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiInW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BadVAddrW = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__LoInW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoIn_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiInW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiIn_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BadVAddrW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__BadVAddr_Reg;
        }
        if ((0xaU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__write_counter 
                = vlSelf->mycpu_top__DOT__data_cache__DOT___write_counter_T_6;
        } else if ((6U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__write_counter 
                = vlSelf->mycpu_top__DOT__data_cache__DOT___write_counter_T_6;
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_exception) 
             | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_eret))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_status_T_4;
        } else if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                    & (0x18U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_read_data_Wire_T_28;
        }
        if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
            } else if ((0x1eU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61;
            }
        }
    }
    if (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg) {
        vlSelf->axi_mem_port_1_arlen = 7U;
        vlSelf->axi_mem_port_1_awlen = 7U;
        vlSelf->mycpu_top__DOT__data_cache__DOT___io_port_arsize_T_1 = 2U;
    } else {
        vlSelf->axi_mem_port_1_arlen = 0U;
        vlSelf->axi_mem_port_1_awlen = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT___io_port_arsize_T_1 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_size_reg;
    }
    vlSelf->axi_mem_port_1_arburst = vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg;
    vlSelf->axi_mem_port_1_awburst = vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg;
    __Vtableidx2 = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_stage1_valid_flush) 
                     << 2U) | (((IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) 
                                << 1U) | (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)));
    if (Vmycpu_top__ConstPool__TABLE_h5b7cb466_0[__Vtableidx2]) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_valid 
            = Vmycpu_top__ConstPool__TABLE_h0904e8af_0
            [__Vtableidx2];
    }
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmem__DOT___io_RD_T_1 
        = ((6U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__PhyAddr_Reg 
                  << 1U)) | (1U & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoadUnsigned_Reg))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_tlb_read_data_g 
        = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo0 
                 & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo1));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo_io_we 
        = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception)
            ? 0U : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiLoWriteW));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu__DOT___io_ForwardCP0E_T_2 
        = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0AddrE_Reg) 
            << 1U) | (1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0SelE_Reg)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__read_addr_sel 
        = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0AddrE_Reg) 
            << 1U) | (1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0SelE_Reg)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_count_T_4 
        = ((IData)(1U) + vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_count);
    if ((0xdU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                           >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
    } else if ((0xcU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
    } else if ((0xbU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
    } else if ((0xaU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
    } else if ((9U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
    } else if ((8U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
    } else if ((7U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
    } else if ((6U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
    } else if ((5U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
    } else if ((4U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
    } else if ((3U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
    } else if ((2U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
    } else if ((1U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__114(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__114\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_hb66ce3e2__0;
    VlWide<3>/*95:0*/ __Vtemp_h4421b0f2__0;
    // Body
    if ((0xdU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                           >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
    } else if ((0xcU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
    } else if ((0xbU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
    } else if ((0xaU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
    } else if ((9U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
    } else if ((8U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
    } else if ((7U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
    } else if ((6U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
    } else if ((5U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
    } else if ((4U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
    } else if ((3U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
    } else if ((2U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
    } else if ((1U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
    }
    vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_stall_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__has_stage2_stall 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state)) 
                | (4U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))) 
               | (0U != (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception))) 
              & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_full))));
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RtM_Reg = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U] = 0U;
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_hit0_reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__wait_data_L = 0ULL;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_hit0_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_sram_addr_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__wait_data = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_jr = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__InDelaySlotW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branchjump_Jr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__LoadUnsignedE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiLoWrite_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoIn_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiIn_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__hashcode_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__pht_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__CP0Write_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Sel_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Addr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RegWrite_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__BadVAddr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__lookup_data_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD2ForWardE_r = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__read_counter = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__InDelaySlot_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__bht_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BranchJump_JrW_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceE = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoIn_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiIn_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__hashcode_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__pht_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_length_points = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_banks_points = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__CP0WriteE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0SelE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_lookup_value_data = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0AddrE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RegWriteE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__ExceptionType_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteReg_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg = 0U;
    } else {
        if ((0xfU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))) {
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[0U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[1U];
                vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U] 
                    = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___tlb_reg_T[2U];
            } else if ((0xfU != (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                if ((0xeU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
                } else {
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[0U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[1U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_15[2U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[0U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[1U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U];
                    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_15[2U] 
                        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U];
                }
            }
        }
        if ((0x1fU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
            if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3) 
                 & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW;
            } else if ((0x1fU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_31 
                    = ((0x1eU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30
                        : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_29);
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_hit0_reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_hit0_reg 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_hit) 
                   & (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_127 
                      >> 0x14U));
        }
        if ((((3U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
              & (IData)(vlSelf->axi_mem_port_0_rvalid)) 
             & (0U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__wait_data_L 
                = vlSelf->mycpu_top__DOT__inst_cache__DOT__decoder_inst_data;
        } else if ((((6U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
                     & (IData)(vlSelf->axi_mem_port_0_rvalid)) 
                    & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter) 
                       == (7U & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                 >> 2U))))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__wait_data_L 
                = vlSelf->mycpu_top__DOT__inst_cache__DOT__decoder_inst_data;
        }
        if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if ((1U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__access_work_state))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT___lru_T_5;
            } else if ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127 
                    = (1U & (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_130)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__lru_127 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT___GEN_129;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126)
                        : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
            }
        }
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 1U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 2U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 8U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 4U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x10U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 8U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x18U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                  ? 0x10U : 0U)) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = (0xffU & (IData)((vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                        >> 0x20U)));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                 & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                    >> 5U))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63;
            } else if ((0x3eU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                 & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63;
            } else if ((0x3eU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                 & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                    >> 5U))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63;
            } else if ((0x3eU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189;
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                 & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63;
            } else if ((0x3eU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61;
            }
        }
        if (vlSelf->mycpu_top__DOT__data_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_hit0_reg 
                = vlSelf->mycpu_top__DOT__data_cache__DOT___hit_T;
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_sram_addr_reg 
                = vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg;
        }
        if (((2U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
             & (IData)(vlSelf->axi_mem_port_1_rvalid))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__wait_data 
                = vlSelf->axi_mem_port_1_rdata;
        } else if ((((0xdU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                     & (IData)(vlSelf->axi_mem_port_1_rvalid)) 
                    & ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__read_counter) 
                       == (7U & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                 >> 2U))))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__wait_data 
                = vlSelf->axi_mem_port_1_rdata;
        }
        if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5;
            } else if (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                        | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127 
                    = (1U & (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128)));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127;
            }
        }
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253;
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253;
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253;
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
            } else if ((0x7eU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_data_sram_en) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg 
                = (((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                     >> 5U) & ((0xfffffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_447) 
                               == (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                   >> 0xcU))) | ((~ 
                                                  (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                                   >> 5U)) 
                                                 & ((0xfffffU 
                                                     & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_511) 
                                                    == 
                                                    (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                                     >> 0xcU))));
            if ((0x20U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr)) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg 
                    = (1U & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_447 
                             >> 0x14U));
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg 
                    = (1U & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_447 
                             >> 0x14U));
            } else {
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg 
                    = (1U & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_511 
                             >> 0x14U));
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg 
                    = (1U & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_511 
                             >> 0x14U));
            }
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg 
                = (((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                     >> 5U) & ((0xfffffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_447) 
                               == (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                   >> 0xcU))) | ((~ 
                                                  (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                                   >> 5U)) 
                                                 & ((0xfffffU 
                                                     & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_511) 
                                                    == 
                                                    (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr 
                                                     >> 0xcU))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_addr;
        }
        if ((0x1feU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                  >> 4U)))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
            } else if ((0x1feU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
            } else if ((0x1feU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
            } else if ((0x1feU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3_io_wen) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = (0x10U | (0xfU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                                        >> 0xdU)));
            } else if ((0x1ffU == (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
            } else if ((0x1feU != (0x1ffU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value 
                                             >> 4U)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_510 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT___GEN_1021;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__InDelaySlotW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__InDelaySlotW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__InDelaySlot_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__bht_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__bht_value;
        }
        if ((0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW)) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branchjump_Jr_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BranchJump_JrW_Reg;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0HiLoData_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_lookup_value_data;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RtM_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiLoWrite_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__hashcode_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__pht_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__CP0Write_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Sel_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Addr_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RegWrite_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__lookup_data_value = 0U;
        } else {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RtM_Reg 
                    = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E)
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD2ForWardE_r
                        : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD2ForWardE_p);
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiLoWrite_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__HiLoWriteE_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__CP0Write_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__CP0WriteE_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Sel_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0SelE_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteCP0Addr_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0AddrE_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__RegWrite_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RegWriteE_Reg;
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceE;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__hashcode_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__hashcode_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__pht_value 
                    = ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__pht_value))
                        ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__true_branch_stateE)
                            ? 3U : 1U) : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___pht_tobeE_T_7));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__lookup_data_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__lookup_data_value;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_jr = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoIn_Reg = 0U;
        } else {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallD) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_jr 
                    = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[4U] 
                             >> 5U));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoIn_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoIn_Reg;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoIn_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoIn_Reg 
                = ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__HiLoWriteE_Reg))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__WriteCP0HiLoDataE
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_lo);
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiIn_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiIn_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiIn_Reg;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiIn_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__HiIn_Reg 
                = ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__HiLoWriteE_Reg))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__WriteCP0HiLoDataE
                    : ((((((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_ctrl))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv__DOT__div_answer)
                            : 0U) | ((2U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_ctrl))
                                      ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv__DOT__divu_answer)
                                      : 0U)) | ((4U 
                                                 & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_ctrl))
                                                 ? (IData)(
                                                           (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv__DOT__mul_answer 
                                                            >> 0x20U))
                                                 : 0U)) 
                        | ((8U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_ctrl))
                            ? (IData)((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv__DOT__mulu_answer 
                                       >> 0x20U)) : 0U)) 
                       | ((0x10U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv_io_ctrl))
                           ? (IData)((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___muldiv__DOT__mulu_answer 
                                      >> 0x20U)) : 0U)));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__BadVAddr_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__BadVAddr_Reg 
                = ((0U != (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_exception))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__PhyAddr_Reg
                    : ((1U & ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__ExceptionType_Reg 
                               >> 0x14U) & ((~ (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg 
                                                >> 0x1fU)) 
                                            | (3U == 
                                               (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg 
                                                >> 0x1eU)))))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__PC_Reg
                        : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__ExceptionType_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__ExceptionType_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem_io_ExceptionTypeE;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__BadVAddr_Reg 
                = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_unaligned) 
                    & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemToRegE_Reg) 
                       | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWriteE_Reg)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr
                    : (((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ExceptionTypeE_Reg 
                         >> 0x1fU) & (0U != (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_for_epc)))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_for_epc
                        : ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ExceptionTypeE_Reg 
                            >> 0x1fU) ? ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardCP0E))
                                          ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0HiLoData_Reg
                                          : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___Forward_CP0_data_T_1)
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__BadVaddrE_Reg)));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BranchJump_JrW_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__Tlb_Control_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteReg_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Mem_withRL_Data
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg);
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__target_pc_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__target_pc_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__BranchJump_JrW_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__BranchJump_JrM_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__PCW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__PC_Reg;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__LoadUnsignedE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceE = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__hashcode_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__pht_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__CP0WriteE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0SelE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0AddrE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RegWriteE_Reg = 0U;
        } else {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallD) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg 
                    = (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls);
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__LoadUnsignedE_Reg 
                    = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls 
                             >> 2U));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg 
                    = (3U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls 
                             >> 0x1bU));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__CP0WriteE_Reg 
                    = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls 
                             >> 6U));
                if ((4U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu_io1_Tlb_Control))) {
                    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0SelE_Reg = 0U;
                    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0AddrE_Reg = 0U;
                } else {
                    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0SelE_Reg 
                        = (7U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg);
                    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__WriteCP0AddrE_Reg 
                        = (0x1fU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                    >> 0xbU));
                }
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RegWriteE_Reg 
                    = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls 
                             >> 0x19U));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceE 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_with_timer_int;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__hashcode_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_bru_state__DOT__hashcode_value;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_bru_state__DOT__pht_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_bru_state__DOT__pht_value;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_length_points = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_banks_points = 0U;
        } else {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points 
                = (0xfU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__point_write_tag)
                            ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_length_points) 
                               + (3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_banks_points)))
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT___write_length_points_T_11)));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_length_points 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT___read_length_points_T_6;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_banks_points 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT___read_banks_points_T_1;
        }
        if ((1U & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE)))) {
            if (((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E)) 
                 & (0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardBE)))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__RD2ForWardE_r 
                    = ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardBE))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg
                        : ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_ForwardBE))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg
                            : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___RD2ForWardE_p_T_1));
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__InDelaySlot_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__bht_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_lookup_value_data = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteReg_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__InDelaySlot_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__InDelaySlot_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__bht_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__bht_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_lookup_value_data 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_bru_state__DOT__pht_lookup_value_data;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteReg_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__WriteReg_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemToReg_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemToReg_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ResultM2_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__resultE2M_Reg;
        }
        if (((6U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
             | (3U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)))) {
            if (((IData)(vlSelf->axi_mem_port_0_rvalid) 
                 & (IData)(vlSelf->axi_mem_port_0_rlast))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter = 0U;
            } else if (vlSelf->axi_mem_port_0_rvalid) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT___write_counter_T_8;
            }
        }
        if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception = 0U;
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception)
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_return_pc
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___Pc_Next_T_3);
        } else {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception 
                = ((((((0U != (IData)(vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___tlb_search_hit_T)) 
                       << 1U) & ((((0xffU & (vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[1U] 
                                             >> 0x13U)) 
                                   == (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi)) 
                                  << 1U) | (0x7ffeU 
                                            & (vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[1U] 
                                               >> 0x11U)))) 
                     & ((~ ((0x1000U & vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg)
                             ? vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[0U]
                             : (vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[0U] 
                                >> 0x19U))) << 1U)) 
                    & ((IData)(vlSelf->mycpu_top__DOT__inst_cache_io_tlb_req) 
                       << 1U)) | ((~ ((0U != (IData)(vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___tlb_search_hit_T)) 
                                      & (((0xffU & 
                                           (vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[1U] 
                                            >> 0x13U)) 
                                          == (0xffU 
                                              & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi)) 
                                         | (vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_search_value[1U] 
                                            >> 0x12U)))) 
                                  & (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_tlb_req)));
        }
        if ((0xdU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__read_counter 
                = vlSelf->mycpu_top__DOT__data_cache__DOT___read_counter_T_8;
        } else if ((0U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__read_counter 
                = vlSelf->mycpu_top__DOT__data_cache__DOT___read_counter_T_8;
        }
    }
    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_stall_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_data_sram_en));
    vlSelf->axi_mem_port_1_arsize = vlSelf->mycpu_top__DOT__data_cache__DOT___io_port_arsize_T_1;
    vlSelf->axi_mem_port_1_awsize = vlSelf->mycpu_top__DOT__data_cache__DOT___io_port_arsize_T_1;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel 
        = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0AddrW) 
            << 1U) | (1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0SelW)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en 
        = (((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception)) 
            & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__CP0WriteW)) 
           | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_co0_writeW));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    if ((0x1aU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                            >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26;
    } else if ((0x19U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25;
    } else if ((0x18U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24;
    } else if ((0x17U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23;
    } else if ((0x16U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22;
    } else if ((0x15U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21;
    } else if ((0x14U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20;
    } else if ((0x13U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19;
    } else if ((0x12U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18;
    } else if ((0x11U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17;
    } else if ((0x10U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16;
    } else if ((0xfU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15;
    } else if ((0xeU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                  >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14;
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_13;
    }
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
    vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] 
        = vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile_io_WE3 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception)) 
           & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__RegWriteW));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_compare_T_2 
        = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
           & (0x16U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_and_read_same 
        = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel) 
            == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__read_addr_sel)) 
           & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__int_signal 
        = (IData)(((1U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status)) 
                   & (0U != (0xffU & ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status 
                                       & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_cause) 
                                      >> 8U)))));
    if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                            >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    } else if ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30;
    } else if ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29;
    } else if ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28;
    } else if ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U)))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27;
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26;
    }
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_6 
        = ((6U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                    : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                        : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                            : ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
            : ((5U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
                ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                    : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                            : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                : ((0x1bU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                : ((4U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
                    ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                : ((0x1cU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                    : ((0x1bU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                    : ((3U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
                        ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                            : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                : ((0x1dU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                    : ((0x1cU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                        : ((0x1bU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                        : ((2U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
                            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                : ((0x1eU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                    : ((0x1dU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                        : ((0x1cU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                            : ((0x1bU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                            : ((1U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
                                ? ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                                : ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))))))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_6 
        = ((6U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                    : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                        : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                            : ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
            : ((5U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
                ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                    : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                            : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                : ((0x1bU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                : ((4U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
                    ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                : ((0x1cU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                    : ((0x1bU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                    : ((3U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
                        ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                            : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                : ((0x1dU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                    : ((0x1cU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                        : ((0x1bU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                        : ((2U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
                            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                : ((0x1eU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                    : ((0x1dU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                        : ((0x1cU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                            : ((0x1bU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                            : ((1U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
                                ? ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                                : ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))))))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_6 
        = ((6U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                    : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                        : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                            : ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
            : ((5U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
                ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                    : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                            : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                : ((0x1bU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                : ((4U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
                    ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                : ((0x1cU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                    : ((0x1bU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                    : ((3U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
                        ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                            : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                : ((0x1dU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                    : ((0x1cU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                        : ((0x1bU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                        : ((2U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
                            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                : ((0x1eU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                    : ((0x1dU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                        : ((0x1cU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                            : ((0x1bU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                            : ((1U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
                                ? ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                                : ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))))))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_6 
        = ((6U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                   >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                    : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                        : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                            : ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
            : ((5U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
                ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                       >> 2U))) ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                    : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                            : ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                : ((0x1bU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                : ((4U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
                    ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                : ((0x1cU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                    : ((0x1bU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                    : ((3U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
                        ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                            : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                : ((0x1dU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                    : ((0x1cU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                        : ((0x1bU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                        : ((2U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
                            ? ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                   >> 2U)))
                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                : ((0x1eU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                    : ((0x1dU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                        : ((0x1cU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                            : ((0x1bU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                            : ((1U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
                                ? ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))
                                : ((0x1fU == (0x1fU 
                                              & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                 >> 2U)))
                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                                    : ((0x1eU == (0x1fU 
                                                  & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                     >> 2U)))
                                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                                        : ((0x1dU == 
                                            (0x1fU 
                                             & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                >> 2U)))
                                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29)
                                            : ((0x1cU 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                    >> 2U)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28)
                                                : (
                                                   (0x1bU 
                                                    == 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__lookup_data_value) 
                                                        >> 2U)))
                                                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27)
                                                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_26))))))))))));
    vlSelf->mycpu_top__DOT__data_cache__DOT___hit_T 
        = ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg) 
           & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg));
    vlSelf->mycpu_top__DOT__data_cache__DOT___hit_T_1 
        = ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg) 
           & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_index_T_5 
        = (0xfU & (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                    & (0U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW
                    : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_index));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_entrylo0_T_7 
        = (0x3ffffffU & (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                          & (4U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))
                          ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW
                          : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo0));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_entrylo1_T_7 
        = (0x3ffffffU & (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                          & (6U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))
                          ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW
                          : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo1));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase_hi 
        = ((0xc0000U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase 
                        >> 0xcU)) | (0x3ffffU & (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                                                  & (0x1fU 
                                                     == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))
                                                  ? 
                                                 (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW 
                                                  >> 0xcU)
                                                  : 
                                                 (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase 
                                                  >> 0xcU))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_config0_T_6 
        = (7U & (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_cp0_write_en) 
                  & (0x20U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__write_addr_sel)))
                  ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW
                  : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_config0));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_read_data_Wire_T_28 
        = (0xff7fff1fU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW);
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type 
        = ((0xfffffffeU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ExceptionTypeW) 
           | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__int_signal));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_7 
        = ((7U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg)))
            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out)
            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_6));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_7 
        = ((7U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg)))
            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out)
            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_6));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_7 
        = ((7U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg)))
            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out)
            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_6));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_7 
        = ((7U == (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg)))
            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___05Fio_out)
            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_6));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E 
        = vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E;
    vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state 
        = vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__work_state;
    vlSelf->mycpu_top__DOT__data_cache__DOT__hit = 
        (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg) 
          & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
         | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___hit_T_1));
    vlSelf->mycpu_top__DOT__data_cache__DOT__work_state 
        = vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cause_exccode_Wire_T_46 
        = (((((((((IData)((0U != (0x100010U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)))
                   ? 4U : 0U) | ((0x20U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                                  ? 5U : 0U)) | ((0x100U 
                                                  & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                                                  ? 8U
                                                  : 0U)) 
               | ((0x200U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                   ? 9U : 0U)) | ((0x400U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                                   ? 0xaU : 0U)) | 
             ((0x1000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
               ? 0xcU : 0U)) | ((8U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                                 ? 2U : 0U)) | ((0x40U 
                                                 & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)
                                                 ? 3U
                                                 : 0U));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_eret 
        = (IData)((0x80000000U == (0x80100000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__commit_exception 
        = ((0U != (0x7fffffffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__exception_type)) 
           & (~ (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status 
                 >> 1U)));
    if ((0xdU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U];
    } else if ((0xcU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U];
    } else if ((0xbU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U];
    } else if ((0xaU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U];
    } else if ((9U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U];
    } else if ((8U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U];
    } else if ((7U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U];
    } else if ((6U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U];
    } else if ((5U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U];
    } else if ((4U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U];
    } else if ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U];
    } else if ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U];
    } else if ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U];
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U];
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U] 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U];
    }
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_out_L 
        = (3U & ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__ar_bank_sel_reg))
                  ? ((2U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__raddr_reg)))
                      ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_7) 
                         >> 4U) : ((1U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__raddr_reg)))
                                    ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_7) 
                                       >> 2U) : ((0U 
                                                  == 
                                                  (3U 
                                                   & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__raddr_reg)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_7)
                                                  : 
                                                 ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT___GEN_7) 
                                                  >> 6U))))
                  : ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__ar_bank_sel_reg))
                      ? ((2U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__raddr_reg)))
                          ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_7) 
                             >> 4U) : ((1U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__raddr_reg)))
                                        ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_7) 
                                           >> 2U) : 
                                       ((0U == (3U 
                                                & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__raddr_reg)))
                                         ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_7)
                                         : ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT___GEN_7) 
                                            >> 6U))))
                      : ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__ar_bank_sel_reg))
                          ? ((2U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__raddr_reg)))
                              ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_7) 
                                 >> 4U) : ((1U == (3U 
                                                   & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__raddr_reg)))
                                            ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_7) 
                                               >> 2U)
                                            : ((0U 
                                                == 
                                                (3U 
                                                 & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__raddr_reg)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_7)
                                                : ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT___GEN_7) 
                                                   >> 6U))))
                          : ((2U == (3U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__raddr_reg)))
                              ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_7) 
                                 >> 4U) : ((1U == (3U 
                                                   & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__raddr_reg)))
                                            ? ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_7) 
                                               >> 2U)
                                            : ((0U 
                                                == 
                                                (3U 
                                                 & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__raddr_reg)))
                                                ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_7)
                                                : ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT___GEN_7) 
                                                   >> 6U))))))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_index_T_2 
        = (1U & ((4U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__Tlb_Control_Reg))
                  ? (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0HiLoDataW 
                     >> 0x1fU) : (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_index 
                                  >> 0x1fU)));
    vlSelf->debug_wb_rf_wnum = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW;
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT___GEN_21 
        = ((0x15U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_21
            : ((0x14U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_20
                : ((0x13U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_19
                    : ((0x12U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_18
                        : ((0x11U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_17
                            : ((0x10U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_16
                                : ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_15
                                    : ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_14
                                        : ((0xdU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_13
                                            : ((0xcU 
                                                == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_12
                                                : (
                                                   (0xbU 
                                                    == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                    ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_11
                                                    : 
                                                   ((0xaU 
                                                     == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                     ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_10
                                                     : 
                                                    ((9U 
                                                      == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                      ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_9
                                                      : 
                                                     ((8U 
                                                       == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                       ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_8
                                                       : 
                                                      ((7U 
                                                        == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                        ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_7
                                                        : 
                                                       ((6U 
                                                         == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                         ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_6
                                                         : 
                                                        ((5U 
                                                          == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                          ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_5
                                                          : 
                                                         ((4U 
                                                           == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                           ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_4
                                                           : 
                                                          ((3U 
                                                            == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                            ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_3
                                                            : 
                                                           ((2U 
                                                             == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                             ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_2
                                                             : 
                                                            ((1U 
                                                              == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteRegW))
                                                              ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_1
                                                              : vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_0)))))))))))))))))))));
    vlSelf->debug_wb_rf_wdata = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW;
    if ((0xbU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_11[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_11[2U];
    } else if ((0xaU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_10[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_10[2U];
    } else if ((9U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_9[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_9[2U];
    } else if ((8U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_8[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_8[2U];
    } else if ((7U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_7[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_7[2U];
    } else if ((6U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_6[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_6[2U];
    } else if ((5U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_5[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_5[2U];
    } else if ((4U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_4[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_4[2U];
    } else if ((3U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_3[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_3[2U];
    } else if ((2U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_2[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_2[2U];
    } else if ((1U == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_1[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_1[2U];
    } else {
        __Vtemp_hb66ce3e2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[0U];
        __Vtemp_hb66ce3e2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[1U];
        __Vtemp_hb66ce3e2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_0[2U];
        __Vtemp_h4421b0f2__0[0U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[0U];
        __Vtemp_h4421b0f2__0[1U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[1U];
        __Vtemp_h4421b0f2__0[2U] = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_0[2U];
    }
    if ((0xdU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_13[2U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_13[2U];
    } else if ((0xcU == (0xfU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ResultW))) {
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_12[2U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U] 
            = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_12[2U];
    } else {
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[0U] 
            = __Vtemp_hb66ce3e2__0[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[1U] 
            = __Vtemp_hb66ce3e2__0[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT___GEN_13[2U] 
            = __Vtemp_hb66ce3e2__0[2U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[0U] 
            = __Vtemp_h4421b0f2__0[0U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[1U] 
            = __Vtemp_h4421b0f2__0[1U];
        vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT___GEN_13[2U] 
            = __Vtemp_h4421b0f2__0[2U];
    }
    vlSelf->mycpu_top__DOT__inst_cache__DOT___write_counter_T_8 
        = (7U & ((IData)(1U) + (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__write_counter)));
    vlSelf->mycpu_top__DOT__inst_cache__DOT___stage1_finished_T_2 
        = (3U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state));
    vlSelf->axi_mem_port_0_araddr = ((2U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                                      ? vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_phy_addr_reg
                                      : ((5U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))
                                          ? (0xffffffe0U 
                                             & vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_phy_addr_reg)
                                          : 0U));
    vlSelf->axi_mem_port_0_arvalid = (((2U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
                                       | (5U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state))) 
                                      & (0U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_exception)));
    vlSelf->mycpu_top__DOT__data_cache__DOT__state_ready_lookup_should_be 
        = ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__hit)
            ? ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_req_reg)
                ? ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg)
                    ? 0x19U : 0U) : 0x19U) : ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_req_reg)
                                               ? 0U
                                               : 0x19U));
    vlSelf->axi_mem_port_1_wvalid = (((4U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                                      | (0xaU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) 
                                     | (6U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)));
    vlSelf->axi_mem_port_1_araddr = ((1U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))
                                      ? vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_phy_addr_reg
                                      : (((0xcU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                                          | (8U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                                          ? (0xffffffe0U 
                                             & vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_phy_addr_reg)
                                          : 0U));
    vlSelf->mycpu_top__DOT__data_cache__DOT___io_port_wdata_T_3 
        = ((0xaU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
           | (6U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)));
    vlSelf->mycpu_top__DOT__data_cache__DOT___way0_burst_read_wen_T_2 
        = ((0xdU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
           | (0U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)));
    if ((0xdU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                           >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_13;
    } else if ((0xcU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_12;
    } else if ((0xbU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_11;
    } else if ((0xaU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_10;
    } else if ((9U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_9;
    } else if ((8U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_8;
    } else if ((7U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_7;
    } else if ((6U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_6;
    } else if ((5U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_5;
    } else if ((4U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_4;
    } else if ((3U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_3;
    } else if ((2U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_2;
    } else if ((1U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_1;
    } else {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_13 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_0;
    }
    if ((0xdU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                           >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13;
    } else if ((0xcU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12;
    } else if ((0xbU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11;
    } else if ((0xaU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                  >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10;
    } else if ((9U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9;
    } else if ((8U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8;
    } else if ((7U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7;
    } else if ((6U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6;
    } else if ((5U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5;
    } else if ((4U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4;
    } else if ((3U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3;
    } else if ((2U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2;
    } else if ((1U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1;
    } else {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_141 
            = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0;
    }
}
