#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000019497e2bce0 .scope module, "tb_uart" "tb_uart" 2 3;
 .timescale -9 -12;
P_0000019497e67140 .param/l "CLOCK_PERIOD" 0 2 11, +C4<00000000000000000000000000010100>;
v0000019497ed6cf0_0 .var "clk", 0 0;
v0000019497ed6110_0 .var "data_in", 7 0;
v0000019497ed6c50_0 .net "data_out", 7 0, v0000019497e7bf70_0;  1 drivers
v0000019497ed6570_0 .net "ready", 0 0, v0000019497e7c0b0_0;  1 drivers
v0000019497ed61b0_0 .var "send", 0 0;
v0000019497ed6ed0_0 .net "tick", 0 0, v0000019497e2bf10_0;  1 drivers
v0000019497ed6250_0 .net "tx", 0 0, v0000019497ed6bb0_0;  1 drivers
E_0000019497e66700 .event anyedge, v0000019497e7c0b0_0;
S_0000019497e6a680 .scope module, "baud" "Baud_rate" 2 15, 3 1 0, S_0000019497e2bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "tick";
P_0000019497e27520 .param/l "BAUD_RATE" 0 3 1, +C4<00000000000000000010010110000000>;
P_0000019497e27558 .param/l "CLOCK_FREQ" 0 3 1, +C4<00000010111110101111000010000000>;
v0000019497e27300_0 .net "clk", 0 0, v0000019497ed6cf0_0;  1 drivers
v0000019497e27150_0 .var/i "count", 31 0;
v0000019497e2be70_0 .var/i "limit", 31 0;
v0000019497e2bf10_0 .var "tick", 0 0;
E_0000019497e66880 .event posedge, v0000019497e27300_0;
S_0000019497e6a810 .scope module, "rx_inst" "uart_rx" 2 21, 4 1 0, S_0000019497e2bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tick";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "ready";
P_0000019497e67100 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0000019497e6a9a0_0 .var "bit_index", 3 0;
v0000019497e7bed0_0 .net "clk", 0 0, v0000019497ed6cf0_0;  alias, 1 drivers
v0000019497e7bf70_0 .var "data_out", 7 0;
v0000019497e7c010_0 .var/i "half_tick", 31 0;
v0000019497e7c0b0_0 .var "ready", 0 0;
v0000019497e7c150_0 .var "receiving", 0 0;
v0000019497e7c1f0_0 .net "rx", 0 0, v0000019497ed6bb0_0;  alias, 1 drivers
v0000019497e7c290_0 .var "shift_reg", 7 0;
v0000019497e82920_0 .net "tick", 0 0, v0000019497e2bf10_0;  alias, 1 drivers
S_0000019497e829c0 .scope module, "tx_inst" "uart_tx" 2 18, 5 1 0, S_0000019497e2bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tick";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "send";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "busy";
P_0000019497e668c0 .param/l "DATA_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
v0000019497e82b50_0 .var "bit_index", 3 0;
v0000019497e82bf0_0 .var "busy", 0 0;
v0000019497ed6a70_0 .net "clk", 0 0, v0000019497ed6cf0_0;  alias, 1 drivers
v0000019497ed67f0_0 .net "data_in", 7 0, v0000019497ed6110_0;  1 drivers
v0000019497ed6070_0 .net "send", 0 0, v0000019497ed61b0_0;  1 drivers
v0000019497ed6b10_0 .var "sending", 0 0;
v0000019497ed6f70_0 .var "shift_reg", 7 0;
v0000019497ed69d0_0 .net "tick", 0 0, v0000019497e2bf10_0;  alias, 1 drivers
v0000019497ed6bb0_0 .var "tx", 0 0;
    .scope S_0000019497e6a680;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497e2bf10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019497e27150_0, 0, 32;
    %pushi/vec4 5208, 0, 32;
    %store/vec4 v0000019497e2be70_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000019497e6a680;
T_1 ;
    %wait E_0000019497e66880;
    %load/vec4 v0000019497e27150_0;
    %load/vec4 v0000019497e2be70_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497e2bf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019497e27150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497e2bf10_0, 0;
    %load/vec4 v0000019497e27150_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019497e27150_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019497e829c0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019497ed6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497e82bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497ed6b10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019497e82b50_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000019497e829c0;
T_3 ;
    %wait E_0000019497e66880;
    %load/vec4 v0000019497ed6070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000019497e82bf0_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497e82bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497ed6b10_0, 0;
    %load/vec4 v0000019497ed67f0_0;
    %assign/vec4 v0000019497ed6f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019497e82b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497ed6bb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019497ed69d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0000019497ed6b10_0;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0000019497e82b50_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0000019497ed6f70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000019497ed6bb0_0, 0;
    %load/vec4 v0000019497ed6f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000019497ed6f70_0, 0;
    %load/vec4 v0000019497e82b50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019497e82b50_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497ed6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497e82bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497ed6b10_0, 0;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019497e6a810;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019497e7bf70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497e7c0b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019497e6a9a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497e7c150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019497e7c010_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000019497e6a810;
T_5 ;
    %wait E_0000019497e66880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497e7c0b0_0, 0;
    %load/vec4 v0000019497e7c150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000019497e7c1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497e7c150_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000019497e7c010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019497e6a9a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000019497e7c150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0000019497e82920_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0000019497e7c010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019497e7c010_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000019497e7c1f0_0;
    %load/vec4 v0000019497e7c290_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019497e7c290_0, 0;
    %load/vec4 v0000019497e6a9a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019497e6a9a0_0, 0;
    %load/vec4 v0000019497e6a9a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0000019497e7c1f0_0;
    %load/vec4 v0000019497e7c290_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019497e7bf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019497e7c0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019497e7c150_0, 0;
T_5.8 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019497e2bce0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497ed6cf0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000019497e2bce0;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0000019497ed6cf0_0;
    %inv;
    %store/vec4 v0000019497ed6cf0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019497e2bce0;
T_8 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000019497ed6110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497ed61b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019497ed61b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019497ed61b0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0000019497ed6570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0000019497e66700;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 36 "$display", "Sent data: %d, Received data: %d", v0000019497ed6110_0, v0000019497ed6c50_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_uart.v";
    "Baud_rate.v";
    "uart_rx.v";
    "uart_tx.v";
