module dff(in,clk,out);
input in, clk;
output reg out;

always @(posedge clk)
out <= in;

endmodule
