void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_5 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_6 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_10 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_11 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_12 , V_3 , 0x10 ) ;\r\nF_2 ( V_2 , V_13 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_14 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_15 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_16 , V_3 , 0x32100000 ) ;\r\nF_2 ( V_2 , V_17 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_18 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_19 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_20 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_21 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_22 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_23 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_24 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_25 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_26 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_27 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_28 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_29 , V_3 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , 0x4c , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4d , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4e , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4f , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_31 , V_3 , 0x03020100 ) ;\r\nF_2 ( V_2 , V_32 , V_3 , 0x3f3f3f3f ) ;\r\nF_2 ( V_2 , V_33 , V_3 , 0 ) ;\r\n}\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , int V_34 , int V_35 )\r\n{\r\nunsigned int V_36 ;\r\nint V_3 ;\r\nT_1 V_37 ;\r\nF_4 ( V_38 | V_39 |\r\nV_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_43 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , V_55 , 0 , V_56 ) ;\r\nF_2 ( V_2 , V_57 , 0 , V_58 |\r\nV_59 ) ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_1 ( V_2 , V_3 ) ;\r\nF_2 ( V_2 , V_61 , 0 , V_2 -> V_62 [ 0 ] ) ;\r\nF_2 ( V_2 , V_63 , 0 , V_2 -> V_62 [ 1 ] ) ;\r\nF_2 ( V_2 , V_64 , 0 , V_2 -> V_62 [ 2 ] ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_6 ( V_2 , V_68 , 0 , 0x14 ) ;\r\nF_6 ( V_2 , V_69 , 0 , 0xFFFFFFFF ) ;\r\nF_4 ( 0x0201 , V_2 -> V_41 + V_70 ) ;\r\nF_6 ( V_2 , V_71 , 0 , 0x78e4 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_72 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_1 ) ;\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_4 ( 0x600000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0x14 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7b0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7a0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x8 ;\r\nF_4 ( V_37 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_76 ) {\r\nint V_77 , V_78 ;\r\nV_77 = F_9 ( V_79 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_10 ( V_2 , V_79 [ V_78 ] ) ;\r\nF_6 ( V_2 , 0x60 , 0 , 0x10 ) ;\r\nF_4 ( 0x76 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_80 ) {\r\nint V_77 , V_78 ;\r\nF_6 ( V_2 , V_81 , 0 , 0x2020205f ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_37 | 0x4 , V_2 -> V_41 + V_75 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_77 = F_9 ( V_82 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_77 ; V_78 ++ )\r\nF_11 ( V_2 , V_82 [ V_78 ] [ 0 ] , V_82 [ V_78 ] [ 1 ] ) ;\r\nfor ( V_78 = 0 ; V_78 < 4 ; V_78 ++ ) {\r\nV_2 -> V_83 [ V_78 ] [ 0 ] = 0xcf ;\r\nV_2 -> V_83 [ V_78 ] [ 1 ] = 0xcf ;\r\n}\r\n}\r\nF_2 ( V_2 , V_84 , 0 , V_2 -> V_85 . V_86 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , 4 ) ;\r\nV_36 = ( V_2 -> V_36 . V_86 << V_2 -> V_89 ) | ( V_2 -> V_89 ? V_90 : V_91 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_92 , V_3 , V_36 ) ;\r\nF_2 ( V_2 , V_93 , V_3 , V_36 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_94 ) {\r\nF_4 ( V_95 |\r\nV_96 |\r\nV_97 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_30 ) {\r\nif ( V_2 -> V_98 == 4 )\r\nF_4 ( V_97 |\r\nV_99 |\r\nV_100 |\r\nV_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_103 == 0x20 ||\r\nV_2 -> V_103 == 0xc400 ||\r\n( V_2 -> V_103 == 0x21 && V_2 -> V_98 < 6 ) )\r\nF_4 ( V_39 | V_101 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_39 | V_101 | V_102 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_34 ) {\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | V_105 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_104 | V_106 | V_105 , V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_104 | V_107 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_104 | V_108 | V_107 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_42 ) ;\r\n}\r\n}\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_104 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | V_109 , V_2 -> V_41 + V_75 ) ;\r\n}\r\nif ( V_2 -> V_89 == 0 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_110 , V_2 -> V_41 + V_42 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_97 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_2 -> V_65 -> V_94 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_80 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) & ~ 0x44 , V_2 -> V_41 + V_75 ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0040 , V_2 -> V_41 + V_75 ) ;\r\n} else if ( V_2 -> V_65 -> V_72 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0060 , V_2 -> V_41 + V_75 ) ;\r\n} else {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_75 ) | 0x0080 , V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\n#if 0\r\n{\r\nunsigned int tmp;\r\nemu->tos_link = 0;\r\ntmp = inl(emu->port + HCFG);\r\nif (tmp & (HCFG_GPINPUT0 | HCFG_GPINPUT1)) {\r\noutl(tmp|0x800, emu->port + HCFG);\r\nudelay(50);\r\nif (tmp != (inl(emu->port + HCFG) & ~0x800)) {\r\nemu->tos_link = 1;\r\noutl(tmp, emu->port + HCFG);\r\n}\r\n}\r\n}\r\n#endif\r\nF_14 ( V_2 , V_111 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_6 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\n}\r\nF_2 ( V_2 , V_43 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_112 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_88 , 0 , V_113 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 )\r\nF_2 ( V_2 , V_114 , 0 , V_115 ) ;\r\nelse\r\nF_2 ( V_2 , V_116 , 0 , V_117 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nF_4 ( V_38 | V_39 | V_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_84 , 0 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 , unsigned int V_118 )\r\n{\r\nunsigned short V_119 ;\r\nunsigned int V_120 ;\r\nunsigned long V_121 ;\r\nunsigned int V_122 ;\r\nV_121 = V_2 -> V_41 + V_42 ;\r\nV_122 = F_8 ( V_121 ) & ~ ( V_123 | V_124 | V_125 ) ;\r\nF_4 ( V_122 , V_121 ) ;\r\nfor ( V_119 = 0 ; V_119 < V_126 ; V_119 ++ ) {\r\nV_120 = ( ( V_118 & 0x1 ) ? V_125 : 0 ) ;\r\nV_118 >>= 1 ;\r\nF_4 ( V_122 | V_120 , V_121 ) ;\r\nF_4 ( V_122 | V_120 | V_124 , V_121 ) ;\r\nF_4 ( V_122 | V_120 , V_121 ) ;\r\n}\r\nF_4 ( V_122 | V_123 , V_121 ) ;\r\nF_4 ( V_122 , V_121 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 ,\r\nunsigned short V_127 )\r\n{\r\nunsigned int V_128 ;\r\nF_16 ( V_2 , V_2 -> V_129 & ~ V_130 ) ;\r\nF_16 ( V_2 , V_2 -> V_129 & ~ V_130 ) ;\r\nfor ( V_128 = ( 1 << 15 ) ; V_128 ; V_128 >>= 1 ) {\r\nunsigned int V_118 ;\r\nV_118 = V_2 -> V_129 & ~ ( V_130 | V_131 ) ;\r\nif ( V_127 & V_128 )\r\nV_118 |= V_131 ;\r\nF_16 ( V_2 , V_118 ) ;\r\nF_16 ( V_2 , V_118 | V_132 ) ;\r\nF_16 ( V_2 , V_118 ) ;\r\n}\r\nF_16 ( V_2 , V_2 -> V_129 ) ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_122 ;\r\nV_2 -> V_129 = V_133 |\r\nF_19 ( V_134 ) |\r\nF_20 ( V_135 ) ;\r\nV_122 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_122 | V_97 | V_136 , V_2 -> V_41 + V_42 ) ;\r\nF_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_16 ( V_2 , V_137 | V_138 | V_130 ) ;\r\nF_16 ( V_2 , V_139 | V_138 | V_130 ) ;\r\nF_21 ( V_2 , 48000 ) ;\r\nF_16 ( V_2 , V_137 | V_138 | V_130 ) ;\r\nF_16 ( V_2 , V_2 -> V_129 ) ;\r\nF_17 ( V_2 , V_140 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_141 ;\r\nunsigned int V_118 ;\r\nV_141 = V_2 -> V_41 + 0x38 ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d00000 , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d00001 , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d0005f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x00d0007f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_4 ( 0x0090007f , V_141 ) ;\r\nV_118 = F_8 ( V_141 ) ;\r\nF_6 ( V_2 , V_142 , 0 , 0xfefefefe ) ;\r\nF_23 ( 200 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 ,\r\nconst struct V_143 * V_144 )\r\n{\r\nint V_78 , V_145 ;\r\nint V_104 ;\r\nint V_118 ;\r\nunsigned int V_146 ;\r\nunsigned long V_147 ;\r\nif ( ! V_144 )\r\nreturn - V_148 ;\r\nF_25 ( & V_2 -> V_149 , V_147 ) ;\r\nF_4 ( 0x00 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( 0x80 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_12 ( 100 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_144 -> V_77 ; V_78 ++ ) {\r\nV_118 = V_144 -> V_120 [ V_78 ] ;\r\nfor ( V_145 = 0 ; V_145 < 8 ; V_145 ++ ) {\r\nV_104 = 0x80 ;\r\nif ( V_118 & 0x1 )\r\nV_104 = V_104 | 0x20 ;\r\nV_118 = V_118 >> 1 ;\r\nF_4 ( V_104 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_104 | 0x40 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\n}\r\n}\r\nF_4 ( 0x10 , V_2 -> V_41 + V_75 ) ;\r\nV_146 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nF_26 ( & V_2 -> V_149 , V_147 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( void * V_120 )\r\n{\r\nstruct V_1 * V_2 = V_120 ;\r\nT_1 V_37 , V_150 , V_104 ;\r\nT_1 V_151 = 0 ;\r\nint V_152 ;\r\nfor (; ; ) {\r\nF_28 ( 1000 ) ;\r\nif ( F_29 () )\r\nbreak;\r\n#ifdef F_30\r\nif ( V_2 -> V_153 )\r\ncontinue;\r\n#endif\r\nF_31 ( V_2 , V_154 , & V_37 ) ;\r\nF_31 ( V_2 , V_155 , & V_104 ) ;\r\nif ( V_104 & V_156 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_2 ) ;\r\nF_32 ( V_2 , V_157 , V_158 ) ;\r\nif ( ! V_2 -> V_159 ) {\r\nconst char * V_160 = NULL ;\r\nswitch ( V_2 -> V_65 -> V_94 ) {\r\ncase V_161 :\r\nV_160 = V_162 ;\r\nbreak;\r\ncase V_163 :\r\nV_160 = V_164 ;\r\nbreak;\r\ncase V_165 :\r\nV_160 = V_164 ;\r\nbreak;\r\n}\r\nif ( V_160 ) {\r\nV_152 = F_33 ( & V_2 -> V_159 ,\r\nV_160 ,\r\n& V_2 -> V_166 -> V_74 ) ;\r\nif ( V_152 )\r\ncontinue;\r\n}\r\n}\r\nif ( V_2 -> V_159 ) {\r\nV_152 = F_24 ( V_2 , V_2 -> V_159 ) ;\r\nif ( V_152 )\r\ncontinue;\r\n}\r\nF_32 ( V_2 , V_157 , 0 ) ;\r\nF_31 ( V_2 , V_154 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_3 ,\r\nV_104 ) ;\r\nF_31 ( V_2 , V_167 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_4 , V_104 ) ;\r\nif ( ( V_104 & 0x1f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_5 ,\r\nV_104 ) ;\r\ncontinue;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_6 ) ;\r\nF_31 ( V_2 , V_168 , & V_37 ) ;\r\nF_31 ( V_2 , V_169 , & V_150 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_7 ,\r\nV_37 , V_150 ) ;\r\nF_23 ( 10 ) ;\r\nF_32 ( V_2 , V_170 , V_171 ) ;\r\n} else if ( ! V_104 && V_151 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_8 ) ;\r\nF_32 ( V_2 , V_170 , V_171 ) ;\r\n}\r\nV_151 = V_104 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_145 ;\r\nT_1 V_37 , V_150 , V_104 ;\r\nint V_152 ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_10 ) ;\r\nF_4 ( 0x0005a00c , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a004 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_32 ( V_2 , V_172 , 0 ) ;\r\nF_31 ( V_2 , V_167 , & V_104 ) ;\r\nF_35 ( V_2 -> V_73 -> V_74 , L_11 , V_104 ) ;\r\nif ( ( V_104 & 0x3f ) == 0x15 ) {\r\nF_32 ( V_2 , V_157 , 0x02 ) ;\r\n}\r\nF_31 ( V_2 , V_167 , & V_104 ) ;\r\nF_35 ( V_2 -> V_73 -> V_74 , L_12 , V_104 ) ;\r\nif ( ( V_104 & 0x3f ) == 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_13 ) ;\r\nreturn - V_173 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_14 , V_104 ) ;\r\nif ( ! V_2 -> V_143 ) {\r\nconst char * V_160 ;\r\nswitch ( V_2 -> V_65 -> V_94 ) {\r\ncase V_161 :\r\nV_160 = V_174 ;\r\nbreak;\r\ncase V_163 :\r\nV_160 = V_175 ;\r\nbreak;\r\ncase V_165 :\r\nV_160 = V_176 ;\r\nbreak;\r\ncase V_177 :\r\nV_160 = V_178 ;\r\nbreak;\r\ndefault:\r\nreturn - V_173 ;\r\n}\r\nV_152 = F_33 ( & V_2 -> V_143 , V_160 , & V_2 -> V_166 -> V_74 ) ;\r\nif ( V_152 != 0 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_15 ,\r\nV_160 , V_152 ) ;\r\nreturn V_152 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_16 ,\r\nV_160 , V_2 -> V_143 -> V_77 ) ;\r\n}\r\nV_152 = F_24 ( V_2 , V_2 -> V_143 ) ;\r\nif ( V_152 != 0 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 , L_17 ) ;\r\nreturn V_152 ;\r\n}\r\nF_31 ( V_2 , V_167 , & V_104 ) ;\r\nif ( ( V_104 & 0x3f ) != 0x15 ) {\r\nF_7 ( V_2 -> V_73 -> V_74 ,\r\nL_18 ,\r\nV_104 ) ;\r\nreturn - V_173 ;\r\n}\r\nF_7 ( V_2 -> V_73 -> V_74 , L_19 ) ;\r\nF_31 ( V_2 , V_179 , & V_37 ) ;\r\nF_31 ( V_2 , V_180 , & V_150 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_20 , V_37 , V_150 ) ;\r\nF_32 ( V_2 , V_172 , V_181 ) ;\r\nF_31 ( V_2 , V_155 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_21 , V_104 ) ;\r\nF_31 ( V_2 , V_155 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_21 , V_104 ) ;\r\nF_31 ( V_2 , V_182 , & V_37 ) ;\r\nV_2 -> V_183 . V_184 = 1 ;\r\nV_2 -> V_183 . V_185 = 1 ;\r\nV_37 = 0 ;\r\nV_37 = ( V_2 -> V_183 . V_184 ? V_186 : 0 ) |\r\n( V_2 -> V_183 . V_185 ? V_187 : 0 ) ;\r\nF_32 ( V_2 , V_182 , V_37 ) ;\r\nF_31 ( V_2 , V_188 , & V_37 ) ;\r\nF_32 ( V_2 , V_188 , 0x00 ) ;\r\nV_2 -> V_183 . V_189 = 0x00 ;\r\nF_31 ( V_2 , V_190 , & V_37 ) ;\r\nF_32 ( V_2 , V_190 , 0x30 ) ;\r\nF_32 ( V_2 , V_191 , 0x12 ) ;\r\nF_31 ( V_2 , V_192 , & V_37 ) ;\r\nF_32 ( V_2 , V_192 , 0x0f ) ;\r\nV_2 -> V_183 . V_193 = 0x0f ;\r\nF_31 ( V_2 , V_190 , & V_37 ) ;\r\nF_32 ( V_2 , V_190 , 0x30 ) ;\r\nF_31 ( V_2 , V_194 , & V_37 ) ;\r\nF_32 ( V_2 , V_194 , 0x10 ) ;\r\nF_32 ( V_2 , V_195 , 0x19 ) ;\r\nF_32 ( V_2 , V_196 , 0x0c ) ;\r\nF_32 ( V_2 , V_197 , 0x00 ) ;\r\nF_31 ( V_2 , V_155 , & V_104 ) ;\r\nF_7 ( V_2 -> V_73 -> V_74 , L_22 , V_104 ) ;\r\nF_32 ( V_2 , V_198 , 0x00 ) ;\r\nF_32 ( V_2 , V_199 , V_200 ) ;\r\nF_32 ( V_2 , V_191 , 0x12 ) ;\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT2);\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_2, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_3, EMU_SRC_HAMOA_ADC_RIGHT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HAMOA_ADC_LEFT4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HAMOA_ADC_RIGHT4);\r\n#endif\r\n#if 1\r\nF_36 ( V_2 ,\r\nV_201 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_203 , V_204 ) ;\r\nF_36 ( V_2 ,\r\nV_205 , V_206 ) ;\r\nF_36 ( V_2 ,\r\nV_207 , V_206 ) ;\r\nF_36 ( V_2 ,\r\nV_208 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_210 , V_211 ) ;\r\nF_36 ( V_2 ,\r\nV_212 , V_213 ) ;\r\nF_36 ( V_2 ,\r\nV_214 , V_215 ) ;\r\nF_36 ( V_2 ,\r\nV_216 , V_202 ) ;\r\nF_36 ( V_2 ,\r\nV_217 , V_204 ) ;\r\nF_36 ( V_2 ,\r\nV_218 , V_206 ) ;\r\nF_36 ( V_2 ,\r\nV_219 , V_206 ) ;\r\nF_36 ( V_2 ,\r\nV_220 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_221 , V_211 ) ;\r\nF_36 ( V_2 ,\r\nV_222 , V_213 ) ;\r\nF_36 ( V_2 ,\r\nV_223 , V_215 ) ;\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HANA_ADAT);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HANA_ADAT + 1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HANA_ADAT + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HANA_ADAT + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_8, EMU_SRC_HANA_ADAT + 4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_9, EMU_SRC_HANA_ADAT + 5);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_A, EMU_SRC_HANA_ADAT + 6);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_B, EMU_SRC_HANA_ADAT + 7);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_C, EMU_SRC_DOCK_MIC_A1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_D, EMU_SRC_DOCK_MIC_B1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_E, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_F, EMU_SRC_HAMOA_ADC_LEFT2);\r\n#endif\r\nfor ( V_145 = 0 ; V_145 < 0x20 ; V_145 ++ ) {\r\nF_36 ( V_2 , 0x0100 + V_145 , V_224 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 4 ; V_145 ++ ) {\r\nF_36 ( V_2 , 0x0200 + V_145 , V_224 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 7 ; V_145 ++ ) {\r\nF_36 ( V_2 , 0x0300 + V_145 , V_224 ) ;\r\n}\r\nfor ( V_145 = 0 ; V_145 < 7 ; V_145 ++ ) {\r\nF_36 ( V_2 , V_225 + V_145 , V_224 ) ;\r\n}\r\nF_36 ( V_2 ,\r\nV_226 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_227 , V_211 ) ;\r\nF_36 ( V_2 ,\r\nV_228 , V_213 ) ;\r\nF_36 ( V_2 ,\r\nV_229 , V_215 ) ;\r\nF_36 ( V_2 ,\r\nV_230 , V_231 ) ;\r\nF_36 ( V_2 ,\r\nV_232 , V_233 ) ;\r\nF_32 ( V_2 , V_170 , 0x01 ) ;\r\nF_31 ( V_2 , V_155 , & V_37 ) ;\r\nF_4 ( 0x0000a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0000a001 , V_2 -> V_41 + V_42 ) ;\r\nF_31 ( V_2 , V_155 , & V_37 ) ;\r\nF_32 ( V_2 , V_195 , 0x19 ) ;\r\nF_32 ( V_2 , V_196 , 0x0c ) ;\r\nF_32 ( V_2 , V_195 , 0x19 ) ;\r\nF_32 ( V_2 , V_196 , 0x0c ) ;\r\nF_31 ( V_2 , V_194 , & V_37 ) ;\r\nF_32 ( V_2 , V_194 , 0x10 ) ;\r\nif ( ! V_2 -> V_183 . V_234 ) {\r\nV_2 -> V_183 . V_234 =\r\nF_37 ( F_27 , V_2 ,\r\nL_23 ) ;\r\nF_38 ( V_2 -> V_183 . V_234 ) ;\r\n}\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_LEFT1, EMU_SRC_ALICE_EMU32B + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_RIGHT1, EMU_SRC_ALICE_EMU32B + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_LEFT1, EMU_SRC_ALICE_EMU32A + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_RIGHT1, EMU_SRC_ALICE_EMU32A + 3);\r\n#endif\r\nif ( V_2 -> V_65 -> V_94 == V_165 ) {\r\nF_36 ( V_2 ,\r\nV_235 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 0 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_238 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 1 ] = 18 ;\r\nF_36 ( V_2 ,\r\nV_239 , V_236 + 2 ) ;\r\nV_2 -> V_183 . V_237 [ 2 ] = 19 ;\r\nF_36 ( V_2 ,\r\nV_240 , V_236 + 3 ) ;\r\nV_2 -> V_183 . V_237 [ 3 ] = 20 ;\r\nF_36 ( V_2 ,\r\nV_241 , V_236 + 4 ) ;\r\nV_2 -> V_183 . V_237 [ 4 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_242 , V_236 + 5 ) ;\r\nV_2 -> V_183 . V_237 [ 5 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_243 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 16 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_244 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 17 ] = 18 ;\r\n} else {\r\nF_36 ( V_2 ,\r\nV_235 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 0 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_238 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 1 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_239 , V_236 + 2 ) ;\r\nV_2 -> V_183 . V_237 [ 2 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_240 , V_236 + 3 ) ;\r\nV_2 -> V_183 . V_237 [ 3 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_241 , V_236 + 4 ) ;\r\nV_2 -> V_183 . V_237 [ 4 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_242 , V_236 + 5 ) ;\r\nV_2 -> V_183 . V_237 [ 5 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_245 , V_236 + 6 ) ;\r\nV_2 -> V_183 . V_237 [ 6 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_246 , V_236 + 7 ) ;\r\nV_2 -> V_183 . V_237 [ 7 ] = 28 ;\r\nF_36 ( V_2 ,\r\nV_247 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 8 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_248 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 9 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_249 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 10 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_250 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 11 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_251 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 12 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_252 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 13 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_253 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 14 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_254 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 15 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_225 , V_236 + 0 ) ;\r\nV_2 -> V_183 . V_237 [ 16 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_225 + 1 , V_236 + 1 ) ;\r\nV_2 -> V_183 . V_237 [ 17 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_225 + 2 , V_236 + 2 ) ;\r\nV_2 -> V_183 . V_237 [ 18 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_225 + 3 , V_236 + 3 ) ;\r\nV_2 -> V_183 . V_237 [ 19 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_225 + 4 , V_236 + 4 ) ;\r\nV_2 -> V_183 . V_237 [ 20 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_225 + 5 , V_236 + 5 ) ;\r\nV_2 -> V_183 . V_237 [ 21 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_225 + 6 , V_236 + 6 ) ;\r\nV_2 -> V_183 . V_237 [ 22 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_225 + 7 , V_236 + 7 ) ;\r\nV_2 -> V_183 . V_237 [ 23 ] = 28 ;\r\n}\r\nF_32 ( V_2 , V_170 , 0x0 ) ;\r\nF_32 ( V_2 , V_198 , 0x0 ) ;\r\nF_32 ( V_2 , V_199 , V_200 ) ;\r\nV_2 -> V_183 . V_255 = 1 ;\r\nF_32 ( V_2 , V_191 , 0x12 ) ;\r\nF_32 ( V_2 , V_170 , 0x1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_41 ) {\r\nF_40 ( V_2 , 0 ) ;\r\nF_15 ( V_2 ) ;\r\nF_41 ( V_2 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_94 == V_161 ) {\r\nF_32 ( V_2 , V_172 , 0 ) ;\r\n}\r\nif ( V_2 -> V_183 . V_234 )\r\nF_42 ( V_2 -> V_183 . V_234 ) ;\r\nF_43 ( V_2 -> V_143 ) ;\r\nF_43 ( V_2 -> V_159 ) ;\r\nif ( V_2 -> V_256 >= 0 )\r\nF_44 ( V_2 -> V_256 , V_2 ) ;\r\nif ( V_2 -> V_257 ) {\r\nF_45 ( V_2 ,\r\n(struct V_258 * ) V_2 -> V_257 ) ;\r\nV_2 -> V_257 = NULL ;\r\n}\r\nF_46 ( V_2 -> V_259 ) ;\r\nif ( V_2 -> V_36 . V_260 )\r\nF_47 ( & V_2 -> V_36 ) ;\r\nif ( V_2 -> V_85 . V_260 )\r\nF_47 ( & V_2 -> V_85 ) ;\r\nF_48 ( V_2 -> V_261 ) ;\r\nF_48 ( V_2 -> V_262 ) ;\r\n#ifdef F_30\r\nF_49 ( V_2 ) ;\r\n#endif\r\nif ( V_2 -> V_41 )\r\nF_50 ( V_2 -> V_166 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_2 -> V_166 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( struct V_263 * V_264 )\r\n{\r\nstruct V_1 * V_2 = V_264 -> V_265 ;\r\nreturn F_39 ( V_2 ) ;\r\n}\r\nint F_55 ( struct V_266 * V_73 ,\r\nstruct V_267 * V_166 ,\r\nunsigned short V_268 ,\r\nunsigned short V_269 ,\r\nlong V_270 ,\r\nint V_34 ,\r\nT_2 V_271 ,\r\nstruct V_1 * * V_272 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_273 , V_152 ;\r\nint V_274 ;\r\nunsigned int V_36 ;\r\nconst struct V_275 * V_276 ;\r\nstatic struct V_277 V_278 = {\r\n. V_279 = F_54 ,\r\n} ;\r\n* V_272 = NULL ;\r\nV_152 = F_56 ( V_166 ) ;\r\nif ( V_152 < 0 )\r\nreturn V_152 ;\r\nV_2 = F_57 ( sizeof( * V_2 ) , V_280 ) ;\r\nif ( V_2 == NULL ) {\r\nF_52 ( V_166 ) ;\r\nreturn - V_281 ;\r\n}\r\nV_2 -> V_73 = V_73 ;\r\nF_58 ( & V_2 -> V_282 ) ;\r\nF_58 ( & V_2 -> V_149 ) ;\r\nF_58 ( & V_2 -> V_283 ) ;\r\nF_58 ( & V_2 -> V_284 ) ;\r\nF_58 ( & V_2 -> V_285 ) ;\r\nF_58 ( & V_2 -> V_286 ) ;\r\nF_58 ( & V_2 -> V_287 ) ;\r\nF_59 ( & V_2 -> V_288 . V_289 ) ;\r\nF_60 ( & V_2 -> V_290 ) ;\r\nF_60 ( & V_2 -> V_291 ) ;\r\nV_2 -> V_166 = V_166 ;\r\nV_2 -> V_256 = - 1 ;\r\nV_2 -> V_292 = NULL ;\r\nV_2 -> V_293 = NULL ;\r\nV_2 -> V_98 = V_166 -> V_98 ;\r\nF_61 ( V_166 , V_294 , & V_2 -> V_295 ) ;\r\nF_62 ( V_166 , V_296 , & V_2 -> V_103 ) ;\r\nF_35 ( V_73 -> V_74 ,\r\nL_24 ,\r\nV_166 -> V_297 , V_166 -> V_264 , V_2 -> V_295 , V_2 -> V_103 ) ;\r\nfor ( V_276 = V_298 ; V_276 -> V_297 ; V_276 ++ ) {\r\nif ( V_276 -> V_297 == V_166 -> V_297 && V_276 -> V_264 == V_166 -> V_264 ) {\r\nif ( V_271 ) {\r\nif ( V_276 -> V_271 && ( V_276 -> V_271 == V_271 ) )\r\nbreak;\r\nelse\r\ncontinue;\r\n} else {\r\nif ( V_276 -> V_271 && ( V_276 -> V_271 != V_2 -> V_295 ) )\r\ncontinue;\r\nif ( V_276 -> V_98 && V_276 -> V_98 != V_2 -> V_98 )\r\ncontinue;\r\n}\r\nbreak;\r\n}\r\n}\r\nif ( V_276 -> V_297 == 0 ) {\r\nF_63 ( V_73 -> V_74 , L_25 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_166 ) ;\r\nreturn - V_299 ;\r\n}\r\nV_2 -> V_65 = V_276 ;\r\nif ( V_276 -> V_271 && ! V_271 )\r\nF_35 ( V_73 -> V_74 , L_26 , V_276 -> V_300 ) ;\r\nelse if ( V_271 )\r\nF_35 ( V_73 -> V_74 , L_27\r\nL_28\r\nL_29 , V_276 -> V_300 ,\r\nV_166 -> V_297 , V_166 -> V_264 , V_2 -> V_295 , V_276 -> V_271 ) ;\r\nelse\r\nF_35 ( V_73 -> V_74 , L_27\r\nL_30 ,\r\nV_276 -> V_300 , V_166 -> V_297 , V_166 -> V_264 ,\r\nV_2 -> V_295 ) ;\r\nif ( ! * V_73 -> V_301 && V_276 -> V_301 ) {\r\nint V_145 , V_78 = 0 ;\r\nF_64 ( V_73 -> V_301 , V_276 -> V_301 , sizeof( V_73 -> V_301 ) ) ;\r\nfor (; ; ) {\r\nfor ( V_145 = 0 ; V_145 < V_302 ; V_145 ++ ) {\r\nif ( V_303 [ V_145 ] && ! strcmp ( V_303 [ V_145 ] -> V_301 , V_73 -> V_301 ) )\r\nbreak;\r\n}\r\nif ( V_145 >= V_302 )\r\nbreak;\r\nV_78 ++ ;\r\nif ( V_78 >= V_304 )\r\nbreak;\r\nsnprintf ( V_73 -> V_301 , sizeof( V_73 -> V_301 ) , L_31 , V_276 -> V_301 , V_78 ) ;\r\n}\r\n}\r\nV_274 = V_2 -> V_30 = V_276 -> V_305 ;\r\nV_2 -> V_89 = V_274 ? 0 : 1 ;\r\nV_2 -> V_306 = V_2 -> V_89 ? V_307 : V_308 ;\r\nif ( F_65 ( & V_166 -> V_74 , V_2 -> V_306 ) < 0 ||\r\nF_66 ( & V_166 -> V_74 , V_2 -> V_306 ) < 0 ) {\r\nF_63 ( V_73 -> V_74 ,\r\nL_32 ,\r\nV_2 -> V_306 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_166 ) ;\r\nreturn - V_309 ;\r\n}\r\nif ( V_274 )\r\nV_2 -> V_310 = V_311 ;\r\nelse\r\nV_2 -> V_310 = V_312 ;\r\nV_152 = F_67 ( V_166 , L_33 ) ;\r\nif ( V_152 < 0 ) {\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_166 ) ;\r\nreturn V_152 ;\r\n}\r\nV_2 -> V_41 = F_68 ( V_166 , 0 ) ;\r\nV_2 -> V_313 = V_270 >> V_314 ;\r\nif ( F_69 ( V_315 , F_70 ( V_166 ) ,\r\n( V_2 -> V_89 ? 32 : 16 ) * 1024 , & V_2 -> V_85 ) < 0 ) {\r\nV_152 = - V_281 ;\r\ngoto error;\r\n}\r\nV_2 -> V_261 = F_71 ( V_2 -> V_313 * sizeof( void * ) ) ;\r\nV_2 -> V_262 = F_71 ( V_2 -> V_313 *\r\nsizeof( unsigned long ) ) ;\r\nif ( V_2 -> V_261 == NULL || V_2 -> V_262 == NULL ) {\r\nV_152 = - V_281 ;\r\ngoto error;\r\n}\r\nif ( F_69 ( V_315 , F_70 ( V_166 ) ,\r\nV_316 , & V_2 -> V_36 ) < 0 ) {\r\nV_152 = - V_281 ;\r\ngoto error;\r\n}\r\nV_2 -> V_259 = F_72 ( V_2 -> V_313 * V_317 ) ;\r\nif ( V_2 -> V_259 == NULL ) {\r\nV_152 = - V_281 ;\r\ngoto error;\r\n}\r\nV_2 -> V_259 -> V_318 = sizeof( struct V_319 ) -\r\nsizeof( struct V_258 ) ;\r\nF_73 ( V_166 ) ;\r\nV_2 -> V_288 . V_320 = 0x303f ;\r\nif ( V_268 == 0 )\r\nV_268 = 0x3fcf ;\r\nif ( V_269 == 0 )\r\nV_269 = 0x7fff ;\r\nV_2 -> V_288 . V_268 = V_268 ;\r\nV_2 -> V_288 . V_269 = V_269 ;\r\nV_2 -> V_34 = V_34 ;\r\nif ( V_2 -> V_65 -> V_321 ) {\r\nV_152 = F_22 ( V_2 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\n}\r\nif ( V_2 -> V_65 -> V_322 ) {\r\nV_152 = F_18 ( V_2 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\n} else if ( V_2 -> V_65 -> V_94 ) {\r\nV_152 = F_34 ( V_2 ) ;\r\nif ( V_152 < 0 ) {\r\nF_39 ( V_2 ) ;\r\nreturn V_152 ;\r\n}\r\n} else {\r\nF_2 ( V_2 , V_57 , 0 ,\r\nV_323 | V_324 ) ;\r\n}\r\nV_2 -> V_288 . V_325 = ( 16 * 1024 ) / 2 ;\r\nV_2 -> V_288 . V_326 . V_260 = NULL ;\r\nV_2 -> V_288 . V_326 . V_327 = 0 ;\r\nif ( F_74 ( V_166 -> V_256 , V_328 , V_329 ,\r\nV_330 , V_2 ) ) {\r\nV_152 = - V_331 ;\r\ngoto error;\r\n}\r\nV_2 -> V_256 = V_166 -> V_256 ;\r\nV_2 -> V_62 [ 0 ] = V_2 -> V_62 [ 1 ] =\r\nV_2 -> V_62 [ 2 ] = V_332 | V_333 |\r\nV_334 | V_335 |\r\nV_336 | 0x00001200 |\r\n0x00000000 | V_337 | V_338 ;\r\nV_2 -> V_257 = (struct V_319 * )\r\nF_75 ( V_2 , 4096 ) ;\r\nif ( V_2 -> V_257 )\r\nV_2 -> V_257 -> V_339 = 1 ;\r\nmemset ( V_2 -> V_36 . V_260 , 0 , V_317 ) ;\r\nV_36 = V_2 -> V_36 . V_86 << V_2 -> V_89 ;\r\nfor ( V_273 = 0 ; V_273 < ( V_2 -> V_89 ? V_340 : V_341 ) ; V_273 ++ )\r\n( ( T_1 * ) V_2 -> V_85 . V_260 ) [ V_273 ] = F_76 ( V_36 | V_273 ) ;\r\nfor ( V_273 = 0 ; V_273 < V_60 ; V_273 ++ ) {\r\nV_2 -> V_342 [ V_273 ] . V_2 = V_2 ;\r\nV_2 -> V_342 [ V_273 ] . V_343 = V_273 ;\r\n}\r\nV_152 = F_3 ( V_2 , V_34 , 0 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\n#ifdef F_30\r\nV_152 = F_77 ( V_2 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\n#endif\r\nV_152 = F_78 ( V_2 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\nF_13 ( V_2 ) ;\r\nV_152 = F_79 ( V_73 , V_344 , V_2 , & V_278 ) ;\r\nif ( V_152 < 0 )\r\ngoto error;\r\n#ifdef F_80\r\nF_81 ( V_2 ) ;\r\n#endif\r\n* V_272 = V_2 ;\r\nreturn 0 ;\r\nerror:\r\nF_39 ( V_2 ) ;\r\nreturn V_152 ;\r\n}\r\nstatic int F_77 ( struct V_1 * V_2 )\r\n{\r\nint V_77 ;\r\nV_77 = F_9 ( V_345 ) ;\r\nif ( V_2 -> V_30 )\r\nV_77 += F_9 ( V_346 ) ;\r\nV_2 -> V_347 = F_71 ( 4 * V_60 * V_77 ) ;\r\nif ( ! V_2 -> V_347 )\r\nreturn - V_281 ;\r\nif ( F_82 ( V_2 ) < 0 )\r\nreturn - V_281 ;\r\nif ( V_2 -> V_65 -> V_66 &&\r\nF_83 ( V_2 ) < 0 )\r\nreturn - V_281 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_49 ( struct V_1 * V_2 )\r\n{\r\nF_48 ( V_2 -> V_347 ) ;\r\nF_84 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_85 ( V_2 ) ;\r\n}\r\nvoid F_86 ( struct V_1 * V_2 )\r\n{\r\nint V_145 ;\r\nunsigned char * V_104 ;\r\nunsigned int * V_348 ;\r\nV_348 = V_2 -> V_347 ;\r\nfor ( V_104 = V_345 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_348 ++ )\r\n* V_348 = F_5 ( V_2 , * V_104 , V_145 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_104 = V_346 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_348 ++ )\r\n* V_348 = F_5 ( V_2 , * V_104 , V_145 ) ;\r\n}\r\nif ( V_2 -> V_30 )\r\nV_2 -> V_349 = F_8 ( V_2 -> V_41 + V_75 ) ;\r\nV_2 -> V_350 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\n}\r\nvoid F_87 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_65 -> V_321 )\r\nF_22 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_322 )\r\nF_18 ( V_2 ) ;\r\nelse if ( V_2 -> V_65 -> V_94 )\r\nF_34 ( V_2 ) ;\r\nelse\r\nF_2 ( V_2 , V_57 , 0 , V_323 | V_324 ) ;\r\nF_3 ( V_2 , V_2 -> V_34 , 1 ) ;\r\n}\r\nvoid F_88 ( struct V_1 * V_2 )\r\n{\r\nint V_145 ;\r\nunsigned char * V_104 ;\r\nunsigned int * V_348 ;\r\nF_13 ( V_2 ) ;\r\nif ( V_2 -> V_30 )\r\nF_4 ( V_2 -> V_349 , V_2 -> V_41 + V_75 ) ;\r\nF_4 ( V_2 -> V_350 , V_2 -> V_41 + V_42 ) ;\r\nV_348 = V_2 -> V_347 ;\r\nfor ( V_104 = V_345 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_348 ++ )\r\nF_2 ( V_2 , * V_104 , V_145 , * V_348 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_104 = V_346 ; * V_104 != 0xff ; V_104 ++ )\r\nfor ( V_145 = 0 ; V_145 < V_60 ; V_145 ++ , V_348 ++ )\r\nF_2 ( V_2 , * V_104 , V_145 , * V_348 ) ;\r\n}\r\n}
