module MASTER_SLAVE(J,K,clk,Q,Q_bar);
input J,K,clk;
output reg Q;
output Q_bar;
assign Q_bar =~Q;
always@(posedge clk)
begin
case({J,K})
2'b00:Q<=Q; 
2'b01:Q<=0;
2'b10: Q<=1;
2'b11:Q<=~Q;
endcase
end
endmodule

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

module JK_MASTERSLAVE_TB();
reg J,K;
reg clk=0;
wire Q,Q_bar;
MASTER_SLAVE DUT(J,K,clk,Q,Q_bar);
begin
always #5 clk=~clk;
end 
initial 
begin
{J,K}=2'b00;
#10 {J,K}=2'b01;
#10 {J,K}=2'b10;
#10 {J,K}=2'b11;
#10 $finish;
end
endmodule
