Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Works\Altera\olive-classic\olive_std_core.qsys --synthesis=VERILOG --output-directory=D:\Works\Altera\olive-classic\olive_std_core\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading olive-classic/olive_std_core.qsys
Progress: Reading input file
Progress: Adding boot [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module boot
Progress: Adding core_clk [clock_source 16.1]
Progress: Parameterizing module core_clk
Progress: Adding i2c [peridot_i2c_master 1.0]
Progress: Parameterizing module i2c
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding nios2_fast [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_fast
Progress: Adding peri_clk [clock_source 16.1]
Progress: Parameterizing module peri_clk
Progress: Adding peridot_host [peridot_avalon_bridge 0.9]
Progress: Parameterizing module peridot_host
Progress: Adding peripheral_bridge [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module peripheral_bridge
Progress: Adding pfc [peridot_pfc_interface 1.0]
Progress: Parameterizing module pfc
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding servo [peridot_servo 1.0]
Progress: Parameterizing module servo
Progress: Adding spi [peridot_spi_master 1.0]
Progress: Parameterizing module spi
Progress: Adding swi [peridot_swi 1.1]
Progress: Parameterizing module swi
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding systimer [altera_avalon_timer 16.1]
Progress: Parameterizing module systimer
Progress: Adding uart0 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart0
Progress: Adding uart1 [altera_avalon_uart 16.1]
Progress: Parameterizing module uart1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: olive_std_core.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: olive_std_core.swi: Class id is not assigned automatically. Edit the class id parameter to provide a unique number.
Info: olive_std_core.swi: Time code and clock rate will be automatically updated when this component is generated.
Info: olive_std_core: Generating olive_std_core "olive_std_core" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Interconnect is inserted between master nios2_fast.tightly_coupled_instruction_master_0 and slave boot.s1 because the master has address signal 28 bit wide, but the slave is 9 bit wide.
Info: Interconnect is inserted between master nios2_fast.tightly_coupled_instruction_master_0 and slave boot.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: boot: Starting RTL generation for module 'olive_std_core_boot'
Info: boot:   Generation command is [exec C:/altera/16.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.1/quartus/bin64/perl/lib -I C:/altera/16.1/quartus/sopc_builder/bin/europa -I C:/altera/16.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.1/quartus/sopc_builder/bin -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=olive_std_core_boot --dir=R:/Temp/alt7350_7966104672698820729.dir/0001_boot_gen/ --quartus_dir=C:/altera/16.1/quartus --verilog --config=R:/Temp/alt7350_7966104672698820729.dir/0001_boot_gen//olive_std_core_boot_component_configuration.pl  --do_build_sim=0  ]
Info: boot: Done RTL generation for module 'olive_std_core_boot'
Info: boot: "olive_std_core" instantiated altera_avalon_onchip_memory2 "boot"
Info: i2c: "olive_std_core" instantiated peridot_i2c_master "i2c"
Info: nios2_fast: "olive_std_core" instantiated altera_nios2_gen2 "nios2_fast"
Info: peridot_host: "olive_std_core" instantiated peridot_avalon_bridge "peridot_host"
Info: peripheral_bridge: "olive_std_core" instantiated altera_avalon_mm_bridge "peripheral_bridge"
Info: pfc: "olive_std_core" instantiated peridot_pfc_interface "pfc"
Info: sdram: Starting RTL generation for module 'olive_std_core_sdram'
Info: sdram:   Generation command is [exec C:/altera/16.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.1/quartus/bin64/perl/lib -I C:/altera/16.1/quartus/sopc_builder/bin/europa -I C:/altera/16.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.1/quartus/sopc_builder/bin -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=olive_std_core_sdram --dir=R:/Temp/alt7350_7966104672698820729.dir/0006_sdram_gen/ --quartus_dir=C:/altera/16.1/quartus --verilog --config=R:/Temp/alt7350_7966104672698820729.dir/0006_sdram_gen//olive_std_core_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'olive_std_core_sdram'
Info: sdram: "olive_std_core" instantiated altera_avalon_new_sdram_controller "sdram"
Info: servo: "olive_std_core" instantiated peridot_servo "servo"
Info: spi: "olive_std_core" instantiated peridot_spi_master "spi"
Info: swi: "olive_std_core" instantiated peridot_swi "swi"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/peridot_spi.v
Info: systimer: Starting RTL generation for module 'olive_std_core_systimer'
Info: systimer:   Generation command is [exec C:/altera/16.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/16.1/quartus/bin64//perl/lib -I C:/altera/16.1/quartus/sopc_builder/bin/europa -I C:/altera/16.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.1/quartus/sopc_builder/bin -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=olive_std_core_systimer --dir=R:/Temp/alt7350_7966104672698820729.dir/0010_systimer_gen/ --quartus_dir=C:/altera/16.1/quartus --verilog --config=R:/Temp/alt7350_7966104672698820729.dir/0010_systimer_gen//olive_std_core_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'olive_std_core_systimer'
Info: systimer: "olive_std_core" instantiated altera_avalon_timer "systimer"
Info: uart0: Starting RTL generation for module 'olive_std_core_uart0'
Info: uart0:   Generation command is [exec C:/altera/16.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.1/quartus/bin64/perl/lib -I C:/altera/16.1/quartus/sopc_builder/bin/europa -I C:/altera/16.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.1/quartus/sopc_builder/bin -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=olive_std_core_uart0 --dir=R:/Temp/alt7350_7966104672698820729.dir/0011_uart0_gen/ --quartus_dir=C:/altera/16.1/quartus --verilog --config=R:/Temp/alt7350_7966104672698820729.dir/0011_uart0_gen//olive_std_core_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: uart0: Done RTL generation for module 'olive_std_core_uart0'
Info: uart0: "olive_std_core" instantiated altera_avalon_uart "uart0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "olive_std_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "olive_std_core" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "olive_std_core" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "olive_std_core" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "olive_std_core" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "olive_std_core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'olive_std_core_nios2_fast_cpu'
Info: cpu:   Generation command is [exec C:/altera/16.1/quartus/bin64//eperlcmd.exe -I C:/altera/16.1/quartus/bin64//perl/lib -I C:/altera/16.1/quartus/sopc_builder/bin/europa -I C:/altera/16.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.1/quartus/sopc_builder/bin -I C:/altera/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=olive_std_core_nios2_fast_cpu --dir=R:/Temp/alt7350_7966104672698820729.dir/0015_cpu_gen/ --quartus_bindir=C:/altera/16.1/quartus/bin64/ --verilog --config=R:/Temp/alt7350_7966104672698820729.dir/0015_cpu_gen//olive_std_core_nios2_fast_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.07.04 00:14:17 (*) Starting Nios II generation
Info: cpu: # 2017.07.04 00:14:17 (*)   Checking for plaintext license.
Info: cpu: # 2017.07.04 00:14:18 (*)   Plaintext license not found.
Info: cpu: # 2017.07.04 00:14:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.07.04 00:14:19 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.07.04 00:14:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.07.04 00:14:19 (*)   Creating all objects for CPU
Info: cpu: # 2017.07.04 00:14:19 (*)     Testbench
Info: cpu: # 2017.07.04 00:14:20 (*)     Instruction decoding
Info: cpu: # 2017.07.04 00:14:20 (*)       Instruction fields
Info: cpu: # 2017.07.04 00:14:20 (*)       Instruction decodes
Info: cpu: # 2017.07.04 00:14:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.07.04 00:14:21 (*)       Instruction controls
Info: cpu: # 2017.07.04 00:14:21 (*)     Pipeline frontend
Info: cpu: # 2017.07.04 00:14:21 (*)   Master tightly_coupled_instruction_master_0 address range (0xf000000, 0xf0007ff) overlaps with master instruction_master address range (0x0, 0xfffffff)
Info: cpu: # 2017.07.04 00:14:21 (*)   Master instruction_master address range (0x0, 0xfffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0xf000000, 0xf0007ff)
Info: cpu: # 2017.07.04 00:14:21 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info: cpu: # 2017.07.04 00:14:21 (*)     Pipeline backend
Info: cpu: # 2017.07.04 00:14:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.07.04 00:14:26 (*)   Creating encrypted RTL
Info: cpu: # 2017.07.04 00:14:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'olive_std_core_nios2_fast_cpu'
Info: cpu: "nios2_fast" instantiated altera_nios2_gen2_unit "cpu"
Info: peridot_host_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "peridot_host_avalon_master_translator"
Info: peripheral_bridge_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "peripheral_bridge_s0_translator"
Info: peridot_host_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "peridot_host_avalon_master_agent"
Info: peripheral_bridge_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "peripheral_bridge_s0_agent"
Info: peripheral_bridge_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "peripheral_bridge_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: peridot_host_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "peridot_host_avalon_master_limiter"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Works/Altera/olive-classic/olive_std_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: olive_std_core: Done "olive_std_core" with 57 modules, 93 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
