{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 13:10:03 2018 " "Info: Processing started: Wed Apr 25 13:10:03 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off decoder_7_SEG -c decoder_7_SEG " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off decoder_7_SEG -c decoder_7_SEG" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_SEG " "Info: Found entity 1: decoder_7_SEG" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/lyj/7segment/decoder_7_SEG/Verilog1.v " "Warning: Can't analyze file -- file D:/lyj/7segment/decoder_7_SEG/Verilog1.v is missing" {  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[7\] VCC " "Warning: Pin \"COM\[7\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[6\] VCC " "Warning: Pin \"COM\[6\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[5\] VCC " "Warning: Pin \"COM\[5\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[4\] VCC " "Warning: Pin \"COM\[4\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[3\] VCC " "Warning: Pin \"COM\[3\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[2\] VCC " "Warning: Pin \"COM\[2\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[1\] VCC " "Warning: Pin \"COM\[1\]\" stuck at VCC" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "COM\[0\] GND " "Warning: Pin \"COM\[0\]\" stuck at GND" {  } { { "decoder_7_seg.v" "" { Text "D:/lyj/7segment/decoder_7_SEG/decoder_7_seg.v" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 13:10:03 2018 " "Info: Processing ended: Wed Apr 25 13:10:03 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
