// Seed: 125728647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  id_7(
      .id_0(1'b0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    inout logic id_3
);
  wire id_5;
  always id_3 <= 1 - id_1;
  wire id_6;
  assign id_3 = 1'b0;
  wire id_7, id_8 = id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
endmodule
