// Seed: 853671103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_29;
  wire id_30;
  assign id_16 = id_18;
  id_31(
      -1, id_26 * -1, -1
  );
  always_latch id_18 = id_8;
  wire id_32;
  assign id_21 = id_14;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input logic id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9
);
  always id_1 <= -1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_11,
      id_11,
      id_11,
      id_14,
      id_14,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_11,
      id_11,
      id_13,
      id_12,
      id_12,
      id_14
  );
  wire id_15;
endmodule
