

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>Memory system &mdash; NaxRiscv  documentation</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../../_static/logo3_32x32.png"/>
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Branch prediction" href="../branch_prediction/index.html" />
    <link rel="prev" title="Execution units" href="../execution_units/index.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> NaxRiscv
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction/index.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#naxriscv">NaxRiscv</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#project-development-and-status">Project development and status</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#why-a-ooo-core-targeting-fpga">Why a OoO core targeting FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#additional-resources">Additional resources</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#pipeline">Pipeline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#how-to-use">How to use</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#hardware-description">Hardware description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#acknowledgment">Acknowledgment</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#funding">Funding</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../frontend/index.html">Frontend</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#decoder">Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#physical-register-allocation">Physical register allocation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#architectural-to-physical">Architectural to physical</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#physical-to-rob-id">Physical to ROB ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#dispatch-issue">Dispatch / Issue</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../execution_units/index.html">Execution units</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../execution_units/index.html#custom-instruction">Custom instruction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../execution_units/index.html#simd-add">SIMD add</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#plugin-implementation">Plugin implementation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#naxriscv-generation">NaxRiscv generation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#software-test">Software test</a></li>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#simulation">Simulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#conclusion">Conclusion</a></li>
<li class="toctree-l4"><a class="reference internal" href="../execution_units/index.html#hardcore-way">Hardcore way</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Memory system</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#load-store-unite">Load store unite</a></li>
<li class="toctree-l2"><a class="reference internal" href="#mmu">MMU</a></li>
<li class="toctree-l2"><a class="reference internal" href="#coherency">Coherency</a></li>
<li class="toctree-l2"><a class="reference internal" href="#l2-cache">L2 cache</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../branch_prediction/index.html">Branch prediction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#fetch-prediction">Fetch prediction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#decode-prediction">Decode prediction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#jump-branch-circular-buffer">Jump/branch circular buffer</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../backend/index.html">Backend</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../backend/index.html#commit">Commit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../backend/index.html#register-file">Register file</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../backend/index.html#dual-port-based">Dual-port based</a></li>
<li class="toctree-l3"><a class="reference internal" href="../backend/index.html#latch-based">Latch based</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../simulation/index.html">Simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../simulation/index.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../simulation/index.html#spike">Spike</a></li>
<li class="toctree-l2"><a class="reference internal" href="../simulation/index.html#multi-core-simulation">Multi core simulation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../performance/index.html">Performance and Area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#rv32">RV32</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#rv64">RV64</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#notes">Notes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#how-to-run-the-benchmark">How to run the benchmark</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../abstraction/index.html">Abstractions / HDL</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#framework">Framework</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#plugin-tasks">Plugin tasks</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-definition">Service definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-implementation">Service implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-usage">Service usage</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-pipeline-definition">Service Pipeline definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-pipeline-usage">Service Pipeline usage</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#execution-units">Execution units</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#shiftplugin">ShiftPlugin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#pipeline">Pipeline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#state-machine-api">State machine API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#automated-multiport-memory-transformation">Automated multiport memory transformation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../misc/index.html">Misc</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../misc/index.html#jtag-openocd-gdb">Jtag / OpenOCD / GDB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../misc/index.html#security">Security</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../misc/index.html#side-channel-attack">Side channel attack</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../misc/index.html#how-to-reproduce">How to reproduce</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../hardware/index.html">Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../hardware/index.html#litex">Litex</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#digilent-nexys-video">Digilent nexys video</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#putting-debian-on-the-sdcard">Putting debian on the SDCARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#generating-everything-from-scratch">Generating everything from scratch</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../hardware/index.html#asic">ASIC</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#generating-verilog">Generating verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#openram">OpenRam</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#openlane">OpenLane</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../hardware/index.html#setup-how-to-reproduce">Setup / how to reproduce</a></li>
<li class="toctree-l4"><a class="reference internal" href="../hardware/index.html#running-simulation">Running simulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../hardware/index.html#results">Results</a></li>
<li class="toctree-l4"><a class="reference internal" href="../hardware/index.html#issues">Issues</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NaxRiscv</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>Memory system</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/NaxRiscv/memory/index.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="memory-system">
<h1>Memory system<a class="headerlink" href="#memory-system" title="Permalink to this heading">¶</a></h1>
<div class="section" id="load-store-unite">
<h2>Load store unite<a class="headerlink" href="#load-store-unite" title="Permalink to this heading">¶</a></h2>
<p>The LSU implementation is characterised by :</p>
<ul class="simple">
<li><p><strong>LQ / SQ</strong> : Usually, 16 of each</p></li>
<li><p><strong>Load from AGU</strong> : To reduce the load latency, if the LQ has nothing for the load pipeline, then the AGU can directly provide its fresh calculation without passing by the LQ registers</p></li>
<li><p><strong>Load Hit speculation</strong> : In order to reduce the load to use latency (to 3 cycles instead of 6), there is a cache hit predictor, speculatively waking up depending instructions</p></li>
<li><p><strong>Hazard prediction</strong> : For store, both address and data are provided through the issue queue. So, a late data will also create a late address, potential creating store to load hazard. To reduce that occurence, a hazard predictor was added to the loads.</p></li>
<li><p><strong>Store to load bypass</strong> : If a given load depend on a single store of the same size, then the load pipeline may bypass the store value instead of waiting for the store writeback</p></li>
<li><p><strong>Parallel memory translation</strong> : For loads, to reduce the latency, the memory translation run in parallel of the cache read.</p></li>
<li><p><strong>Shared address pipeline</strong> : Load and store use the same pipeline to translate the virtual address and check for hazards.</p></li>
</ul>
<p>Here is a few illustrations of the shared and the writeback pipeline :</p>
<img alt="../../_images/lsu2.png" src="../../_images/lsu2.png" />
</div>
<div class="section" id="mmu">
<h2>MMU<a class="headerlink" href="#mmu" title="Permalink to this heading">¶</a></h2>
<p>The MMU implementation is characterised by :</p>
<ul class="simple">
<li><p><strong>2D organisation</strong> : For each level of the page table a parameterizable number of direct mapped ways of translation cache can be specified.</p></li>
<li><p><strong>Hardware refilled</strong> : Because that’s cheap</p></li>
<li><p><strong>Caches direct hit</strong> : Allows the instruction cache to check its way tags directly against the MMU TLB storage in order to improve timings (at the cost of area)</p></li>
</ul>
<p>For RV32, the default configuration is to have :</p>
<ul class="simple">
<li><p>4 ways * 32 entries of level 0 (4KB pages) TLB</p></li>
<li><p>2 ways * 32 entries of level 1 (4MB pages) TLB</p></li>
</ul>
<p>The area of the TLB cache is kept low by inferring each way into a distributed ram.</p>
<p>Here is a few illustrations of the MMU design</p>
<img alt="../../_images/mmu_general.png" src="../../_images/mmu_general.png" />
<img alt="../../_images/mmu_translation.png" src="../../_images/mmu_translation.png" />
</div>
<div class="section" id="coherency">
<h2>Coherency<a class="headerlink" href="#coherency" title="Permalink to this heading">¶</a></h2>
<p>The memory coherency is implemented the following way on the CPU :</p>
<ul class="simple">
<li><p>Blocks of memory (in the data cache) have permission levels (unloaded &lt; shared &lt; unique[dirty])</p></li>
<li><p>Shared permission only allows read-only access</p></li>
<li><p>Unique permission allows read/write accesses</p></li>
<li><p>When the data cache want to upgrade its permission, he will issue an acquire request (on the read bus)</p></li>
<li><p>When the data cache want to free-up space, he will send a release request (on the write bus)</p></li>
<li><p>The interconnect can downgrade the data cache permission on a given address (on the probe bus)</p></li>
<li><p>Probe requests are handled by reusing the data cache store pipeline</p></li>
<li><p>To allow the CPU to do atomic load/store access, a locking interface allows to prevent a given address permission downgrade</p></li>
</ul>
<p>While NaxRiscv native data cache interface to the memory is custom, it is made to be bridged into Tilelink.</p>
<img alt="../../_images/coherency_l1.png" src="../../_images/coherency_l1.png" />
<p>From a SoC perspective, you can pick either a L2 coherent cache or a cacheless coherency hub to connect multiple masters.</p>
</div>
<div class="section" id="l2-cache">
<h2>L2 cache<a class="headerlink" href="#l2-cache" title="Permalink to this heading">¶</a></h2>
<p>The L2 cache has the following characteristics :</p>
<ul class="simple">
<li><p>Provide Tilelink interfaces (up for CPUS/DMA, down for the memories)</p></li>
<li><p>Inclusive with L1 (only D$ for NaxRiscv), so it only send necessary probes, but always has a copy of the L1.</p></li>
<li><p>PLRU line eviction</p></li>
<li><p>non-blocking</p></li>
<li><p>multi-way</p></li>
<li><p>Data memory implemented as simple dual port ram (FPGA friendly)</p></li>
<li><p>Support selective cachability of access in function of address / source (usefull to not cache video DMA accesses)</p></li>
</ul>
<p>In its default configuration, its timings are :
- Hit latency 5 cycles
- Miss latency penality 4 cycles</p>
<p>Its architecture is mostly :</p>
<ul class="simple">
<li><p>Requests goes into a centralized tags fetcher / controller</p></li>
<li><p>That controller can feed a few pipelines / FSM, as described bellow :</p></li>
<li><p>Probe controller when it is needed to remove data from a l1 cache, may be required to evict a L2 cache line or to aquire unique permissions</p></li>
<li><p>Read down.a when we need to either refill a cache line or do a uncached read access</p></li>
<li><p>Send direct responses to up.d, for instance on a up.c.release</p></li>
<li><p>Send request to the data collector, which can then write the main memory / cache and also send data to up.d</p></li>
<li><p>Send request to the read cache, used on cache hit and cache evict</p></li>
</ul>
<img alt="../../_images/l2.png" src="../../_images/l2.png" />
</div>
</div>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="../branch_prediction/index.html" class="btn btn-neutral float-right" title="Branch prediction" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="../execution_units/index.html" class="btn btn-neutral float-left" title="Execution units" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2022, Spaghetti god.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>