// Seed: 840935055
module module_0 (
    input id_0
    , id_10,
    input id_1,
    output logic id_2,
    input reg id_3,
    input reg id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    output id_9
);
  type_16(
      1, 1, 1
  );
  reg id_11;
  reg id_12;
  always @(posedge id_11) begin
    id_10 <= id_10;
    if (1) begin
      id_12 <= id_4;
    end else id_11 <= id_3;
  end
endmodule
