# riscv_processor
RTL VIEW OF PROCESSOR: 

<img width="791" alt="image" src="https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/1e74a3cd-802c-480f-933b-15328556b143">

<img width="809" alt="Screenshot 2024-01-02 123207" src="https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/0aa5e93e-2025-4f1c-b08e-4db571e00305">

<img width="802" alt="image" src="https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/5093e11e-97af-4132-b65b-fa665213f7d0">

WAVEFORMS OF INDIVIDUAL MODULES:
1) alu
   ![46ea2808-7f23-4bac-9b7c-a9b53ef1198c](https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/8faf2dce-a75b-4fe0-8a10-bcd0e43dfbc7)

2) decoder
  ![ceffd19f-5e79-464f-b5d1-478e52998889](https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/aaf4d3a9-0201-436b-b769-19247926da3f)

3) control
   ![a3ecb824-069c-4c8a-8410-c6d91ffc0750](https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/30b448c2-db94-4c6c-8bde-cfd4c0d5a0b3)

4) instr memory
   ![13507247-3f98-4907-893b-073bb46932bd](https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/882f9283-1838-4eeb-b1a7-94532afe5396)

5) reg file
   ![c5f78d1d-76f6-40bb-bcc0-1406b1911caa](https://github.com/apoorvaaaa5/riscv_processor/assets/117642634/74d72bc4-533b-4bc3-93f6-2d0b230fb32f)
