// Seed: 727022258
`default_nettype id_0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  type_7(
      id_2, id_1, id_1, (id_3), 1
  );
  always @(posedge id_3) begin
    id_4 <= ~id_2 + 1;
  end
endmodule
