Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: D_cache_crl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "D_cache_crl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "D_cache_crl"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : D_cache_crl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\D_cache_crl.v" into library work
Parsing module <D_cache_crl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <D_cache_crl>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_cache_crl>.
    Related source file is "F:\MyProgramme\0arch\PCPU\D_cache_crl.v".
        START = 3'b000
        FETCH = 3'b001
        STORE = 3'b010
        WB = 3'b011
        WBSET = 3'b100
WARNING:Xst:647 - Input <op<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 29                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 185 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <D_cache_crl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 185
 1-bit 2-to-1 multiplexer                              : 185
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 185
 1-bit 2-to-1 multiplexer                              : 185
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curstate[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 100   | 010
 001   | 011
 010   | 100
-------------------

Optimizing unit <D_cache_crl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block D_cache_crl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : D_cache_crl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 55
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 6
#      LUT5                        : 16
#      LUT6                        : 25
# FlipFlops/Latches                : 3
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 18
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  407600     0%  
 Number of Slice LUTs:                   55  out of  203800     0%  
    Number used as Logic:                55  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:      52  out of     55    94%  
   Number with an unused LUT:             0  out of     55     0%  
   Number of fully used LUT-FF pairs:     3  out of     55     5%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  45  out of    400    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 0.857ns (Maximum Frequency: 1166.249MHz)
   Minimum input arrival time before clock: 2.322ns
   Maximum output required time after clock: 2.114ns
   Maximum combinational path delay: 2.215ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.857ns (frequency: 1166.249MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               0.857ns (Levels of Logic = 1)
  Source:            curstate_FSM_FFd3 (FF)
  Destination:       curstate_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curstate_FSM_FFd3 to curstate_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.236   0.578  curstate_FSM_FFd3 (curstate_FSM_FFd3)
     LUT6:I3->O            1   0.043   0.000  curstate_FSM_FFd1-In1 (curstate_FSM_FFd1-In)
     FDR:D                    -0.000          curstate_FSM_FFd1
    ----------------------------------------
    Total                      0.857ns (0.279ns logic, 0.578ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 58 / 6
-------------------------------------------------------------------------
Offset:              2.322ns (Levels of Logic = 5)
  Source:            cache_hit_0 (PAD)
  Destination:       curstate_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: cache_hit_0 to curstate_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.573  cache_hit_0_IBUF (cache_hit_0_IBUF)
     LUT3:I0->O            2   0.043   0.608  Mmux_mem_addr_s2411 (Mmux_mem_addr_s241)
     LUT6:I1->O            2   0.043   0.355  curstate_FSM_FFd3-In2121 (curstate_FSM_FFd3-In212)
     LUT6:I5->O            1   0.043   0.613  curstate_FSM_FFd3-In21_SW0 (N4)
     LUT6:I0->O            1   0.043   0.000  curstate_FSM_FFd3-In22 (curstate_FSM_FFd3-In2)
     FDR:D                    -0.000          curstate_FSM_FFd3
    ----------------------------------------
    Total                      2.322ns (0.172ns logic, 2.150ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 118 / 26
-------------------------------------------------------------------------
Offset:              2.114ns (Levels of Logic = 4)
  Source:            curstate_FSM_FFd2 (FF)
  Destination:       v0_w (PAD)
  Source Clock:      clk rising

  Data Path: curstate_FSM_FFd2 to v0_w
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.236   0.709  curstate_FSM_FFd2 (curstate_FSM_FFd2)
     LUT6:I1->O            1   0.043   0.350  Mmux_count0_wdata_s185 (Mmux_count0_wdata_s184)
     LUT5:I4->O            1   0.043   0.350  Mmux_count0_wdata_s186_SW0 (N7)
     LUT6:I5->O            1   0.043   0.339  Mmux_count0_wdata_s186 (v1_w_OBUF)
     OBUF:I->O                 0.000          v1_w_OBUF (v1_w)
    ----------------------------------------
    Total                      2.114ns (0.365ns logic, 1.749ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 204 / 26
-------------------------------------------------------------------------
Delay:               2.215ns (Levels of Logic = 5)
  Source:            op<8> (PAD)
  Destination:       mem_w (PAD)

  Data Path: op<8> to mem_w
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.000   0.611  op_8_IBUF (op_8_IBUF)
     LUT3:I0->O            6   0.043   0.641  Mmux_mem_addr_s242111 (Mmux_mem_addr_s24211)
     LUT6:I0->O            1   0.043   0.495  Mmux_mem_addr_s243 (Mmux_mem_addr_s243)
     LUT6:I3->O            1   0.043   0.339  Mmux_mem_addr_s244 (mem_w_OBUF)
     OBUF:I->O                 0.000          mem_w_OBUF (mem_w)
    ----------------------------------------
    Total                      2.215ns (0.129ns logic, 2.086ns route)
                                       (5.8% logic, 94.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.857|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.71 secs
 
--> 

Total memory usage is 441400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

