// Seed: 1271518293
module module_0;
  specify
    (id_1 => id_2) = (id_1  : 1  : id_1);
    (id_3 => id_4) = (id_2, id_3  : id_2 !== 1  : id_1);
    (id_5 => id_6) = (1'd0 : 1'b0 | id_1  : id_5, 1'b0);
    (id_7 => id_8) = 1;
    (id_9 => id_10) = 1;
    specparam id_11 = id_3;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_29;
  module_0 modCall_1 ();
  wire id_30;
  nor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_24,
      id_25,
      id_26,
      id_27,
      id_29,
      id_3,
      id_4,
      id_5
  );
  always @(1) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_11 <= 1'b0;
        $display(id_27);
        if (1) begin : LABEL_0
          id_6 <= 1;
        end
      end
    end
    $display(1 == id_18);
  end
endmodule
