// Universal shift register. If Dir = 0 shifting is to the left. 
module universaln (R, L, Dir, w0, w1, Clock, Q); 
parameter n = 4;
input [n−1:0] R; 
input L, Dir, w0, w1, Clock; 
output reg [n−1:0] Q; 
integer k;
always @(posedge Clock) 
	if (L)
		Q <= R; 
	else
	begin 
		if (Dir) 
		begin 
			for (k = 0; k < n−1; k = k+1) 
			Q[k] <= Q[k+1]; 
			Q[n−1] <= w0;
		end 
		else 
		begin
			Q[0] <= w1; 
			for (k = n−1; k > 0; k = k−1) 
				Q[k] <= Q[k−1];
		end 
	end 
	
endmodule