<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › iwlwifi › iwl-prph.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>iwl-prph.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * This file is provided under a dual BSD/GPLv2 license.  When using or</span>
<span class="cm"> * redistributing this file, you may do so under either license.</span>
<span class="cm"> *</span>
<span class="cm"> * GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,</span>
<span class="cm"> * USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution</span>
<span class="cm"> * in the file called LICENSE.GPL.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> *  Intel Linux Wireless &lt;ilw@linux.intel.com&gt;</span>
<span class="cm"> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<span class="cm"> *</span>
<span class="cm"> * BSD LICENSE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> *  * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *  * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *  * Neither the name Intel Corporation nor the names of its</span>
<span class="cm"> *    contributors may be used to endorse or promote products derived</span>
<span class="cm"> *    from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<span class="cm"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<span class="cm"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<span class="cm"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<span class="cm"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<span class="cm"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<span class="cm"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#ifndef	__iwl_prph_h__</span>
<span class="cp">#define __iwl_prph_h__</span>

<span class="cm">/*</span>
<span class="cm"> * Registers in this file are internal, not PCI bus memory mapped.</span>
<span class="cm"> * Driver accesses these via HBUS_TARG_PRPH_* registers.</span>
<span class="cm"> */</span>
<span class="cp">#define PRPH_BASE	(0x00000)</span>
<span class="cp">#define PRPH_END	(0xFFFFF)</span>

<span class="cm">/* APMG (power management) constants */</span>
<span class="cp">#define APMG_BASE			(PRPH_BASE + 0x3000)</span>
<span class="cp">#define APMG_CLK_CTRL_REG		(APMG_BASE + 0x0000)</span>
<span class="cp">#define APMG_CLK_EN_REG			(APMG_BASE + 0x0004)</span>
<span class="cp">#define APMG_CLK_DIS_REG		(APMG_BASE + 0x0008)</span>
<span class="cp">#define APMG_PS_CTRL_REG		(APMG_BASE + 0x000c)</span>
<span class="cp">#define APMG_PCIDEV_STT_REG		(APMG_BASE + 0x0010)</span>
<span class="cp">#define APMG_RFKILL_REG			(APMG_BASE + 0x0014)</span>
<span class="cp">#define APMG_RTC_INT_STT_REG		(APMG_BASE + 0x001c)</span>
<span class="cp">#define APMG_RTC_INT_MSK_REG		(APMG_BASE + 0x0020)</span>
<span class="cp">#define APMG_DIGITAL_SVR_REG		(APMG_BASE + 0x0058)</span>
<span class="cp">#define APMG_ANALOG_SVR_REG		(APMG_BASE + 0x006C)</span>

<span class="cp">#define APMS_CLK_VAL_MRB_FUNC_MODE	(0x00000001)</span>
<span class="cp">#define APMG_CLK_VAL_DMA_CLK_RQT	(0x00000200)</span>
<span class="cp">#define APMG_CLK_VAL_BSM_CLK_RQT	(0x00000800)</span>

<span class="cp">#define APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS	(0x00400000)</span>
<span class="cp">#define APMG_PS_CTRL_VAL_RESET_REQ		(0x04000000)</span>
<span class="cp">#define APMG_PS_CTRL_MSK_PWR_SRC		(0x03000000)</span>
<span class="cp">#define APMG_PS_CTRL_VAL_PWR_SRC_VMAIN		(0x00000000)</span>
<span class="cp">#define APMG_PS_CTRL_VAL_PWR_SRC_VAUX		(0x02000000)</span>
<span class="cp">#define APMG_SVR_VOLTAGE_CONFIG_BIT_MSK	(0x000001E0) </span><span class="cm">/* bit 8:5 */</span><span class="cp"></span>
<span class="cp">#define APMG_SVR_DIGITAL_VOLTAGE_1_32		(0x00000060)</span>

<span class="cp">#define APMG_PCIDEV_STT_VAL_L1_ACT_DIS		(0x00000800)</span>

<span class="cm">/**</span>
<span class="cm"> * Tx Scheduler</span>
<span class="cm"> *</span>
<span class="cm"> * The Tx Scheduler selects the next frame to be transmitted, choosing TFDs</span>
<span class="cm"> * (Transmit Frame Descriptors) from up to 16 circular Tx queues resident in</span>
<span class="cm"> * host DRAM.  It steers each frame&#39;s Tx command (which contains the frame</span>
<span class="cm"> * data) into one of up to 7 prioritized Tx DMA FIFO channels within the</span>
<span class="cm"> * device.  A queue maps to only one (selectable by driver) Tx DMA channel,</span>
<span class="cm"> * but one DMA channel may take input from several queues.</span>
<span class="cm"> *</span>
<span class="cm"> * Tx DMA FIFOs have dedicated purposes.</span>
<span class="cm"> *</span>
<span class="cm"> * For 5000 series and up, they are used differently</span>
<span class="cm"> * (cf. iwl5000_default_queue_to_tx_fifo in iwl-5000.c):</span>
<span class="cm"> *</span>
<span class="cm"> * 0 -- EDCA BK (background) frames, lowest priority</span>
<span class="cm"> * 1 -- EDCA BE (best effort) frames, normal priority</span>
<span class="cm"> * 2 -- EDCA VI (video) frames, higher priority</span>
<span class="cm"> * 3 -- EDCA VO (voice) and management frames, highest priority</span>
<span class="cm"> * 4 -- unused</span>
<span class="cm"> * 5 -- unused</span>
<span class="cm"> * 6 -- unused</span>
<span class="cm"> * 7 -- Commands</span>
<span class="cm"> *</span>
<span class="cm"> * Driver should normally map queues 0-6 to Tx DMA/FIFO channels 0-6.</span>
<span class="cm"> * In addition, driver can map the remaining queues to Tx DMA/FIFO</span>
<span class="cm"> * channels 0-3 to support 11n aggregation via EDCA DMA channels.</span>
<span class="cm"> *</span>
<span class="cm"> * The driver sets up each queue to work in one of two modes:</span>
<span class="cm"> *</span>
<span class="cm"> * 1)  Scheduler-Ack, in which the scheduler automatically supports a</span>
<span class="cm"> *     block-ack (BA) window of up to 64 TFDs.  In this mode, each queue</span>
<span class="cm"> *     contains TFDs for a unique combination of Recipient Address (RA)</span>
<span class="cm"> *     and Traffic Identifier (TID), that is, traffic of a given</span>
<span class="cm"> *     Quality-Of-Service (QOS) priority, destined for a single station.</span>
<span class="cm"> *</span>
<span class="cm"> *     In scheduler-ack mode, the scheduler keeps track of the Tx status of</span>
<span class="cm"> *     each frame within the BA window, including whether it&#39;s been transmitted,</span>
<span class="cm"> *     and whether it&#39;s been acknowledged by the receiving station.  The device</span>
<span class="cm"> *     automatically processes block-acks received from the receiving STA,</span>
<span class="cm"> *     and reschedules un-acked frames to be retransmitted (successful</span>
<span class="cm"> *     Tx completion may end up being out-of-order).</span>
<span class="cm"> *</span>
<span class="cm"> *     The driver must maintain the queue&#39;s Byte Count table in host DRAM</span>
<span class="cm"> *     for this mode.</span>
<span class="cm"> *     This mode does not support fragmentation.</span>
<span class="cm"> *</span>
<span class="cm"> * 2)  FIFO (a.k.a. non-Scheduler-ACK), in which each TFD is processed in order.</span>
<span class="cm"> *     The device may automatically retry Tx, but will retry only one frame</span>
<span class="cm"> *     at a time, until receiving ACK from receiving station, or reaching</span>
<span class="cm"> *     retry limit and giving up.</span>
<span class="cm"> *</span>
<span class="cm"> *     The command queue (#4/#9) must use this mode!</span>
<span class="cm"> *     This mode does not require use of the Byte Count table in host DRAM.</span>
<span class="cm"> *</span>
<span class="cm"> * Driver controls scheduler operation via 3 means:</span>
<span class="cm"> * 1)  Scheduler registers</span>
<span class="cm"> * 2)  Shared scheduler data base in internal SRAM</span>
<span class="cm"> * 3)  Shared data in host DRAM</span>
<span class="cm"> *</span>
<span class="cm"> * Initialization:</span>
<span class="cm"> *</span>
<span class="cm"> * When loading, driver should allocate memory for:</span>
<span class="cm"> * 1)  16 TFD circular buffers, each with space for (typically) 256 TFDs.</span>
<span class="cm"> * 2)  16 Byte Count circular buffers in 16 KBytes contiguous memory</span>
<span class="cm"> *     (1024 bytes for each queue).</span>
<span class="cm"> *</span>
<span class="cm"> * After receiving &quot;Alive&quot; response from uCode, driver must initialize</span>
<span class="cm"> * the scheduler (especially for queue #4/#9, the command queue, otherwise</span>
<span class="cm"> * the driver can&#39;t issue commands!):</span>
<span class="cm"> */</span>
<span class="cp">#define SCD_MEM_LOWER_BOUND		(0x0000)</span>

<span class="cm">/**</span>
<span class="cm"> * Max Tx window size is the max number of contiguous TFDs that the scheduler</span>
<span class="cm"> * can keep track of at one time when creating block-ack chains of frames.</span>
<span class="cm"> * Note that &quot;64&quot; matches the number of ack bits in a block-ack packet.</span>
<span class="cm"> */</span>
<span class="cp">#define SCD_WIN_SIZE				64</span>
<span class="cp">#define SCD_FRAME_LIMIT				64</span>

<span class="cp">#define SCD_TXFIFO_POS_TID			(0)</span>
<span class="cp">#define SCD_TXFIFO_POS_RA			(4)</span>
<span class="cp">#define SCD_QUEUE_RA_TID_MAP_RATID_MSK	(0x01FF)</span>

<span class="cm">/* agn SCD */</span>
<span class="cp">#define SCD_QUEUE_STTS_REG_POS_TXF	(0)</span>
<span class="cp">#define SCD_QUEUE_STTS_REG_POS_ACTIVE	(3)</span>
<span class="cp">#define SCD_QUEUE_STTS_REG_POS_WSL	(4)</span>
<span class="cp">#define SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN (19)</span>
<span class="cp">#define SCD_QUEUE_STTS_REG_MSK		(0x00FF0000)</span>

<span class="cp">#define SCD_QUEUE_CTX_REG1_CREDIT_POS		(8)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG1_CREDIT_MSK		(0x00FFFF00)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG1_SUPER_CREDIT_POS	(24)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG1_SUPER_CREDIT_MSK	(0xFF000000)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG2_WIN_SIZE_POS		(0)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK		(0x0000007F)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS	(16)</span>
<span class="cp">#define SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK	(0x007F0000)</span>

<span class="cm">/* Context Data */</span>
<span class="cp">#define SCD_CONTEXT_MEM_LOWER_BOUND	(SCD_MEM_LOWER_BOUND + 0x600)</span>
<span class="cp">#define SCD_CONTEXT_MEM_UPPER_BOUND	(SCD_MEM_LOWER_BOUND + 0x6A0)</span>

<span class="cm">/* Tx status */</span>
<span class="cp">#define SCD_TX_STTS_MEM_LOWER_BOUND	(SCD_MEM_LOWER_BOUND + 0x6A0)</span>
<span class="cp">#define SCD_TX_STTS_MEM_UPPER_BOUND	(SCD_MEM_LOWER_BOUND + 0x7E0)</span>

<span class="cm">/* Translation Data */</span>
<span class="cp">#define SCD_TRANS_TBL_MEM_LOWER_BOUND	(SCD_MEM_LOWER_BOUND + 0x7E0)</span>
<span class="cp">#define SCD_TRANS_TBL_MEM_UPPER_BOUND	(SCD_MEM_LOWER_BOUND + 0x808)</span>

<span class="cp">#define SCD_CONTEXT_QUEUE_OFFSET(x)\</span>
<span class="cp">	(SCD_CONTEXT_MEM_LOWER_BOUND + ((x) * 8))</span>

<span class="cp">#define SCD_TRANS_TBL_OFFSET_QUEUE(x) \</span>
<span class="cp">	((SCD_TRANS_TBL_MEM_LOWER_BOUND + ((x) * 2)) &amp; 0xfffc)</span>

<span class="cp">#define SCD_BASE			(PRPH_BASE + 0xa02c00)</span>

<span class="cp">#define SCD_SRAM_BASE_ADDR	(SCD_BASE + 0x0)</span>
<span class="cp">#define SCD_DRAM_BASE_ADDR	(SCD_BASE + 0x8)</span>
<span class="cp">#define SCD_AIT			(SCD_BASE + 0x0c)</span>
<span class="cp">#define SCD_TXFACT		(SCD_BASE + 0x10)</span>
<span class="cp">#define SCD_ACTIVE		(SCD_BASE + 0x14)</span>
<span class="cp">#define SCD_QUEUECHAIN_SEL	(SCD_BASE + 0xe8)</span>
<span class="cp">#define SCD_CHAINEXT_EN		(SCD_BASE + 0x244)</span>
<span class="cp">#define SCD_AGGR_SEL		(SCD_BASE + 0x248)</span>
<span class="cp">#define SCD_INTERRUPT_MASK	(SCD_BASE + 0x108)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">SCD_QUEUE_WRPTR</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&lt;</span> <span class="mi">20</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x18</span> <span class="o">+</span> <span class="n">chnl</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x284</span> <span class="o">+</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">20</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">SCD_QUEUE_RDPTR</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&lt;</span> <span class="mi">20</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x68</span> <span class="o">+</span> <span class="n">chnl</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x2B4</span> <span class="o">+</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">20</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">SCD_QUEUE_STATUS_BITS</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&lt;</span> <span class="mi">20</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x10c</span> <span class="o">+</span> <span class="n">chnl</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;=</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">SCD_BASE</span> <span class="o">+</span> <span class="mh">0x384</span> <span class="o">+</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">-</span> <span class="mi">20</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*********************** END TX SCHEDULER *************************************/</span>

<span class="cp">#endif				</span><span class="cm">/* __iwl_prph_h__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
