|batalha_naval
x_coord_code[0] => x_coord_code[0].IN2
x_coord_code[1] => x_coord_code[1].IN2
x_coord_code[2] => x_coord_code[2].IN2
y_coord_code[0] => y_coord_code[0].IN2
y_coord_code[1] => y_coord_code[1].IN2
y_coord_code[2] => y_coord_code[2].IN2
game_state_code[0] => game_state_code[0].IN2
game_state_code[1] => game_state_code[1].IN2
nextMap => nextMap.IN1
confirmAttack => confirmAttack.IN1
cpld_clk => cpld_clk.IN1
matriz_colune_data[0] <= displayer:matriz_displayer.colune_data
matriz_colune_data[1] <= displayer:matriz_displayer.colune_data
matriz_colune_data[2] <= displayer:matriz_displayer.colune_data
matriz_colune_data[3] <= displayer:matriz_displayer.colune_data
matriz_colune_data[4] <= displayer:matriz_displayer.colune_data
matriz_colune_data[5] <= displayer:matriz_displayer.colune_data
matriz_colune_data[6] <= displayer:matriz_displayer.colune_data
display_colune_data[0] <= displayer:segment_display.colune_data
display_colune_data[1] <= displayer:segment_display.colune_data
display_colune_data[2] <= displayer:segment_display.colune_data
display_colune_data[3] <= displayer:segment_display.colune_data
display_colune_data[4] <= displayer:segment_display.colune_data
display_colune_data[5] <= displayer:segment_display.colune_data
display_colune_data[6] <= displayer:segment_display.colune_data
matriz_colune_activator[0] <= displayer:matriz_displayer.colune_activator
matriz_colune_activator[1] <= displayer:matriz_displayer.colune_activator
matriz_colune_activator[2] <= displayer:matriz_displayer.colune_activator
matriz_colune_activator[3] <= displayer:matriz_displayer.colune_activator
matriz_colune_activator[4] <= displayer:matriz_displayer.colune_activator
display_colune_activator[0] <= displayer:segment_display.colune_activator
display_colune_activator[1] <= displayer:segment_display.colune_activator
display_colune_activator[2] <= displayer:segment_display.colune_activator
display_colune_activator[3] <= displayer:segment_display.colune_activator
ledRgb[0] <= attack_round:attack_round_1.ledRgb
ledRgb[1] <= attack_round:attack_round_1.ledRgb


|batalha_naval|freq_div:freq_div_1
clk => clk.IN1
final_clk <= t_flipflop:t_flipflop_2.out


|batalha_naval|freq_div:freq_div_1|t_flipflop:t_flipflop_0
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|freq_div:freq_div_1|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|freq_div:freq_div_1|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|game_state_decoder:game_state_decoder_1
game_state_code[0] => and0.DATAIN
game_state_code[0] => and1.IN0
game_state_code[1] => and1.IN1
enablePreparation <= and0.DB_MAX_OUTPUT_PORT_TYPE
enableAttack <= and1.DB_MAX_OUTPUT_PORT_TYPE
enable <= or0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap
button => or0.IN1
button => notButton.IN5
clk => or0.IN2
out <= and0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_3
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_4
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_5
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|counter3bit:counterMapCode
clk => clk.IN1
reset => reset.IN3
down => xor1.IN0
down => xor2.IN0
down => xor3.IN1
down => andLoopStart_2.IN3
down => andLoopStart_1.IN1
mod_value[0] => xorMod1.IN1
mod_value[1] => xorMod2.IN1
mod_value[2] => xorMod3.IN1
loopStart <= orLoopStart_1.DB_MAX_OUTPUT_PORT_TYPE
loopEnd <= andMod1.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= andOut1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= andOut2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= andOut3.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|map_decoder:map_decoder_1
map_code[0] => or00.IN0
map_code[0] => or10.IN0
map_code[0] => or40.IN0
map_code[0] => or90.IN0
map_code[0] => or100.IN0
map_code[0] => and111.IN0
map_code[0] => and121.IN0
map_code[0] => or130.IN2
map_code[0] => and152.IN0
map_code[0] => and153.IN0
map_code[0] => and172.IN0
map_code[0] => and191.IN0
map_code[0] => and201.IN0
map_code[0] => and231.IN0
map_code[0] => and242.IN0
map_code[0] => and251.IN0
map_code[0] => or20.IN0
map_code[0] => or30.IN0
map_code[0] => andout50.DATAIN
map_code[0] => or80.IN0
map_code[0] => and110.IN0
map_code[0] => and120.IN0
map_code[0] => and142.IN0
map_code[0] => and150.IN0
map_code[0] => or160.IN2
map_code[0] => and171.IN0
map_code[0] => and182.IN0
map_code[0] => and190.IN0
map_code[0] => and200.IN0
map_code[0] => and202.IN0
map_code[0] => and210.IN0
map_code[0] => or220.IN2
map_code[0] => and230.IN0
map_code[0] => and240.IN0
map_code[0] => and241.IN0
map_code[0] => and250.IN0
map_code[0] => and252.IN0
map_code[1] => or00.IN1
map_code[1] => or10.IN1
map_code[1] => or20.IN1
map_code[1] => or40.IN1
map_code[1] => or70.IN0
map_code[1] => or90.IN1
map_code[1] => and112.IN0
map_code[1] => and121.IN1
map_code[1] => and131.IN0
map_code[1] => and141.IN0
map_code[1] => and151.IN0
map_code[1] => and153.IN1
map_code[1] => and162.IN0
map_code[1] => and181.IN0
map_code[1] => and190.IN1
map_code[1] => and222.IN0
map_code[1] => and231.IN1
map_code[1] => and241.IN1
map_code[1] => and250.IN1
map_code[1] => or60.IN0
map_code[1] => or80.IN1
map_code[1] => or100.IN1
map_code[1] => and130.IN0
map_code[1] => and140.IN0
map_code[1] => and150.IN1
map_code[1] => and161.IN0
map_code[1] => or170.IN2
map_code[1] => and180.IN0
map_code[1] => and191.IN1
map_code[1] => and202.IN1
map_code[1] => and211.IN0
map_code[1] => and221.IN0
map_code[1] => and230.IN1
map_code[1] => and242.IN1
map_code[1] => and251.IN1
map_code[2] => or00.IN2
map_code[2] => or80.IN2
map_code[2] => and111.IN1
map_code[2] => and130.IN1
map_code[2] => and140.IN1
map_code[2] => and142.IN1
map_code[2] => and150.IN2
map_code[2] => and162.IN1
map_code[2] => and172.IN1
map_code[2] => and181.IN1
map_code[2] => and201.IN1
map_code[2] => and211.IN1
map_code[2] => and221.IN1
map_code[2] => and231.IN2
map_code[2] => and240.IN1
map_code[2] => and252.IN1
map_code[2] => or10.IN2
map_code[2] => or20.IN2
map_code[2] => or30.IN1
map_code[2] => or60.IN1
map_code[2] => or70.IN1
map_code[2] => or90.IN2
map_code[2] => or100.IN2
map_code[2] => and110.IN1
map_code[2] => and112.IN1
map_code[2] => and120.IN1
map_code[2] => and131.IN1
map_code[2] => and141.IN1
map_code[2] => and151.IN1
map_code[2] => and152.IN1
map_code[2] => and161.IN1
map_code[2] => and171.IN1
map_code[2] => and180.IN1
map_code[2] => and182.IN1
map_code[2] => or190.IN2
map_code[2] => and200.IN1
map_code[2] => and210.IN1
map_code[2] => and222.IN1
map_code[2] => and242.IN2
enable => orEnable[0].IN1
enable => orEnable[1].IN1
enable => orEnable[2].IN1
enable => orEnable[3].IN1
enable => orEnable[4].IN1
enable => orEnable[7].IN1
enable => orEnable[8].IN1
enable => orEnable[9].IN1
enable => orEnable[10].IN1
enable => orEnable[11].IN1
enable => orEnable[12].IN1
enable => orEnable[14].IN1
enable => orEnable[15].IN1
enable => orEnable[16].IN1
enable => orEnable[17].IN1
enable => orEnable[18].IN1
enable => orEnable[19].IN1
enable => orEnable[20].IN1
enable => orEnable[21].IN1
enable => orEnable[22].IN1
enable => orEnable[23].IN1
enable => orEnable[24].IN1
enable => orEnable[25].IN1
enable => orEnable[26].IN1
enable => orEnable[27].IN1
enable => orEnable[28].IN1
enable => orEnable[29].IN1
enable => orEnable[30].IN1
enable => orEnable[31].IN1
enable => orEnable[32].IN1
enable => orEnable[33].IN1
enable => orEnable[34].IN1
mapOut[0] <= orEnable[0].DB_MAX_OUTPUT_PORT_TYPE
mapOut[1] <= orEnable[1].DB_MAX_OUTPUT_PORT_TYPE
mapOut[2] <= orEnable[2].DB_MAX_OUTPUT_PORT_TYPE
mapOut[3] <= orEnable[3].DB_MAX_OUTPUT_PORT_TYPE
mapOut[4] <= orEnable[4].DB_MAX_OUTPUT_PORT_TYPE
mapOut[5] <= <VCC>
mapOut[6] <= <VCC>
mapOut[7] <= orEnable[7].DB_MAX_OUTPUT_PORT_TYPE
mapOut[8] <= orEnable[8].DB_MAX_OUTPUT_PORT_TYPE
mapOut[9] <= orEnable[9].DB_MAX_OUTPUT_PORT_TYPE
mapOut[10] <= orEnable[10].DB_MAX_OUTPUT_PORT_TYPE
mapOut[11] <= orEnable[11].DB_MAX_OUTPUT_PORT_TYPE
mapOut[12] <= orEnable[12].DB_MAX_OUTPUT_PORT_TYPE
mapOut[13] <= <VCC>
mapOut[14] <= orEnable[14].DB_MAX_OUTPUT_PORT_TYPE
mapOut[15] <= orEnable[15].DB_MAX_OUTPUT_PORT_TYPE
mapOut[16] <= orEnable[16].DB_MAX_OUTPUT_PORT_TYPE
mapOut[17] <= orEnable[17].DB_MAX_OUTPUT_PORT_TYPE
mapOut[18] <= orEnable[18].DB_MAX_OUTPUT_PORT_TYPE
mapOut[19] <= orEnable[19].DB_MAX_OUTPUT_PORT_TYPE
mapOut[20] <= orEnable[20].DB_MAX_OUTPUT_PORT_TYPE
mapOut[21] <= orEnable[21].DB_MAX_OUTPUT_PORT_TYPE
mapOut[22] <= orEnable[22].DB_MAX_OUTPUT_PORT_TYPE
mapOut[23] <= orEnable[23].DB_MAX_OUTPUT_PORT_TYPE
mapOut[24] <= orEnable[24].DB_MAX_OUTPUT_PORT_TYPE
mapOut[25] <= orEnable[25].DB_MAX_OUTPUT_PORT_TYPE
mapOut[26] <= orEnable[26].DB_MAX_OUTPUT_PORT_TYPE
mapOut[27] <= orEnable[27].DB_MAX_OUTPUT_PORT_TYPE
mapOut[28] <= orEnable[28].DB_MAX_OUTPUT_PORT_TYPE
mapOut[29] <= orEnable[29].DB_MAX_OUTPUT_PORT_TYPE
mapOut[30] <= orEnable[30].DB_MAX_OUTPUT_PORT_TYPE
mapOut[31] <= orEnable[31].DB_MAX_OUTPUT_PORT_TYPE
mapOut[32] <= orEnable[32].DB_MAX_OUTPUT_PORT_TYPE
mapOut[33] <= orEnable[33].DB_MAX_OUTPUT_PORT_TYPE
mapOut[34] <= orEnable[34].DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack
button => or0.IN1
button => notButton.IN5
clk => or0.IN2
out <= and0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack|t_flipflop:t_flipflop_3
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack|t_flipflop:t_flipflop_4
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|debouncer:debouncerConfirmAttack|t_flipflop:t_flipflop_5
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1
selected_map[0] => d_flipflop:selected_map_register[0].d
selected_map[1] => d_flipflop:selected_map_register[1].d
selected_map[2] => d_flipflop:selected_map_register[2].d
selected_map[3] => d_flipflop:selected_map_register[3].d
selected_map[4] => d_flipflop:selected_map_register[4].d
selected_map[5] => d_flipflop:selected_map_register[5].d
selected_map[6] => d_flipflop:selected_map_register[6].d
selected_map[7] => d_flipflop:selected_map_register[7].d
selected_map[8] => d_flipflop:selected_map_register[8].d
selected_map[9] => d_flipflop:selected_map_register[9].d
selected_map[10] => d_flipflop:selected_map_register[10].d
selected_map[11] => d_flipflop:selected_map_register[11].d
selected_map[12] => d_flipflop:selected_map_register[12].d
selected_map[13] => d_flipflop:selected_map_register[13].d
selected_map[14] => d_flipflop:selected_map_register[14].d
selected_map[15] => d_flipflop:selected_map_register[15].d
selected_map[16] => d_flipflop:selected_map_register[16].d
selected_map[17] => d_flipflop:selected_map_register[17].d
selected_map[18] => d_flipflop:selected_map_register[18].d
selected_map[19] => d_flipflop:selected_map_register[19].d
selected_map[20] => d_flipflop:selected_map_register[20].d
selected_map[21] => d_flipflop:selected_map_register[21].d
selected_map[22] => d_flipflop:selected_map_register[22].d
selected_map[23] => d_flipflop:selected_map_register[23].d
selected_map[24] => d_flipflop:selected_map_register[24].d
selected_map[25] => d_flipflop:selected_map_register[25].d
selected_map[26] => d_flipflop:selected_map_register[26].d
selected_map[27] => d_flipflop:selected_map_register[27].d
selected_map[28] => d_flipflop:selected_map_register[28].d
selected_map[29] => d_flipflop:selected_map_register[29].d
selected_map[30] => d_flipflop:selected_map_register[30].d
selected_map[31] => d_flipflop:selected_map_register[31].d
selected_map[32] => d_flipflop:selected_map_register[32].d
selected_map[33] => d_flipflop:selected_map_register[33].d
selected_map[34] => d_flipflop:selected_map_register[34].d
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[0].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[1].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[2].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[3].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[4].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[5].select[0]
x_coord_code[0] => demux1x8:xCoordDemuxHitsMap[6].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[0].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[1].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[2].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[3].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[4].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[5].select[0]
x_coord_code[0] => mux8x1:xCoordMuxSelectedMap[6].select[0]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[0].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[1].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[2].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[3].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[4].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[5].select[1]
x_coord_code[1] => demux1x8:xCoordDemuxHitsMap[6].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[0].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[1].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[2].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[3].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[4].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[5].select[1]
x_coord_code[1] => mux8x1:xCoordMuxSelectedMap[6].select[1]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[0].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[1].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[2].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[3].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[4].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[5].select[2]
x_coord_code[2] => demux1x8:xCoordDemuxHitsMap[6].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[0].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[1].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[2].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[3].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[4].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[5].select[2]
x_coord_code[2] => mux8x1:xCoordMuxSelectedMap[6].select[2]
y_coord_code[0] => y_coord_code[0].IN2
y_coord_code[1] => y_coord_code[1].IN2
y_coord_code[2] => y_coord_code[2].IN2
enable => d_flipflop:selected_map_register[0].reset
enable => d_flipflop:selected_map_register[1].reset
enable => d_flipflop:selected_map_register[2].reset
enable => d_flipflop:selected_map_register[3].reset
enable => d_flipflop:selected_map_register[4].reset
enable => d_flipflop:selected_map_register[5].reset
enable => d_flipflop:selected_map_register[6].reset
enable => d_flipflop:selected_map_register[7].reset
enable => d_flipflop:selected_map_register[8].reset
enable => d_flipflop:selected_map_register[9].reset
enable => d_flipflop:selected_map_register[10].reset
enable => d_flipflop:selected_map_register[11].reset
enable => d_flipflop:selected_map_register[12].reset
enable => d_flipflop:selected_map_register[13].reset
enable => d_flipflop:selected_map_register[14].reset
enable => d_flipflop:selected_map_register[15].reset
enable => d_flipflop:selected_map_register[16].reset
enable => d_flipflop:selected_map_register[17].reset
enable => d_flipflop:selected_map_register[18].reset
enable => d_flipflop:selected_map_register[19].reset
enable => d_flipflop:selected_map_register[20].reset
enable => d_flipflop:selected_map_register[21].reset
enable => d_flipflop:selected_map_register[22].reset
enable => d_flipflop:selected_map_register[23].reset
enable => d_flipflop:selected_map_register[24].reset
enable => d_flipflop:selected_map_register[25].reset
enable => d_flipflop:selected_map_register[26].reset
enable => d_flipflop:selected_map_register[27].reset
enable => d_flipflop:selected_map_register[28].reset
enable => d_flipflop:selected_map_register[29].reset
enable => d_flipflop:selected_map_register[30].reset
enable => d_flipflop:selected_map_register[31].reset
enable => d_flipflop:selected_map_register[32].reset
enable => d_flipflop:selected_map_register[33].reset
enable => d_flipflop:selected_map_register[34].reset
enable => d_flipflop:hits_map_register[0].reset
enable => d_flipflop:hits_map_register[1].reset
enable => d_flipflop:hits_map_register[2].reset
enable => d_flipflop:hits_map_register[3].reset
enable => d_flipflop:hits_map_register[4].reset
enable => d_flipflop:hits_map_register[5].reset
enable => d_flipflop:hits_map_register[6].reset
enable => d_flipflop:hits_map_register[7].reset
enable => d_flipflop:hits_map_register[8].reset
enable => d_flipflop:hits_map_register[9].reset
enable => d_flipflop:hits_map_register[10].reset
enable => d_flipflop:hits_map_register[11].reset
enable => d_flipflop:hits_map_register[12].reset
enable => d_flipflop:hits_map_register[13].reset
enable => d_flipflop:hits_map_register[14].reset
enable => d_flipflop:hits_map_register[15].reset
enable => d_flipflop:hits_map_register[16].reset
enable => d_flipflop:hits_map_register[17].reset
enable => d_flipflop:hits_map_register[18].reset
enable => d_flipflop:hits_map_register[19].reset
enable => d_flipflop:hits_map_register[20].reset
enable => d_flipflop:hits_map_register[21].reset
enable => d_flipflop:hits_map_register[22].reset
enable => d_flipflop:hits_map_register[23].reset
enable => d_flipflop:hits_map_register[24].reset
enable => d_flipflop:hits_map_register[25].reset
enable => d_flipflop:hits_map_register[26].reset
enable => d_flipflop:hits_map_register[27].reset
enable => d_flipflop:hits_map_register[28].reset
enable => d_flipflop:hits_map_register[29].reset
enable => d_flipflop:hits_map_register[30].reset
enable => d_flipflop:hits_map_register[31].reset
enable => d_flipflop:hits_map_register[32].reset
enable => d_flipflop:hits_map_register[33].reset
enable => d_flipflop:hits_map_register[34].reset
enableAttack => enableAttack.IN2
confirmAttack => confirmAttack_w.IN1
matriz_data[0] <= orMatriz[0].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[1] <= orMatriz[1].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[2] <= orMatriz[2].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[3] <= orMatriz[3].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[4] <= orMatriz[4].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[5] <= orMatriz[5].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[6] <= orMatriz[6].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[7] <= orMatriz[7].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[8] <= orMatriz[8].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[9] <= orMatriz[9].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[10] <= orMatriz[10].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[11] <= orMatriz[11].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[12] <= orMatriz[12].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[13] <= orMatriz[13].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[14] <= orMatriz[14].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[15] <= orMatriz[15].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[16] <= orMatriz[16].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[17] <= orMatriz[17].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[18] <= orMatriz[18].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[19] <= orMatriz[19].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[20] <= orMatriz[20].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[21] <= orMatriz[21].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[22] <= orMatriz[22].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[23] <= orMatriz[23].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[24] <= orMatriz[24].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[25] <= orMatriz[25].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[26] <= orMatriz[26].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[27] <= orMatriz[27].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[28] <= orMatriz[28].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[29] <= orMatriz[29].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[30] <= orMatriz[30].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[31] <= orMatriz[31].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[32] <= orMatriz[32].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[33] <= orMatriz[33].DB_MAX_OUTPUT_PORT_TYPE
matriz_data[34] <= orMatriz[34].DB_MAX_OUTPUT_PORT_TYPE
ledRgb[0] <= andGreen.DB_MAX_OUTPUT_PORT_TYPE
ledRgb[1] <= andRed.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[0]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[1]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[2]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[3]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[4]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[5]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[6]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[7]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[8]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[9]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[10]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[11]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[12]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[13]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[14]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[15]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[16]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[17]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[18]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[19]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[20]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[21]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[22]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[23]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[24]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[25]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[26]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[27]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[28]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[29]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[30]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[31]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[32]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[33]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:selected_map_register[34]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[0]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[1]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[2]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[3]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[4]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[5]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[6]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[7]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[8]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[9]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[10]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[11]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[12]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[13]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[14]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[15]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[16]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[17]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[18]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[19]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[20]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[21]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[22]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[23]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[24]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[25]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[26]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[27]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[28]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[29]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[30]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[31]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[32]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[33]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|d_flipflop:hits_map_register[34]
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:yCoordDemuxHitsMap
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:yCoordDemuxHitsMap|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:yCoordDemuxHitsMap|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[0]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[0]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[0]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[1]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[1]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[1]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[2]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[2]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[2]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[3]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[3]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[3]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[4]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[4]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[4]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[5]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[5]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[5]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[6]
in => in.IN2
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out_a <= demux1x4:demux1x4_1.out_a
out_b <= demux1x4:demux1x4_1.out_b
out_c <= demux1x4:demux1x4_1.out_c
out_d <= demux1x4:demux1x4_1.out_d
out_e <= demux1x4:demux1x4_2.out_a
out_f <= demux1x4:demux1x4_2.out_b
out_g <= demux1x4:demux1x4_2.out_c
out_h <= demux1x4:demux1x4_2.out_d


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[6]|demux1x4:demux1x4_1
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|demux1x8:xCoordDemuxHitsMap[6]|demux1x4:demux1x4_2
in => and1.IN0
in => and2.IN0
in => and3.IN0
in => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => and1.IN3
enable => and2.IN3
enable => and3.IN3
enable => and4.IN3
out_a <= and1.DB_MAX_OUTPUT_PORT_TYPE
out_b <= and2.DB_MAX_OUTPUT_PORT_TYPE
out_c <= and3.DB_MAX_OUTPUT_PORT_TYPE
out_d <= and4.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[0]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[0]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[0]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[1]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[1]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[1]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[2]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[2]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[2]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[3]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[3]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[3]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[4]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[4]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[4]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[5]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[5]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[5]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[6]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[6]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:xCoordMuxSelectedMap[6]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:yCoordMuxSelectedMap
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:yCoordMuxSelectedMap|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|attack_round:attack_round_1|mux8x1:yCoordMuxSelectedMap|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[0]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[1]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[2]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[3]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[4]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[5]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[6]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[7]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[8]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[9]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[10]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[11]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[12]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[13]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[14]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[15]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[16]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[17]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[18]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[19]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[20]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[21]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[22]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[23]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[24]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[25]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[26]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[27]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[28]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[29]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[30]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[31]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[32]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[33]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|mux4x1:imageSelect[34]
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer
image[0] => mux8x1:mux8x1_1[0].in_a
image[1] => mux8x1:mux8x1_1[1].in_a
image[2] => mux8x1:mux8x1_1[2].in_a
image[3] => mux8x1:mux8x1_1[3].in_a
image[4] => mux8x1:mux8x1_1[4].in_a
image[5] => mux8x1:mux8x1_1[5].in_a
image[6] => mux8x1:mux8x1_1[6].in_a
image[7] => mux8x1:mux8x1_1[0].in_b
image[8] => mux8x1:mux8x1_1[1].in_b
image[9] => mux8x1:mux8x1_1[2].in_b
image[10] => mux8x1:mux8x1_1[3].in_b
image[11] => mux8x1:mux8x1_1[4].in_b
image[12] => mux8x1:mux8x1_1[5].in_b
image[13] => mux8x1:mux8x1_1[6].in_b
image[14] => mux8x1:mux8x1_1[0].in_c
image[15] => mux8x1:mux8x1_1[1].in_c
image[16] => mux8x1:mux8x1_1[2].in_c
image[17] => mux8x1:mux8x1_1[3].in_c
image[18] => mux8x1:mux8x1_1[4].in_c
image[19] => mux8x1:mux8x1_1[5].in_c
image[20] => mux8x1:mux8x1_1[6].in_c
image[21] => mux8x1:mux8x1_1[0].in_d
image[22] => mux8x1:mux8x1_1[1].in_d
image[23] => mux8x1:mux8x1_1[2].in_d
image[24] => mux8x1:mux8x1_1[3].in_d
image[25] => mux8x1:mux8x1_1[4].in_d
image[26] => mux8x1:mux8x1_1[5].in_d
image[27] => mux8x1:mux8x1_1[6].in_d
image[28] => mux8x1:mux8x1_1[0].in_e
image[29] => mux8x1:mux8x1_1[1].in_e
image[30] => mux8x1:mux8x1_1[2].in_e
image[31] => mux8x1:mux8x1_1[3].in_e
image[32] => mux8x1:mux8x1_1[4].in_e
image[33] => mux8x1:mux8x1_1[5].in_e
image[34] => mux8x1:mux8x1_1[6].in_e
clk => clk.IN2
enable => enable.IN1
colune_data[0] <= mux8x1:mux8x1_1[0].out
colune_data[1] <= mux8x1:mux8x1_1[1].out
colune_data[2] <= mux8x1:mux8x1_1[2].out
colune_data[3] <= mux8x1:mux8x1_1[3].out
colune_data[4] <= mux8x1:mux8x1_1[4].out
colune_data[5] <= mux8x1:mux8x1_1[5].out
colune_data[6] <= mux8x1:mux8x1_1[6].out
colune_activator[0] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[1] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[2] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[3] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[4] <= register8bitSIPO:register8bitSIPO_1.out


|batalha_naval|displayer:matriz_displayer|counter3bit:counter3bit_1
clk => clk.IN1
reset => reset.IN3
down => xor1.IN0
down => xor2.IN0
down => xor3.IN1
down => andLoopStart_2.IN3
down => andLoopStart_1.IN1
mod_value[0] => xorMod1.IN1
mod_value[1] => xorMod2.IN1
mod_value[2] => xorMod3.IN1
loopStart <= orLoopStart_1.DB_MAX_OUTPUT_PORT_TYPE
loopEnd <= andMod1.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= andOut1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= andOut2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= andOut3.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|counter3bit:counter3bit_1|t_flipflop:t_flipflop_0
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|counter3bit:counter3bit_1|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|counter3bit:counter3bit_1|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1
in => in.IN1
clk => clk.IN8
reset => reset.IN8
out[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and7.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and8.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_0
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_1
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_2
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_3
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_4
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_5
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_6
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_7
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[0]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[0]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[0]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[1]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[1]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[1]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[2]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[2]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[2]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[3]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[3]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[3]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[4]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[4]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[4]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[5]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[5]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[5]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[6]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[6]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:matriz_displayer|mux8x1:mux8x1_1[6]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|full_display_decoder:full_display_decoder_1
status_code[0] => status_code[0].IN1
status_code[1] => status_code[1].IN1
status_code[2] => status_code[2].IN1
x_coord_code[0] => x_coord_code[0].IN1
x_coord_code[1] => x_coord_code[1].IN1
x_coord_code[2] => x_coord_code[2].IN1
y_coord_code[0] => y_coord_code[0].IN1
y_coord_code[1] => y_coord_code[1].IN1
y_coord_code[2] => y_coord_code[2].IN1
enable => enable.IN1
enableAttack => enableAttack.IN2
display_data[0] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[1] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[2] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[3] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[4] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[5] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[6] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[7] <= display_data[7].DB_MAX_OUTPUT_PORT_TYPE
display_data[8] <= display_data[8].DB_MAX_OUTPUT_PORT_TYPE
display_data[9] <= display_data[9].DB_MAX_OUTPUT_PORT_TYPE
display_data[10] <= display_data[10].DB_MAX_OUTPUT_PORT_TYPE
display_data[11] <= display_data[11].DB_MAX_OUTPUT_PORT_TYPE
display_data[12] <= display_data[12].DB_MAX_OUTPUT_PORT_TYPE
display_data[13] <= display_data[13].DB_MAX_OUTPUT_PORT_TYPE
display_data[14] <= display_data[14].DB_MAX_OUTPUT_PORT_TYPE
display_data[15] <= display_data[15].DB_MAX_OUTPUT_PORT_TYPE
display_data[16] <= display_data[16].DB_MAX_OUTPUT_PORT_TYPE
display_data[17] <= display_data[17].DB_MAX_OUTPUT_PORT_TYPE
display_data[18] <= display_data[18].DB_MAX_OUTPUT_PORT_TYPE
display_data[19] <= display_data[19].DB_MAX_OUTPUT_PORT_TYPE
display_data[20] <= display_data[20].DB_MAX_OUTPUT_PORT_TYPE
display_data[21] <= display_data[21].DB_MAX_OUTPUT_PORT_TYPE
display_data[22] <= display_data[22].DB_MAX_OUTPUT_PORT_TYPE
display_data[23] <= display_data[23].DB_MAX_OUTPUT_PORT_TYPE
display_data[24] <= display_data[24].DB_MAX_OUTPUT_PORT_TYPE
display_data[25] <= display_data[25].DB_MAX_OUTPUT_PORT_TYPE
display_data[26] <= display_data[26].DB_MAX_OUTPUT_PORT_TYPE
display_data[27] <= display_data[27].DB_MAX_OUTPUT_PORT_TYPE
display_data[28] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[29] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[30] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[31] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[32] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[33] <= colune_display_decoder:y_coord_decoder.digitOut
display_data[34] <= colune_display_decoder:y_coord_decoder.digitOut


|batalha_naval|full_display_decoder:full_display_decoder_1|colune_display_decoder:status_decoder
binary_code[0] => and00.IN0
binary_code[0] => and10.IN0
binary_code[0] => and30.IN0
binary_code[0] => and32.IN0
binary_code[0] => or40.IN1
binary_code[0] => and50.IN0
binary_code[0] => and52.IN0
binary_code[0] => and61.IN0
binary_code[0] => and01.IN0
binary_code[0] => and11.IN0
binary_code[0] => and20.IN0
binary_code[0] => and31.IN0
binary_code[1] => and11.IN1
binary_code[1] => and20.IN1
binary_code[1] => and32.IN1
binary_code[1] => and51.IN0
binary_code[1] => and52.IN1
binary_code[1] => and61.IN1
binary_code[1] => and00.IN1
binary_code[1] => and01.IN1
binary_code[1] => and10.IN1
binary_code[1] => and30.IN1
binary_code[1] => and31.IN1
binary_code[1] => and41.IN0
binary_code[1] => and60.IN0
binary_code[2] => and01.IN2
binary_code[2] => and10.IN2
binary_code[2] => and11.IN2
binary_code[2] => and31.IN2
binary_code[2] => and32.IN2
binary_code[2] => and41.IN1
binary_code[2] => and61.IN2
binary_code[2] => and00.IN2
binary_code[2] => and20.IN2
binary_code[2] => and30.IN2
binary_code[2] => and50.IN1
binary_code[2] => and51.IN1
binary_code[2] => and60.IN1
binary_code[3] => and00.IN3
binary_code[3] => and30.IN3
binary_code[3] => and50.IN2
binary_code[3] => and60.IN2
enable => orEnable[0].IN1
enable => orEnable[1].IN1
enable => orEnable[2].IN1
enable => orEnable[3].IN1
enable => orEnable[4].IN1
enable => orEnable[5].IN1
enable => orEnable[6].IN1
digitOut[0] <= orEnable[0].DB_MAX_OUTPUT_PORT_TYPE
digitOut[1] <= orEnable[1].DB_MAX_OUTPUT_PORT_TYPE
digitOut[2] <= orEnable[2].DB_MAX_OUTPUT_PORT_TYPE
digitOut[3] <= orEnable[3].DB_MAX_OUTPUT_PORT_TYPE
digitOut[4] <= orEnable[4].DB_MAX_OUTPUT_PORT_TYPE
digitOut[5] <= orEnable[5].DB_MAX_OUTPUT_PORT_TYPE
digitOut[6] <= orEnable[6].DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|full_display_decoder:full_display_decoder_1|colune_display_decoder:x_coord_decoder
binary_code[0] => and00.IN0
binary_code[0] => and10.IN0
binary_code[0] => and30.IN0
binary_code[0] => and32.IN0
binary_code[0] => or40.IN1
binary_code[0] => and50.IN0
binary_code[0] => and52.IN0
binary_code[0] => and61.IN0
binary_code[0] => and01.IN0
binary_code[0] => and11.IN0
binary_code[0] => and20.IN0
binary_code[0] => and31.IN0
binary_code[1] => and11.IN1
binary_code[1] => and20.IN1
binary_code[1] => and32.IN1
binary_code[1] => and51.IN0
binary_code[1] => and52.IN1
binary_code[1] => and61.IN1
binary_code[1] => and00.IN1
binary_code[1] => and01.IN1
binary_code[1] => and10.IN1
binary_code[1] => and30.IN1
binary_code[1] => and31.IN1
binary_code[1] => and41.IN0
binary_code[1] => and60.IN0
binary_code[2] => and01.IN2
binary_code[2] => and10.IN2
binary_code[2] => and11.IN2
binary_code[2] => and31.IN2
binary_code[2] => and32.IN2
binary_code[2] => and41.IN1
binary_code[2] => and61.IN2
binary_code[2] => and00.IN2
binary_code[2] => and20.IN2
binary_code[2] => and30.IN2
binary_code[2] => and50.IN1
binary_code[2] => and51.IN1
binary_code[2] => and60.IN1
binary_code[3] => and00.IN3
binary_code[3] => and30.IN3
binary_code[3] => and50.IN2
binary_code[3] => and60.IN2
enable => orEnable[0].IN1
enable => orEnable[1].IN1
enable => orEnable[2].IN1
enable => orEnable[3].IN1
enable => orEnable[4].IN1
enable => orEnable[5].IN1
enable => orEnable[6].IN1
digitOut[0] <= orEnable[0].DB_MAX_OUTPUT_PORT_TYPE
digitOut[1] <= orEnable[1].DB_MAX_OUTPUT_PORT_TYPE
digitOut[2] <= orEnable[2].DB_MAX_OUTPUT_PORT_TYPE
digitOut[3] <= orEnable[3].DB_MAX_OUTPUT_PORT_TYPE
digitOut[4] <= orEnable[4].DB_MAX_OUTPUT_PORT_TYPE
digitOut[5] <= orEnable[5].DB_MAX_OUTPUT_PORT_TYPE
digitOut[6] <= orEnable[6].DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|full_display_decoder:full_display_decoder_1|colune_display_decoder:y_coord_decoder
binary_code[0] => and00.IN0
binary_code[0] => and10.IN0
binary_code[0] => and30.IN0
binary_code[0] => and32.IN0
binary_code[0] => or40.IN1
binary_code[0] => and50.IN0
binary_code[0] => and52.IN0
binary_code[0] => and61.IN0
binary_code[0] => and01.IN0
binary_code[0] => and11.IN0
binary_code[0] => and20.IN0
binary_code[0] => and31.IN0
binary_code[1] => and11.IN1
binary_code[1] => and20.IN1
binary_code[1] => and32.IN1
binary_code[1] => and51.IN0
binary_code[1] => and52.IN1
binary_code[1] => and61.IN1
binary_code[1] => and00.IN1
binary_code[1] => and01.IN1
binary_code[1] => and10.IN1
binary_code[1] => and30.IN1
binary_code[1] => and31.IN1
binary_code[1] => and41.IN0
binary_code[1] => and60.IN0
binary_code[2] => and01.IN2
binary_code[2] => and10.IN2
binary_code[2] => and11.IN2
binary_code[2] => and31.IN2
binary_code[2] => and32.IN2
binary_code[2] => and41.IN1
binary_code[2] => and61.IN2
binary_code[2] => and00.IN2
binary_code[2] => and20.IN2
binary_code[2] => and30.IN2
binary_code[2] => and50.IN1
binary_code[2] => and51.IN1
binary_code[2] => and60.IN1
binary_code[3] => and00.IN3
binary_code[3] => and30.IN3
binary_code[3] => and50.IN2
binary_code[3] => and60.IN2
enable => orEnable[0].IN1
enable => orEnable[1].IN1
enable => orEnable[2].IN1
enable => orEnable[3].IN1
enable => orEnable[4].IN1
enable => orEnable[5].IN1
enable => orEnable[6].IN1
digitOut[0] <= orEnable[0].DB_MAX_OUTPUT_PORT_TYPE
digitOut[1] <= orEnable[1].DB_MAX_OUTPUT_PORT_TYPE
digitOut[2] <= orEnable[2].DB_MAX_OUTPUT_PORT_TYPE
digitOut[3] <= orEnable[3].DB_MAX_OUTPUT_PORT_TYPE
digitOut[4] <= orEnable[4].DB_MAX_OUTPUT_PORT_TYPE
digitOut[5] <= orEnable[5].DB_MAX_OUTPUT_PORT_TYPE
digitOut[6] <= orEnable[6].DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display
image[0] => mux8x1:mux8x1_1[0].in_a
image[1] => mux8x1:mux8x1_1[1].in_a
image[2] => mux8x1:mux8x1_1[2].in_a
image[3] => mux8x1:mux8x1_1[3].in_a
image[4] => mux8x1:mux8x1_1[4].in_a
image[5] => mux8x1:mux8x1_1[5].in_a
image[6] => mux8x1:mux8x1_1[6].in_a
image[7] => mux8x1:mux8x1_1[0].in_b
image[8] => mux8x1:mux8x1_1[1].in_b
image[9] => mux8x1:mux8x1_1[2].in_b
image[10] => mux8x1:mux8x1_1[3].in_b
image[11] => mux8x1:mux8x1_1[4].in_b
image[12] => mux8x1:mux8x1_1[5].in_b
image[13] => mux8x1:mux8x1_1[6].in_b
image[14] => mux8x1:mux8x1_1[0].in_c
image[15] => mux8x1:mux8x1_1[1].in_c
image[16] => mux8x1:mux8x1_1[2].in_c
image[17] => mux8x1:mux8x1_1[3].in_c
image[18] => mux8x1:mux8x1_1[4].in_c
image[19] => mux8x1:mux8x1_1[5].in_c
image[20] => mux8x1:mux8x1_1[6].in_c
image[21] => mux8x1:mux8x1_1[0].in_d
image[22] => mux8x1:mux8x1_1[1].in_d
image[23] => mux8x1:mux8x1_1[2].in_d
image[24] => mux8x1:mux8x1_1[3].in_d
image[25] => mux8x1:mux8x1_1[4].in_d
image[26] => mux8x1:mux8x1_1[5].in_d
image[27] => mux8x1:mux8x1_1[6].in_d
image[28] => mux8x1:mux8x1_1[0].in_e
image[29] => mux8x1:mux8x1_1[1].in_e
image[30] => mux8x1:mux8x1_1[2].in_e
image[31] => mux8x1:mux8x1_1[3].in_e
image[32] => mux8x1:mux8x1_1[4].in_e
image[33] => mux8x1:mux8x1_1[5].in_e
image[34] => mux8x1:mux8x1_1[6].in_e
clk => clk.IN2
enable => enable.IN1
colune_data[0] <= mux8x1:mux8x1_1[0].out
colune_data[1] <= mux8x1:mux8x1_1[1].out
colune_data[2] <= mux8x1:mux8x1_1[2].out
colune_data[3] <= mux8x1:mux8x1_1[3].out
colune_data[4] <= mux8x1:mux8x1_1[4].out
colune_data[5] <= mux8x1:mux8x1_1[5].out
colune_data[6] <= mux8x1:mux8x1_1[6].out
colune_activator[0] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[1] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[2] <= register8bitSIPO:register8bitSIPO_1.out
colune_activator[3] <= register8bitSIPO:register8bitSIPO_1.out


|batalha_naval|displayer:segment_display|counter3bit:counter3bit_1
clk => clk.IN1
reset => reset.IN3
down => xor1.IN0
down => xor2.IN0
down => xor3.IN1
down => andLoopStart_2.IN3
down => andLoopStart_1.IN1
mod_value[0] => xorMod1.IN1
mod_value[1] => xorMod2.IN1
mod_value[2] => xorMod3.IN1
loopStart <= orLoopStart_1.DB_MAX_OUTPUT_PORT_TYPE
loopEnd <= andMod1.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= andOut1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= andOut2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= andOut3.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|counter3bit:counter3bit_1|t_flipflop:t_flipflop_0
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|counter3bit:counter3bit_1|t_flipflop:t_flipflop_1
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|counter3bit:counter3bit_1|t_flipflop:t_flipflop_2
t => out~reg0.ENA
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1
in => in.IN1
clk => clk.IN8
reset => reset.IN8
out[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= and5.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= and6.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= and7.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= and8.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_0
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_1
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_2
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_3
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_4
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_5
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_6
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|register8bitSIPO:register8bitSIPO_1|d_flipflop:d_flipflop_7
d => out~reg0.DATAIN
clk => out~reg0.CLK
reset => out~reg0.ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[0]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[0]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[0]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[1]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[1]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[1]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[2]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[2]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[2]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[3]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[3]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[3]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[4]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[4]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[4]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[5]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[5]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[5]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[6]
in_a => in_a.IN1
in_b => in_b.IN1
in_c => in_c.IN1
in_d => in_d.IN1
in_e => in_e.IN1
in_f => in_f.IN1
in_g => in_g.IN1
in_h => in_h.IN1
select[0] => select[0].IN2
select[1] => select[1].IN2
select[2] => andEnable2.IN0
select[2] => andEnable1.IN0
enable => andEnable1.IN1
enable => andEnable2.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[6]|mux4x1:mux4x1_1
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


|batalha_naval|displayer:segment_display|mux8x1:mux8x1_1[6]|mux4x1:mux4x1_2
in_a => and1.IN0
in_b => and2.IN0
in_c => and3.IN0
in_d => and4.IN0
select[0] => and2.IN1
select[0] => and4.IN1
select[0] => and1.IN1
select[0] => and3.IN1
select[1] => and3.IN2
select[1] => and4.IN2
select[1] => and1.IN2
select[1] => and2.IN2
enable => andEnable.IN1
out <= andEnable.DB_MAX_OUTPUT_PORT_TYPE


