

================================================================
== Vitis HLS Report for 'MLP_batch_nodes_300_600_Block_split13_proc'
================================================================
* Date:           Mon Apr 12 19:26:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.598 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 3 [1/1] (1.34ns)   --->   "%d_out_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %d_out"   --->   Operation 3 'read' 'd_out_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idxprom5_i = zext i10 %d_out_read"   --->   Operation 4 'zext' 'idxprom5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_addr = getelementptr i32 %mlp_1_bias_V, i64 0, i64 %idxprom5_i"   --->   Operation 5 'getelementptr' 'mlp_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.20ns)   --->   "%mlp_1_bias_V_load = load i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 6 'load' 'mlp_1_bias_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_1_bias_V_load_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (1.20ns)   --->   "%mlp_1_bias_V_load = load i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 9 'load' 'mlp_1_bias_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 10 [1/1] (1.39ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_1_bias_V_load_out_out, i32 %mlp_1_bias_V_load" [GIN_compute.cpp:113->GIN_compute.cpp:113]   --->   Operation 10 'write' 'write_ln113' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [GIN_compute.cpp:113]   --->   Operation 11 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	fifo read on port 'd_out' [7]  (1.35 ns)
	'getelementptr' operation ('mlp_1_bias_V_addr') [9]  (0 ns)
	'load' operation ('mlp_1_bias_V_load', GIN_compute.cpp:113->GIN_compute.cpp:113) on array 'mlp_1_bias_V' [10]  (1.2 ns)

 <State 2>: 2.6ns
The critical path consists of the following:
	'load' operation ('mlp_1_bias_V_load', GIN_compute.cpp:113->GIN_compute.cpp:113) on array 'mlp_1_bias_V' [10]  (1.2 ns)
	fifo write on port 'mlp_1_bias_V_load_out_out' (GIN_compute.cpp:113->GIN_compute.cpp:113) [11]  (1.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
