\hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1}{}\doxysection{NOR SRAM Initialization/de-\/initialization functions}
\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1}\index{NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga69f71e9189dab5f8b384065a9165b8bd}{FMC\+\_\+\+NORSRAM\+\_\+\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}} $\ast$Init)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga95dcf37fab03f8995bbacca99f7092ff}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+\_\+\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$Timing, uint32\+\_\+t Bank)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_gaf59154ca6a3208092f248fe25cd421c5}{FMC\+\_\+\+NORSRAM\+\_\+\+Extended\+\_\+\+Timing\+\_\+\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$Timing, uint32\+\_\+t Bank, uint32\+\_\+t Extended\+Mode)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga5bdfef91b866a10a7c91385018db5618}{FMC\+\_\+\+NORSRAM\+\_\+\+De\+Init}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}} $\ast$Ex\+Device, uint32\+\_\+t Bank)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga5bdfef91b866a10a7c91385018db5618}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga5bdfef91b866a10a7c91385018db5618}} 
\index{NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}!FMC\_NORSRAM\_DeInit@{FMC\_NORSRAM\_DeInit}}
\index{FMC\_NORSRAM\_DeInit@{FMC\_NORSRAM\_DeInit}!NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_DeInit()}{FMC\_NORSRAM\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}} $\ast$}]{Ex\+Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_gaf59154ca6a3208092f248fe25cd421c5}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_gaf59154ca6a3208092f248fe25cd421c5}} 
\index{NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}!FMC\_NORSRAM\_Extended\_Timing\_Init@{FMC\_NORSRAM\_Extended\_Timing\_Init}}
\index{FMC\_NORSRAM\_Extended\_Timing\_Init@{FMC\_NORSRAM\_Extended\_Timing\_Init}!NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_Extended\_Timing\_Init()}{FMC\_NORSRAM\_Extended\_Timing\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+Extended\+\_\+\+Timing\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$}]{Timing,  }\item[{uint32\+\_\+t}]{Bank,  }\item[{uint32\+\_\+t}]{Extended\+Mode }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga69f71e9189dab5f8b384065a9165b8bd}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga69f71e9189dab5f8b384065a9165b8bd}} 
\index{NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}!FMC\_NORSRAM\_Init@{FMC\_NORSRAM\_Init}}
\index{FMC\_NORSRAM\_Init@{FMC\_NORSRAM\_Init}!NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_Init()}{FMC\_NORSRAM\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}} $\ast$}]{Init }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga95dcf37fab03f8995bbacca99f7092ff}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga95dcf37fab03f8995bbacca99f7092ff}} 
\index{NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}!FMC\_NORSRAM\_Timing\_Init@{FMC\_NORSRAM\_Timing\_Init}}
\index{FMC\_NORSRAM\_Timing\_Init@{FMC\_NORSRAM\_Timing\_Init}!NOR SRAM Initialization/de-\/initialization functions@{NOR SRAM Initialization/de-\/initialization functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_Timing\_Init()}{FMC\_NORSRAM\_Timing\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}} $\ast$}]{Timing,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

