

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1'
================================================================
* Date:           Sun Sep  7 15:34:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_93_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    704|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     210|    776|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln104_2_fu_143_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln104_fu_210_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln107_fu_258_p2       |         +|   0|  0|  38|          31|           2|
    |add_ln93_fu_191_p2        |         +|   0|  0|  38|          31|           1|
    |add_ln95_2_fu_227_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln95_3_fu_181_p2      |         +|   0|  0|  42|          35|          35|
    |add_ln95_fu_303_p2        |         +|   0|  0|  39|          32|           1|
    |s_12_fu_276_p2            |         +|   0|  0|  39|          32|          32|
    |icmp_ln104_fu_138_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln107_fu_252_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln93_fu_133_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln95_fu_297_p2       |      icmp|   0|  0|  39|          32|           1|
    |cnt_4_fu_309_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln104_1_fu_283_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln104_2_fu_216_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln104_3_fu_290_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln104_fu_149_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln107_fu_264_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 704|         436|         377|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |c_4_fu_58                         |   9|          2|   31|         62|
    |cnt_fu_46                         |   9|          2|   32|         64|
    |indvar_flatten_fu_62              |   9|          2|   62|        124|
    |r_fu_50                           |   9|          2|   31|         62|
    |s_fu_54                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|  191|        382|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_4_fu_58                         |  31|   0|   31|          0|
    |cnt_fu_46                         |  32|   0|   32|          0|
    |icmp_ln104_reg_379                |   1|   0|    1|          0|
    |icmp_ln104_reg_379_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln93_reg_372                 |   1|   0|    1|          0|
    |icmp_ln93_reg_372_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_62              |  62|   0|   62|          0|
    |r_fu_50                           |  31|   0|   31|          0|
    |s_fu_54                           |  32|   0|   32|          0|
    |trunc_ln95_4_reg_383              |  11|   0|   17|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 210|   0|  216|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1|  return value|
|total_rows      |   in|   32|     ap_none|                                                                    total_rows|        scalar|
|mul_ln251       |   in|   62|     ap_none|                                                                     mul_ln251|        scalar|
|M_e_address0    |  out|   17|   ap_memory|                                                                           M_e|         array|
|M_e_ce0         |  out|    1|   ap_memory|                                                                           M_e|         array|
|M_e_q0          |   in|   32|   ap_memory|                                                                           M_e|         array|
|s_1_out         |  out|   32|      ap_vld|                                                                       s_1_out|       pointer|
|s_1_out_ap_vld  |  out|    1|      ap_vld|                                                                       s_1_out|       pointer|
+----------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

