  sysgen_dut : entity xil_defaultlib.costasloop 
  port map (
    i => i,
    r => r,
    clk => clk,
    ii => ii,
    rr => rr
  );
