

================================================================
== Vivado HLS Report for 'd_max'
================================================================
* Date:           Mon Dec 10 15:19:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.499|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5021|  5021|  5021|  5021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  5020|  5020|       502|          -|          -|    10|    no    |
        | + Loop 1.1      |   500|   500|        50|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |    48|    48|         3|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/quantTest/max.c:69]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %0 ], [ %k_3, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i4 %k, -6" [../Desktop/quantTest/max.c:69]   --->   Operation 9 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%k_3 = add i4 %k, 1" [../Desktop/quantTest/max.c:69]   --->   Operation 11 'add' 'k_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [../Desktop/quantTest/max.c:69]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k, i7 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 13 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k, i5 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 14 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i9 %p_shl7 to i11" [../Desktop/quantTest/max.c:72]   --->   Operation 15 'zext' 'p_shl7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.12ns)   --->   "%tmp1 = add i11 %p_shl7_cast, %p_shl" [../Desktop/quantTest/max.c:72]   --->   Operation 16 'add' 'tmp1' <Predicate = (!exitcond2)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/quantTest/max.c:70]   --->   Operation 17 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/max.c:81]   --->   Operation 18 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%b_k = phi i4 [ 0, %.preheader3.preheader ], [ %b_k_1, %.preheader3.loopexit ]"   --->   Operation 19 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %b_k, -6" [../Desktop/quantTest/max.c:70]   --->   Operation 20 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 21 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.77ns)   --->   "%b_k_1 = add i4 %b_k, 1" [../Desktop/quantTest/max.c:70]   --->   Operation 22 'add' 'b_k_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [../Desktop/quantTest/max.c:70]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %b_k, i4 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:71]   --->   Operation 25 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%c_k = phi i5 [ %c_k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'c_k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c_k_cast3 = zext i5 %c_k to i8" [../Desktop/quantTest/max.c:71]   --->   Operation 28 'zext' 'c_k_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %c_k, -16" [../Desktop/quantTest/max.c:71]   --->   Operation 29 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.86ns)   --->   "%c_k_1 = add i5 %c_k, 1" [../Desktop/quantTest/max.c:71]   --->   Operation 31 'add' 'c_k_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [../Desktop/quantTest/max.c:71]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.11ns)   --->   "%tmp2 = add i8 %tmp_s, %c_k_cast3" [../Desktop/quantTest/max.c:72]   --->   Operation 33 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i11" [../Desktop/quantTest/max.c:72]   --->   Operation 34 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.12ns)   --->   "%tmp_72 = add i11 %tmp2_cast, %tmp1" [../Desktop/quantTest/max.c:72]   --->   Operation 35 'add' 'tmp_72' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_73 = zext i11 %tmp_72 to i64" [../Desktop/quantTest/max.c:72]   --->   Operation 36 'zext' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%b_y0_addr = getelementptr [1600 x i16]* %b_y0, i64 0, i64 %tmp_73" [../Desktop/quantTest/max.c:72]   --->   Operation 37 'getelementptr' 'b_y0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:72]   --->   Operation 38 'load' 'b_y0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 39 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 40 [1/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:72]   --->   Operation 40 'load' 'b_y0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 6.93>
ST_6 : Operation 41 [1/1] (2.38ns)   --->   "%tmp_74 = icmp sgt i16 %b_y0_load, 0" [../Desktop/quantTest/max.c:72]   --->   Operation 41 'icmp' 'tmp_74' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%maxval_addr = getelementptr [1600 x i16]* %maxval, i64 0, i64 %tmp_73" [../Desktop/quantTest/max.c:73]   --->   Operation 42 'getelementptr' 'maxval_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.29ns)   --->   "%b_y0_load_s = select i1 %tmp_74, i16 %b_y0_load, i16 0" [../Desktop/quantTest/max.c:72]   --->   Operation 43 'select' 'b_y0_load_s' <Predicate = true> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (3.25ns)   --->   "store i16 %b_y0_load_s, i16* %maxval_addr, align 2" [../Desktop/quantTest/max.c:73]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:71]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', ../Desktop/quantTest/max.c:69) [5]  (1.66 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/quantTest/max.c:69) [5]  (0 ns)
	'add' operation ('tmp1', ../Desktop/quantTest/max.c:72) [14]  (2.13 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/quantTest/max.c:70) [17]  (0 ns)
	'add' operation ('b_k', ../Desktop/quantTest/max.c:70) [20]  (1.78 ns)

 <State 4>: 7.5ns
The critical path consists of the following:
	'phi' operation ('c_k') with incoming values : ('c_k', ../Desktop/quantTest/max.c:71) [26]  (0 ns)
	'add' operation ('tmp2', ../Desktop/quantTest/max.c:72) [33]  (2.12 ns)
	'add' operation ('tmp_72', ../Desktop/quantTest/max.c:72) [35]  (2.13 ns)
	'getelementptr' operation ('b_y0_addr', ../Desktop/quantTest/max.c:72) [37]  (0 ns)
	'load' operation ('b_y0_load', ../Desktop/quantTest/max.c:72) on array 'b_y0' [38]  (3.26 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'load' operation ('b_y0_load', ../Desktop/quantTest/max.c:72) on array 'b_y0' [38]  (3.26 ns)

 <State 6>: 6.93ns
The critical path consists of the following:
	'icmp' operation ('tmp_74', ../Desktop/quantTest/max.c:72) [39]  (2.38 ns)
	'select' operation ('b_y0_load_s', ../Desktop/quantTest/max.c:72) [41]  (1.29 ns)
	'store' operation (../Desktop/quantTest/max.c:73) of variable 'b_y0_load_s', ../Desktop/quantTest/max.c:72 on array 'maxval' [42]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
