
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035374    0.000338    1.091556 v _290_/A (sg13g2_inv_1)
     1    0.005457    0.033476    0.038503    1.130059 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033476    0.000006    1.130065 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.130065   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029682    5.029682 ^ clk (in)
                                                         clk (net)
                      0.050568    0.000000    5.029682 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.779682   clock uncertainty
                                  0.000000    4.779682   clock reconvergence pessimism
                                 -0.119706    4.659976   library recovery time
                                              4.659976   data required time
---------------------------------------------------------------------------------------------
                                              4.659976   data required time
                                             -1.130065   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529910   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000186    0.537667 ^ _140_/A (sg13g2_nor2_2)
     5    0.018318    0.045215    0.060737    0.598404 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045215    0.000016    0.598421 v _224_/B (sg13g2_nand2_1)
     2    0.005999    0.042581    0.050829    0.649249 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.042581    0.000010    0.649259 ^ _243_/C (sg13g2_nand3_1)
     2    0.006650    0.083142    0.099637    0.748896 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.083142    0.000005    0.748902 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003194    0.077296    0.098787    0.847688 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.077296    0.000003    0.847691 ^ _248_/C (sg13g2_nor3_1)
     1    0.003186    0.034868    0.048075    0.895765 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.034868    0.000002    0.895767 v _255_/B (sg13g2_nor4_1)
     1    0.003261    0.119197    0.143162    1.038930 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.119197    0.000002    1.038932 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.010923    0.098968    0.115766    1.154698 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.098968    0.000150    1.154848 v sine_out[0] (out)
                                              1.154848   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.154848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595152   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 1
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 1
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
