

================================================================
== Vivado HLS Report for 'fft_stage_130'
================================================================
* Date:           Thu Jul 13 07:52:41 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|     230|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      84|    -|
|Register         |        -|      -|     122|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|     122|     314|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |fft_streaming_maceOg_U40  |fft_streaming_maceOg  | i0 - i1 * i2 |
    |fft_streaming_macfYi_U41  |fft_streaming_macfYi  | i0 + i1 * i2 |
    |fft_streaming_muldEe_U39  |fft_streaming_muldEe  |    i0 * i1   |
    |fft_streaming_mulg8j_U42  |fft_streaming_mulg8j  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_V49_U  |fft_stage_127_W_icud  |        1|  0|   0|    0|   512|   12|     1|         6144|
    |W_real_V57_U  |fft_stage_127_W_rbkb  |        1|  0|   0|    0|   512|   13|     1|         6656|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|    0|  1024|   25|     2|        12800|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Out_I_5_V_d1              |     +    |      0|  0|  29|          22|          22|
    |Out_R_5_V_d1              |     +    |      0|  0|  29|          22|          22|
    |add_ln47_5_fu_263_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln47_fu_243_p2        |     +    |      0|  0|  17|           1|          10|
    |i_lower_fu_315_p2         |     +    |      0|  0|  17|           5|          10|
    |t_fu_326_p2               |     +    |      0|  0|  15|           1|           6|
    |Out_I_5_V_d0              |     -    |      0|  0|  29|          22|          22|
    |Out_R_5_V_d0              |     -    |      0|  0|  29|          22|          22|
    |icmp_ln47_fu_237_p2       |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln50_fu_249_p2       |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln47_11_fu_281_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln47_12_fu_295_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln47_fu_255_p3     |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 230|         119|         156|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_207_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_192        |   9|          2|   10|         20|
    |j_0_reg_203                   |   9|          2|    5|         10|
    |t_0_reg_214                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   30|         62|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |W_imag_V49_load_reg_477          |  12|   0|   12|          0|
    |W_real_V57_load_reg_472          |  13|   0|   13|          0|
    |X_R_4_V_load_reg_482             |  22|   0|   22|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_450                        |  10|   0|   10|          0|
    |icmp_ln47_reg_426                |   1|   0|    1|          0|
    |icmp_ln47_reg_426_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_192           |  10|   0|   10|          0|
    |j_0_reg_203                      |   5|   0|    5|          0|
    |select_ln47_12_reg_445           |   5|   0|    5|          0|
    |t_0_reg_214                      |   6|   0|    6|          0|
    |zext_ln58_reg_455                |  10|   0|   64|         54|
    |zext_ln58_reg_455_pp0_iter1_reg  |  10|   0|   64|         54|
    |zext_ln60_reg_492                |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 122|   0|  284|        162|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_done             | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | fft_stage.130 | return value |
|X_R_4_V_address0    | out |   10|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_ce0         | out |    1|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_q0          |  in |   22|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_address1    | out |   10|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_ce1         | out |    1|  ap_memory |    X_R_4_V    |     array    |
|X_R_4_V_q1          |  in |   22|  ap_memory |    X_R_4_V    |     array    |
|X_I_4_V_address0    | out |   10|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_ce0         | out |    1|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_q0          |  in |   22|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_address1    | out |   10|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_ce1         | out |    1|  ap_memory |    X_I_4_V    |     array    |
|X_I_4_V_q1          |  in |   22|  ap_memory |    X_I_4_V    |     array    |
|Out_R_5_V_address0  | out |   10|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_ce0       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_we0       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_d0        | out |   22|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_address1  | out |   10|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_ce1       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_we1       | out |    1|  ap_memory |   Out_R_5_V   |     array    |
|Out_R_5_V_d1        | out |   22|  ap_memory |   Out_R_5_V   |     array    |
|Out_I_5_V_address0  | out |   10|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_ce0       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_we0       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_d0        | out |   22|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_address1  | out |   10|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_ce1       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_we1       | out |    1|  ap_memory |   Out_I_5_V   |     array    |
|Out_I_5_V_d1        | out |   22|  ap_memory |   Out_I_5_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

