$date
	Sat Oct 22 18:47:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161129
b1101 !
1"
#161130
b1101 &
b1101 %
1$
#161131
0"
#161134
b101000 &
b101000 %
#161138
b10100 &
b10100 %
#161142
b1010 &
b1010 %
#161146
b101 &
b101 %
#161150
b10000 &
b10000 %
#161154
b1000 &
b1000 %
#161158
b100 &
b100 %
#161162
b10 &
b10 %
#161166
b1 &
1#
b1 %
#161170
b0 &
b0 %
0#
0$
#1132846
b11100 &
b11100 %
1$
b11100 !
1"
#1132847
0"
#1132850
b1110 &
b1110 %
#1132854
b111 &
b111 %
#1132858
b10110 &
b10110 %
#1132862
b1011 &
b1011 %
#1132866
b100010 &
b100010 %
#1132870
b10001 &
b10001 %
#1132874
b110100 &
b110100 %
#1132878
b11010 &
b11010 %
#1132882
b1101 &
b1101 %
#1132886
b101000 &
b101000 %
#1132890
b10100 &
b10100 %
#1132894
b1010 &
b1010 %
#1132898
b101 &
b101 %
#1132902
b10000 &
b10000 %
#1132906
b1000 &
b1000 %
#1132910
b100 &
b100 %
#1132914
b10 &
b10 %
#1132918
b1 &
1#
b1 %
#1132922
b0 &
b0 %
0#
0$
#2136835
b1000 !
1"
#2136838
b1000 &
b1000 %
1$
#2136839
0"
#2136842
b100 &
b100 %
#2136846
b10 &
b10 %
#2136850
b1 &
b1 %
1#
#2136854
b0 &
0#
b0 %
0$
#4500012
