
GccApplication2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800100  000008c0  00000954  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800198  00800198  000009ec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009ec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a1c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  00000a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023ce  00000000  00000000  00000c88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001162  00000000  00000000  00003056  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001288  00000000  00000000  000041b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000598  00000000  00000000  00005440  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000844  00000000  00000000  000059d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001169  00000000  00000000  0000621c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  00007385  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
   4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  68:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  6c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>

00000070 <__ctors_end>:
  70:	11 24       	eor	r1, r1
  72:	1f be       	out	0x3f, r1	; 63
  74:	cf ef       	ldi	r28, 0xFF	; 255
  76:	d4 e0       	ldi	r29, 0x04	; 4
  78:	de bf       	out	0x3e, r29	; 62
  7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
  7c:	11 e0       	ldi	r17, 0x01	; 1
  7e:	a0 e0       	ldi	r26, 0x00	; 0
  80:	b1 e0       	ldi	r27, 0x01	; 1
  82:	e0 ec       	ldi	r30, 0xC0	; 192
  84:	f8 e0       	ldi	r31, 0x08	; 8
  86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
  88:	05 90       	lpm	r0, Z+
  8a:	0d 92       	st	X+, r0
  8c:	a8 39       	cpi	r26, 0x98	; 152
  8e:	b1 07       	cpc	r27, r17
  90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
  92:	21 e0       	ldi	r18, 0x01	; 1
  94:	a8 e9       	ldi	r26, 0x98	; 152
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
  9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
  9c:	a2 3a       	cpi	r26, 0xA2	; 162
  9e:	b2 07       	cpc	r27, r18
  a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
  a2:	0e 94 35 01 	call	0x26a	; 0x26a <main>
  a6:	0c 94 5e 04 	jmp	0x8bc	; 0x8bc <_exit>

000000aa <__bad_interrupt>:
  aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <adc_config_clock>:
#include "adc.h"


void adc_config_clock() {
	// set PB0 to output PWM timer signal
	DDRB |= 1;
  ae:	87 b3       	in	r24, 0x17	; 23
  b0:	81 60       	ori	r24, 0x01	; 1
  b2:	87 bb       	out	0x17, r24	; 23

	// set the TCCR0 to CTC mode with (1,0)
	TCCR0 |= (1 << WGM01);
  b4:	83 b7       	in	r24, 0x33	; 51
  b6:	88 60       	ori	r24, 0x08	; 8
  b8:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= ~(1 << WGM00);
  ba:	83 b7       	in	r24, 0x33	; 51
  bc:	8f 7b       	andi	r24, 0xBF	; 191
  be:	83 bf       	out	0x33, r24	; 51
	
	// set PWM toggle on match with internal clock (0,1) with regitster 1 from left
	TCCR0 &= ~(1 << COM01);
  c0:	83 b7       	in	r24, 0x33	; 51
  c2:	8f 7d       	andi	r24, 0xDF	; 223
  c4:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= (1 << COM00);
  c6:	83 b7       	in	r24, 0x33	; 51
  c8:	80 61       	ori	r24, 0x10	; 16
  ca:	83 bf       	out	0x33, r24	; 51

	// set PWM signal to match with internal clock, no prescale (0,0,1) with register 2,1,0 from left
	TCCR0 &= ~(1 << CS02);
  cc:	83 b7       	in	r24, 0x33	; 51
  ce:	8b 7f       	andi	r24, 0xFB	; 251
  d0:	83 bf       	out	0x33, r24	; 51
	TCCR0 &= ~(1 << CS01);
  d2:	83 b7       	in	r24, 0x33	; 51
  d4:	8d 7f       	andi	r24, 0xFD	; 253
  d6:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= (1 << CS00);
  d8:	83 b7       	in	r24, 0x33	; 51
  da:	81 60       	ori	r24, 0x01	; 1
  dc:	83 bf       	out	0x33, r24	; 51

	// frequency set to 0.5 x F_CPU
	OCR0 = 0;
  de:	11 be       	out	0x31, r1	; 49
  e0:	08 95       	ret

000000e2 <adc_read>:
}

uint8_t adc_read(uint8_t channel) {
	volatile char* ADC_mem = (char*) 0x1400;
	ADC_mem[0] = 0;
  e2:	10 92 00 14 	sts	0x1400, r1	; 0x801400 <__bss_end+0x125e>
	
	_delay_ms(9*8/F_CPU);
	
	uint8_t data;
	for (int i = 0; i <= channel; i++){
  e6:	20 e0       	ldi	r18, 0x00	; 0
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	04 c0       	rjmp	.+8      	; 0xf4 <adc_read+0x12>
		data = ADC_mem[0];
  ec:	90 91 00 14 	lds	r25, 0x1400	; 0x801400 <__bss_end+0x125e>
	ADC_mem[0] = 0;
	
	_delay_ms(9*8/F_CPU);
	
	uint8_t data;
	for (int i = 0; i <= channel; i++){
  f0:	2f 5f       	subi	r18, 0xFF	; 255
  f2:	3f 4f       	sbci	r19, 0xFF	; 255
  f4:	48 2f       	mov	r20, r24
  f6:	50 e0       	ldi	r21, 0x00	; 0
  f8:	42 17       	cp	r20, r18
  fa:	53 07       	cpc	r21, r19
  fc:	bc f7       	brge	.-18     	; 0xec <adc_read+0xa>
		data = ADC_mem[0];
	}
	return data;
}
  fe:	89 2f       	mov	r24, r25
 100:	08 95       	ret

00000102 <convert_horiz_JS>:
	int middle = 127;
	
	int nom;
	int denom;
	
	if ( A < default_pos -5){
 102:	28 2f       	mov	r18, r24
 104:	30 e0       	ldi	r19, 0x00	; 0
 106:	29 38       	cpi	r18, 0x89	; 137
 108:	31 05       	cpc	r19, r1
 10a:	74 f4       	brge	.+28     	; 0x128 <convert_horiz_JS+0x26>
		percentage = ((A* middle)/default_pos); //divided byt distance between default and end point //if move to left
 10c:	c9 01       	movw	r24, r18
 10e:	96 95       	lsr	r25
 110:	98 2f       	mov	r25, r24
 112:	88 27       	eor	r24, r24
 114:	97 95       	ror	r25
 116:	87 95       	ror	r24
 118:	82 1b       	sub	r24, r18
 11a:	93 0b       	sbc	r25, r19
 11c:	6e e8       	ldi	r22, 0x8E	; 142
 11e:	70 e0       	ldi	r23, 0x00	; 0
 120:	0e 94 77 02 	call	0x4ee	; 0x4ee <__divmodhi4>
 124:	cb 01       	movw	r24, r22
 126:	08 95       	ret
	}
	else if ( A > default_pos + 5) {
 128:	24 39       	cpi	r18, 0x94	; 148
 12a:	31 05       	cpc	r19, r1
 12c:	94 f0       	brlt	.+36     	; 0x152 <convert_horiz_JS+0x50>

		nom = (A -default_pos)* middle;
 12e:	2e 58       	subi	r18, 0x8E	; 142
 130:	31 09       	sbc	r19, r1
 132:	c9 01       	movw	r24, r18
 134:	96 95       	lsr	r25
 136:	98 2f       	mov	r25, r24
 138:	88 27       	eor	r24, r24
 13a:	97 95       	ror	r25
 13c:	87 95       	ror	r24
 13e:	82 1b       	sub	r24, r18
 140:	93 0b       	sbc	r25, r19
		denom = (255-default_pos);
		percentage = (nom/denom) + middle;   // divided by distance between default and end point //if move to left
 142:	61 e7       	ldi	r22, 0x71	; 113
 144:	70 e0       	ldi	r23, 0x00	; 0
 146:	0e 94 77 02 	call	0x4ee	; 0x4ee <__divmodhi4>
 14a:	cb 01       	movw	r24, r22
 14c:	81 58       	subi	r24, 0x81	; 129
 14e:	9f 4f       	sbci	r25, 0xFF	; 255
 150:	08 95       	ret

	}
	else{
		percentage = middle;
 152:	8f e7       	ldi	r24, 0x7F	; 127
 154:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	return percentage;
}
 156:	08 95       	ret

00000158 <adc_driver>:

void adc_driver(int* res_list){
 158:	0f 93       	push	r16
 15a:	1f 93       	push	r17
 15c:	cf 93       	push	r28
 15e:	df 93       	push	r29
 160:	cd b7       	in	r28, 0x3d	; 61
 162:	de b7       	in	r29, 0x3e	; 62
 164:	2c 97       	sbiw	r28, 0x0c	; 12
 166:	0f b6       	in	r0, 0x3f	; 63
 168:	f8 94       	cli
 16a:	de bf       	out	0x3e, r29	; 62
 16c:	0f be       	out	0x3f, r0	; 63
 16e:	cd bf       	out	0x3d, r28	; 61
 170:	8c 01       	movw	r16, r24
	
	volatile int horiz_data, vert_data, slider1, slider2;
	
	volatile uint8_t A = adc_read(0); 
 172:	80 e0       	ldi	r24, 0x00	; 0
 174:	0e 94 71 00 	call	0xe2	; 0xe2 <adc_read>
 178:	89 87       	std	Y+9, r24	; 0x09
	horiz_data = convert_horiz_JS(A);
 17a:	89 85       	ldd	r24, Y+9	; 0x09
 17c:	0e 94 81 00 	call	0x102	; 0x102 <convert_horiz_JS>
 180:	9a 83       	std	Y+2, r25	; 0x02
 182:	89 83       	std	Y+1, r24	; 0x01
	res_list[0] = horiz_data;
 184:	89 81       	ldd	r24, Y+1	; 0x01
 186:	9a 81       	ldd	r25, Y+2	; 0x02
 188:	f8 01       	movw	r30, r16
 18a:	91 83       	std	Z+1, r25	; 0x01
 18c:	80 83       	st	Z, r24
	
	volatile uint8_t B = adc_read(1);
 18e:	81 e0       	ldi	r24, 0x01	; 1
 190:	0e 94 71 00 	call	0xe2	; 0xe2 <adc_read>
 194:	8a 87       	std	Y+10, r24	; 0x0a
	vert_data = B; 
 196:	8a 85       	ldd	r24, Y+10	; 0x0a
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	9c 83       	std	Y+4, r25	; 0x04
 19c:	8b 83       	std	Y+3, r24	; 0x03
	res_list[1] = vert_data;
 19e:	8b 81       	ldd	r24, Y+3	; 0x03
 1a0:	9c 81       	ldd	r25, Y+4	; 0x04
 1a2:	f8 01       	movw	r30, r16
 1a4:	93 83       	std	Z+3, r25	; 0x03
 1a6:	82 83       	std	Z+2, r24	; 0x02
	
	volatile uint8_t C = adc_read(2);
 1a8:	82 e0       	ldi	r24, 0x02	; 2
 1aa:	0e 94 71 00 	call	0xe2	; 0xe2 <adc_read>
 1ae:	8b 87       	std	Y+11, r24	; 0x0b
	slider1 = C; //Går dette an?
 1b0:	8b 85       	ldd	r24, Y+11	; 0x0b
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	9e 83       	std	Y+6, r25	; 0x06
 1b6:	8d 83       	std	Y+5, r24	; 0x05
	res_list[2] = slider1;
 1b8:	8d 81       	ldd	r24, Y+5	; 0x05
 1ba:	9e 81       	ldd	r25, Y+6	; 0x06
 1bc:	f8 01       	movw	r30, r16
 1be:	95 83       	std	Z+5, r25	; 0x05
 1c0:	84 83       	std	Z+4, r24	; 0x04
	
	volatile uint8_t D = adc_read(3);
 1c2:	83 e0       	ldi	r24, 0x03	; 3
 1c4:	0e 94 71 00 	call	0xe2	; 0xe2 <adc_read>
 1c8:	8c 87       	std	Y+12, r24	; 0x0c
	slider2 = D; //Går dette an?
 1ca:	8c 85       	ldd	r24, Y+12	; 0x0c
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	98 87       	std	Y+8, r25	; 0x08
 1d0:	8f 83       	std	Y+7, r24	; 0x07
	res_list[3] = slider2;
 1d2:	8f 81       	ldd	r24, Y+7	; 0x07
 1d4:	98 85       	ldd	r25, Y+8	; 0x08
 1d6:	f8 01       	movw	r30, r16
 1d8:	97 83       	std	Z+7, r25	; 0x07
 1da:	86 83       	std	Z+6, r24	; 0x06
}
 1dc:	2c 96       	adiw	r28, 0x0c	; 12
 1de:	0f b6       	in	r0, 0x3f	; 63
 1e0:	f8 94       	cli
 1e2:	de bf       	out	0x3e, r29	; 62
 1e4:	0f be       	out	0x3f, r0	; 63
 1e6:	cd bf       	out	0x3d, r28	; 61
 1e8:	df 91       	pop	r29
 1ea:	cf 91       	pop	r28
 1ec:	1f 91       	pop	r17
 1ee:	0f 91       	pop	r16
 1f0:	08 95       	ret

000001f2 <can_init>:

#include "can.h"


void can_init(){
	mcp_init();
 1f2:	0e 94 e5 01 	call	0x3ca	; 0x3ca <mcp_init>
	set_loopback();
 1f6:	0e 94 bd 01 	call	0x37a	; 0x37a <set_loopback>
 1fa:	08 95       	ret

000001fc <can_send>:
}



void can_send(can_message* message){
 1fc:	0f 93       	push	r16
 1fe:	1f 93       	push	r17
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
 204:	8c 01       	movw	r16, r24

	mcp_write(MCP_TXB0_SIDH, message->id >> 3);
 206:	fc 01       	movw	r30, r24
 208:	60 81       	ld	r22, Z
 20a:	71 81       	ldd	r23, Z+1	; 0x01
 20c:	76 95       	lsr	r23
 20e:	67 95       	ror	r22
 210:	76 95       	lsr	r23
 212:	67 95       	ror	r22
 214:	76 95       	lsr	r23
 216:	67 95       	ror	r22
 218:	81 e3       	ldi	r24, 0x31	; 49
 21a:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
	mcp_write(MCP_TXB0_SIDL, (message->id & 0b00000000111) << 5);
 21e:	f8 01       	movw	r30, r16
 220:	60 81       	ld	r22, Z
 222:	62 95       	swap	r22
 224:	66 0f       	add	r22, r22
 226:	60 7e       	andi	r22, 0xE0	; 224
 228:	82 e3       	ldi	r24, 0x32	; 50
 22a:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
	mcp_write(MCP_TXB0_DLC, message->length);
 22e:	f8 01       	movw	r30, r16
 230:	62 81       	ldd	r22, Z+2	; 0x02
 232:	85 e3       	ldi	r24, 0x35	; 53
 234:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
		

	for (int i = 0; i < message->length; i++) {
 238:	c0 e0       	ldi	r28, 0x00	; 0
 23a:	d0 e0       	ldi	r29, 0x00	; 0
 23c:	09 c0       	rjmp	.+18     	; 0x250 <__EEPROM_REGION_LENGTH__+0x50>
		mcp_write(MCP_TXB0_D0 + i, message->data[i]);
 23e:	f8 01       	movw	r30, r16
 240:	ec 0f       	add	r30, r28
 242:	fd 1f       	adc	r31, r29
 244:	63 81       	ldd	r22, Z+3	; 0x03
 246:	8c 2f       	mov	r24, r28
 248:	8a 5c       	subi	r24, 0xCA	; 202
 24a:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
	mcp_write(MCP_TXB0_SIDH, message->id >> 3);
	mcp_write(MCP_TXB0_SIDL, (message->id & 0b00000000111) << 5);
	mcp_write(MCP_TXB0_DLC, message->length);
		

	for (int i = 0; i < message->length; i++) {
 24e:	21 96       	adiw	r28, 0x01	; 1
 250:	f8 01       	movw	r30, r16
 252:	82 81       	ldd	r24, Z+2	; 0x02
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	c8 17       	cp	r28, r24
 258:	d9 07       	cpc	r29, r25
 25a:	8c f3       	brlt	.-30     	; 0x23e <__EEPROM_REGION_LENGTH__+0x3e>
		mcp_write(MCP_TXB0_D0 + i, message->data[i]);
	}
	 
	request_to_send(); //request to send on TXB0 
 25c:	0e 94 99 01 	call	0x332	; 0x332 <request_to_send>
}
 260:	df 91       	pop	r29
 262:	cf 91       	pop	r28
 264:	1f 91       	pop	r17
 266:	0f 91       	pop	r16
 268:	08 95       	ret

0000026a <main>:




int main(void)
{
 26a:	1f 93       	push	r17
 26c:	cf 93       	push	r28
 26e:	df 93       	push	r29
 270:	cd b7       	in	r28, 0x3d	; 61
 272:	de b7       	in	r29, 0x3e	; 62
 274:	65 97       	sbiw	r28, 0x15	; 21
 276:	0f b6       	in	r0, 0x3f	; 63
 278:	f8 94       	cli
 27a:	de bf       	out	0x3e, r29	; 62
 27c:	0f be       	out	0x3f, r0	; 63
 27e:	cd bf       	out	0x3d, r28	; 61
	
	// Deklarering av globale verdier for behandling av skjermen og posisjoner på multifunction board

		volatile int js_pos[4];
		adc_driver(js_pos);
 280:	ce 01       	movw	r24, r28
 282:	01 96       	adiw	r24, 0x01	; 1
 284:	0e 94 ac 00 	call	0x158	; 0x158 <adc_driver>
		volatile int arrow_pos = 0;
 288:	1a 86       	std	Y+10, r1	; 0x0a
 28a:	19 86       	std	Y+9, r1	; 0x09
		int* arrow_pos_ptr = &arrow_pos;
		
	
	// UART
	
		USART_Init(UBRR);
 28c:	8f e1       	ldi	r24, 0x1F	; 31
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	0e 94 69 02 	call	0x4d2	; 0x4d2 <USART_Init>
		uart_link_printf();
 294:	0e 94 70 02 	call	0x4e0	; 0x4e0 <uart_link_printf>
		

	// Initialize SRAM
	
		SRAM_init();
 298:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <SRAM_init>
	
	
	// Initialize ADC clock
	
		adc_config_clock();
 29c:	0e 94 57 00 	call	0xae	; 0xae <adc_config_clock>
			
			
	// oled
	
		oled_init();
 2a0:	0e 94 09 02 	call	0x412	; 0x412 <oled_init>
		// oled_test_meny(arrow_pos_ptr,js_pos);              //Testfunskjon til menyen på oledskjermen
		
		
	// Initialisering av can. Initfunksjonen setter den i loopback
		
		can_init();
 2a4:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <can_init>
	
		// mcp_test();                                        // Test av Spi sender 81 til et register og leser det igjen
		 char my_array[] = {'o', 'l', 'e', 'o'};             //Arrayet som skal sendes i loopbackmode i can_test
 2a8:	1f e6       	ldi	r17, 0x6F	; 111
		 //can_test(2, 4, my_array);                           //Funksjon som sender innad i can-kontrolleren i loopback mode
		 

	
	
		set_normal_mode();
 2aa:	0e 94 cd 01 	call	0x39a	; 0x39a <set_normal_mode>
	
		can_message to_send;
		to_send.id = 2;
 2ae:	82 e0       	ldi	r24, 0x02	; 2
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	9c 87       	std	Y+12, r25	; 0x0c
 2b4:	8b 87       	std	Y+11, r24	; 0x0b
		to_send.length = 4;
 2b6:	84 e0       	ldi	r24, 0x04	; 4
 2b8:	8d 87       	std	Y+13, r24	; 0x0d
		memcpy(to_send.data, my_array, 4);
 2ba:	1e 87       	std	Y+14, r17	; 0x0e
 2bc:	8c e6       	ldi	r24, 0x6C	; 108
 2be:	8f 87       	std	Y+15, r24	; 0x0f
 2c0:	85 e6       	ldi	r24, 0x65	; 101
 2c2:	88 8b       	std	Y+16, r24	; 0x10
 2c4:	19 8b       	std	Y+17, r17	; 0x11
		can_send(&to_send);
 2c6:	ce 01       	movw	r24, r28
 2c8:	0b 96       	adiw	r24, 0x0b	; 11
 2ca:	0e 94 fe 00 	call	0x1fc	; 0x1fc <can_send>

	return 0;
}
 2ce:	80 e0       	ldi	r24, 0x00	; 0
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	65 96       	adiw	r28, 0x15	; 21
 2d4:	0f b6       	in	r0, 0x3f	; 63
 2d6:	f8 94       	cli
 2d8:	de bf       	out	0x3e, r29	; 62
 2da:	0f be       	out	0x3f, r0	; 63
 2dc:	cd bf       	out	0x3d, r28	; 61
 2de:	df 91       	pop	r29
 2e0:	cf 91       	pop	r28
 2e2:	1f 91       	pop	r17
 2e4:	08 95       	ret

000002e6 <mcp_read>:
	PORTB &= (0 << PB4);
	SPI_write(MCP_READ_STATUS);
	data = SPI_read();
	PORTB |= (1 << PB4);
	return data;
}
 2e6:	cf 93       	push	r28
 2e8:	c8 2f       	mov	r28, r24
 2ea:	88 b3       	in	r24, 0x18	; 24
 2ec:	18 ba       	out	0x18, r1	; 24
 2ee:	83 e0       	ldi	r24, 0x03	; 3
 2f0:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 2f4:	8c 2f       	mov	r24, r28
 2f6:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 2fa:	0e 94 50 02 	call	0x4a0	; 0x4a0 <SPI_read>
 2fe:	98 b3       	in	r25, 0x18	; 24
 300:	90 61       	ori	r25, 0x10	; 16
 302:	98 bb       	out	0x18, r25	; 24
 304:	cf 91       	pop	r28
 306:	08 95       	ret

00000308 <mcp_write>:
 308:	cf 93       	push	r28
 30a:	df 93       	push	r29
 30c:	d8 2f       	mov	r29, r24
 30e:	c6 2f       	mov	r28, r22
 310:	88 b3       	in	r24, 0x18	; 24
 312:	18 ba       	out	0x18, r1	; 24
 314:	82 e0       	ldi	r24, 0x02	; 2
 316:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 31a:	8d 2f       	mov	r24, r29
 31c:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 320:	8c 2f       	mov	r24, r28
 322:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 326:	88 b3       	in	r24, 0x18	; 24
 328:	80 61       	ori	r24, 0x10	; 16
 32a:	88 bb       	out	0x18, r24	; 24
 32c:	df 91       	pop	r29
 32e:	cf 91       	pop	r28
 330:	08 95       	ret

00000332 <request_to_send>:
 332:	88 b3       	in	r24, 0x18	; 24
 334:	18 ba       	out	0x18, r1	; 24
 336:	81 e8       	ldi	r24, 0x81	; 129
 338:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
 33c:	88 b3       	in	r24, 0x18	; 24
 33e:	80 61       	ori	r24, 0x10	; 16
 340:	88 bb       	out	0x18, r24	; 24
 342:	08 95       	ret

00000344 <bit_modify>:


void bit_modify(uint8_t address, uint8_t mask, uint8_t data){
 344:	1f 93       	push	r17
 346:	cf 93       	push	r28
 348:	df 93       	push	r29
 34a:	18 2f       	mov	r17, r24
 34c:	d6 2f       	mov	r29, r22
 34e:	c4 2f       	mov	r28, r20
	PORTB &= (0 << PB4);
 350:	88 b3       	in	r24, 0x18	; 24
 352:	18 ba       	out	0x18, r1	; 24
	SPI_write(MCP_BITMOD);
 354:	85 e0       	ldi	r24, 0x05	; 5
 356:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	SPI_write(address);
 35a:	81 2f       	mov	r24, r17
 35c:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	SPI_write(mask);
 360:	8d 2f       	mov	r24, r29
 362:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	SPI_write(data);
 366:	8c 2f       	mov	r24, r28
 368:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	
	PORTB |= (1 << PB4);
 36c:	88 b3       	in	r24, 0x18	; 24
 36e:	80 61       	ori	r24, 0x10	; 16
 370:	88 bb       	out	0x18, r24	; 24
}
 372:	df 91       	pop	r29
 374:	cf 91       	pop	r28
 376:	1f 91       	pop	r17
 378:	08 95       	ret

0000037a <set_loopback>:

void set_loopback(){
	 bit_modify(MCP_CANCTRL, MODE_MASK, MODE_LOOPBACK);
 37a:	40 e4       	ldi	r20, 0x40	; 64
 37c:	60 ee       	ldi	r22, 0xE0	; 224
 37e:	8f e0       	ldi	r24, 0x0F	; 15
 380:	0e 94 a2 01 	call	0x344	; 0x344 <bit_modify>
	 

	 // verify new mode
	 uint8_t new_mode = mcp_read(MCP_CANSTAT);
 384:	8e e0       	ldi	r24, 0x0E	; 14
 386:	0e 94 73 01 	call	0x2e6	; 0x2e6 <mcp_read>
	 if ((new_mode & MODE_MASK) != MODE_LOOPBACK) {
 38a:	80 7e       	andi	r24, 0xE0	; 224
 38c:	80 34       	cpi	r24, 0x40	; 64
 38e:	21 f0       	breq	.+8      	; 0x398 <set_loopback+0x1e>
		 printf("ERROR: failed to set mode to loopback. \r \n");
 390:	86 e0       	ldi	r24, 0x06	; 6
 392:	91 e0       	ldi	r25, 0x01	; 1
 394:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <puts>
 398:	08 95       	ret

0000039a <set_normal_mode>:
	}
}

void set_normal_mode(){
	bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
 39a:	40 e0       	ldi	r20, 0x00	; 0
 39c:	60 ee       	ldi	r22, 0xE0	; 224
 39e:	8f e0       	ldi	r24, 0x0F	; 15
 3a0:	0e 94 a2 01 	call	0x344	; 0x344 <bit_modify>
	

	// verify new mode
	uint8_t new_mode = mcp_read(MCP_CANSTAT);
 3a4:	8e e0       	ldi	r24, 0x0E	; 14
 3a6:	0e 94 73 01 	call	0x2e6	; 0x2e6 <mcp_read>
	if ((new_mode & MODE_MASK) != MODE_NORMAL) {
 3aa:	80 7e       	andi	r24, 0xE0	; 224
 3ac:	21 f0       	breq	.+8      	; 0x3b6 <set_normal_mode+0x1c>
		printf("ERROR: failed to set mode to normal. \r \n");
 3ae:	80 e3       	ldi	r24, 0x30	; 48
 3b0:	91 e0       	ldi	r25, 0x01	; 1
 3b2:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <puts>
 3b6:	08 95       	ret

000003b8 <mcp_reset>:
 	mcp_write(MCP_CNF2, BTLMODE | SAMPLE_3X | ((PS1 - 1) << 3) | (PROPAG - 1));
 	mcp_write(MCP_CNF3, WAKFIL_DISABLE | (PS2 - 1));
}

void mcp_reset() {
	PORTB &= (0 << PB4);
 3b8:	88 b3       	in	r24, 0x18	; 24
 3ba:	18 ba       	out	0x18, r1	; 24
	SPI_write(MCP_RESET);
 3bc:	80 ec       	ldi	r24, 0xC0	; 192
 3be:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	PORTB |= (1 << PB4);
 3c2:	88 b3       	in	r24, 0x18	; 24
 3c4:	80 61       	ori	r24, 0x10	; 16
 3c6:	88 bb       	out	0x18, r24	; 24
 3c8:	08 95       	ret

000003ca <mcp_init>:
		printf("ERROR: failed to set mode to normal. \r \n");
	}
}

void mcp_init() {
	spi_init();
 3ca:	0e 94 55 02 	call	0x4aa	; 0x4aa <spi_init>
	mcp_reset();
 3ce:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <mcp_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3d2:	8d ee       	ldi	r24, 0xED	; 237
 3d4:	92 e0       	ldi	r25, 0x02	; 2
 3d6:	01 97       	sbiw	r24, 0x01	; 1
 3d8:	f1 f7       	brne	.-4      	; 0x3d6 <mcp_init+0xc>
 3da:	00 c0       	rjmp	.+0      	; 0x3dc <mcp_init+0x12>
 3dc:	00 00       	nop

	_delay_ms(3);

	uint8_t value = mcp_read(MCP_CANSTAT); 
 3de:	8e e0       	ldi	r24, 0x0E	; 14
 3e0:	0e 94 73 01 	call	0x2e6	; 0x2e6 <mcp_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
 3e4:	80 7e       	andi	r24, 0xE0	; 224
 3e6:	80 38       	cpi	r24, 0x80	; 128
 3e8:	21 f0       	breq	.+8      	; 0x3f2 <mcp_init+0x28>
		printf("ERROR: MCP2515 not in configuration mode after reset. \r\n");
 3ea:	88 e5       	ldi	r24, 0x58	; 88
 3ec:	91 e0       	ldi	r25, 0x01	; 1
 3ee:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <puts>
	

	// set CAN bitrate with BAUD rate 250 000
 	uint8_t BRP = (F_CPU_osc / (2*16*(250000)));

 	mcp_write(MCP_CNF1, SJW4 | (BRP - 1));
 3f2:	61 ec       	ldi	r22, 0xC1	; 193
 3f4:	8a e2       	ldi	r24, 0x2A	; 42
 3f6:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
 	mcp_write(MCP_CNF2, BTLMODE | SAMPLE_3X | ((PS1 - 1) << 3) | (PROPAG - 1));
 3fa:	69 ee       	ldi	r22, 0xE9	; 233
 3fc:	89 e2       	ldi	r24, 0x29	; 41
 3fe:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
 	mcp_write(MCP_CNF3, WAKFIL_DISABLE | (PS2 - 1));
 402:	66 e0       	ldi	r22, 0x06	; 6
 404:	88 e2       	ldi	r24, 0x28	; 40
 406:	0e 94 84 01 	call	0x308	; 0x308 <mcp_write>
 40a:	08 95       	ret

0000040c <oled_write>:
	adress[0] = cmd;
}

static void oled_write_data(uint8_t data){
	volatile char* address = (char*) 0x1200;
	address[0] = data;
 40c:	80 93 00 10 	sts	0x1000, r24	; 0x801000 <__bss_end+0xe5e>
 410:	08 95       	ret

00000412 <oled_init>:
#include "oled.h"


void oled_init()
{
	oled_write(0xae); // display off
 412:	8e ea       	ldi	r24, 0xAE	; 174
 414:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xa1); //segment remap
 418:	81 ea       	ldi	r24, 0xA1	; 161
 41a:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xda); //common pads hardware: alternative
 41e:	8a ed       	ldi	r24, 0xDA	; 218
 420:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x12);
 424:	82 e1       	ldi	r24, 0x12	; 18
 426:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xc8); //common output scan direction:com63~com0
 42a:	88 ec       	ldi	r24, 0xC8	; 200
 42c:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xa8); //multiplex ration mode:63
 430:	88 ea       	ldi	r24, 0xA8	; 168
 432:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x3f);
 436:	8f e3       	ldi	r24, 0x3F	; 63
 438:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xd5); //display divide ratio/osc. freq. mode
 43c:	85 ed       	ldi	r24, 0xD5	; 213
 43e:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x80);
 442:	80 e8       	ldi	r24, 0x80	; 128
 444:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x81); //contrast control
 448:	81 e8       	ldi	r24, 0x81	; 129
 44a:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x50);
 44e:	80 e5       	ldi	r24, 0x50	; 80
 450:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xd9); //set pre-charge period
 454:	89 ed       	ldi	r24, 0xD9	; 217
 456:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x21);
 45a:	81 e2       	ldi	r24, 0x21	; 33
 45c:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x20); //Set Memory Addressing Mode
 460:	80 e2       	ldi	r24, 0x20	; 32
 462:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x02);
 466:	82 e0       	ldi	r24, 0x02	; 2
 468:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xdb); //VCOM deselect level mode
 46c:	8b ed       	ldi	r24, 0xDB	; 219
 46e:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x30);
 472:	80 e3       	ldi	r24, 0x30	; 48
 474:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xad); //master configuration
 478:	8d ea       	ldi	r24, 0xAD	; 173
 47a:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0x00);
 47e:	80 e0       	ldi	r24, 0x00	; 0
 480:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xa4); //out follows RAM content
 484:	84 ea       	ldi	r24, 0xA4	; 164
 486:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xa6); //set normal display
 48a:	86 ea       	ldi	r24, 0xA6	; 166
 48c:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
	oled_write(0xaf); // display on
 490:	8f ea       	ldi	r24, 0xAF	; 175
 492:	0e 94 06 02 	call	0x40c	; 0x40c <oled_write>
 496:	08 95       	ret

00000498 <SPI_write>:


void SPI_write(char data) 
{

	SPDR = data;
 498:	8f b9       	out	0x0f, r24	; 15

	while(!(SPSR & (1<<SPIF))); 
 49a:	77 9b       	sbis	0x0e, 7	; 14
 49c:	fe cf       	rjmp	.-4      	; 0x49a <SPI_write+0x2>
	
}
 49e:	08 95       	ret

000004a0 <SPI_read>:


uint8_t SPI_read(void)
{
	uint8_t data;
	SPI_write(0); //We are never interested in what the slave says
 4a0:	80 e0       	ldi	r24, 0x00	; 0
 4a2:	0e 94 4c 02 	call	0x498	; 0x498 <SPI_write>
	data = SPDR;
 4a6:	8f b1       	in	r24, 0x0f	; 15
	return data;
}
 4a8:	08 95       	ret

000004aa <spi_init>:


void spi_init(){
	DDRB = (1 << PB5) | (1<< PB7) | (1<< PB4);
 4aa:	80 eb       	ldi	r24, 0xB0	; 176
 4ac:	87 bb       	out	0x17, r24	; 23
	SPCR = (1<< SPE) | ( 1 << MSTR) | (1 << SPR0);
 4ae:	81 e5       	ldi	r24, 0x51	; 81
 4b0:	8d b9       	out	0x0d, r24	; 13
 4b2:	08 95       	ret

000004b4 <SRAM_init>:
	
}


void SRAM_init(void){
	MCUCR |= (1 << SRE);
 4b4:	85 b7       	in	r24, 0x35	; 53
 4b6:	80 68       	ori	r24, 0x80	; 128
 4b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2);
 4ba:	80 b7       	in	r24, 0x30	; 48
 4bc:	80 62       	ori	r24, 0x20	; 32
 4be:	80 bf       	out	0x30, r24	; 48
 4c0:	08 95       	ret

000004c2 <USART_Transmit>:
//
//
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffeggggg*/
	while ( !( UCSR0A & (1<<UDRE0)))
 4c2:	5d 9b       	sbis	0x0b, 5	; 11
 4c4:	fe cf       	rjmp	.-4      	; 0x4c2 <USART_Transmit>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 4c6:	8c b9       	out	0x0c, r24	; 12
 4c8:	08 95       	ret

000004ca <USART_Receive>:
}

unsigned char USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0))); 
 4ca:	5f 9b       	sbis	0x0b, 7	; 11
 4cc:	fe cf       	rjmp	.-4      	; 0x4ca <USART_Receive>
	/* Get and return received data from buffer */
	return UDR0;
 4ce:	8c b1       	in	r24, 0x0c	; 12
}
 4d0:	08 95       	ret

000004d2 <USART_Init>:


void USART_Init( unsigned int ubrr )
{
	/* Setting baud rate */
	UBRR0H = (unsigned char)(ubrr>>8);
 4d2:	90 bd       	out	0x20, r25	; 32
	UBRR0L = (unsigned char)ubrr;
 4d4:	89 b9       	out	0x09, r24	; 9
	/* Enable the reciever and transmitter*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 4d6:	88 e1       	ldi	r24, 0x18	; 24
 4d8:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<URSEL0)|(1<<USBS0)|(3<<UCSZ00);
 4da:	8e e8       	ldi	r24, 0x8E	; 142
 4dc:	80 bd       	out	0x20, r24	; 32
 4de:	08 95       	ret

000004e0 <uart_link_printf>:
	return UDR0;
}


void uart_link_printf() {
	fdevopen(&USART_Transmit, &USART_Receive);
 4e0:	65 e6       	ldi	r22, 0x65	; 101
 4e2:	72 e0       	ldi	r23, 0x02	; 2
 4e4:	81 e6       	ldi	r24, 0x61	; 97
 4e6:	92 e0       	ldi	r25, 0x02	; 2
 4e8:	0e 94 9f 02 	call	0x53e	; 0x53e <fdevopen>
 4ec:	08 95       	ret

000004ee <__divmodhi4>:
 4ee:	97 fb       	bst	r25, 7
 4f0:	07 2e       	mov	r0, r23
 4f2:	16 f4       	brtc	.+4      	; 0x4f8 <__divmodhi4+0xa>
 4f4:	00 94       	com	r0
 4f6:	07 d0       	rcall	.+14     	; 0x506 <__divmodhi4_neg1>
 4f8:	77 fd       	sbrc	r23, 7
 4fa:	09 d0       	rcall	.+18     	; 0x50e <__divmodhi4_neg2>
 4fc:	0e 94 8b 02 	call	0x516	; 0x516 <__udivmodhi4>
 500:	07 fc       	sbrc	r0, 7
 502:	05 d0       	rcall	.+10     	; 0x50e <__divmodhi4_neg2>
 504:	3e f4       	brtc	.+14     	; 0x514 <__divmodhi4_exit>

00000506 <__divmodhi4_neg1>:
 506:	90 95       	com	r25
 508:	81 95       	neg	r24
 50a:	9f 4f       	sbci	r25, 0xFF	; 255
 50c:	08 95       	ret

0000050e <__divmodhi4_neg2>:
 50e:	70 95       	com	r23
 510:	61 95       	neg	r22
 512:	7f 4f       	sbci	r23, 0xFF	; 255

00000514 <__divmodhi4_exit>:
 514:	08 95       	ret

00000516 <__udivmodhi4>:
 516:	aa 1b       	sub	r26, r26
 518:	bb 1b       	sub	r27, r27
 51a:	51 e1       	ldi	r21, 0x11	; 17
 51c:	07 c0       	rjmp	.+14     	; 0x52c <__udivmodhi4_ep>

0000051e <__udivmodhi4_loop>:
 51e:	aa 1f       	adc	r26, r26
 520:	bb 1f       	adc	r27, r27
 522:	a6 17       	cp	r26, r22
 524:	b7 07       	cpc	r27, r23
 526:	10 f0       	brcs	.+4      	; 0x52c <__udivmodhi4_ep>
 528:	a6 1b       	sub	r26, r22
 52a:	b7 0b       	sbc	r27, r23

0000052c <__udivmodhi4_ep>:
 52c:	88 1f       	adc	r24, r24
 52e:	99 1f       	adc	r25, r25
 530:	5a 95       	dec	r21
 532:	a9 f7       	brne	.-22     	; 0x51e <__udivmodhi4_loop>
 534:	80 95       	com	r24
 536:	90 95       	com	r25
 538:	bc 01       	movw	r22, r24
 53a:	cd 01       	movw	r24, r26
 53c:	08 95       	ret

0000053e <fdevopen>:
 53e:	0f 93       	push	r16
 540:	1f 93       	push	r17
 542:	cf 93       	push	r28
 544:	df 93       	push	r29
 546:	00 97       	sbiw	r24, 0x00	; 0
 548:	31 f4       	brne	.+12     	; 0x556 <fdevopen+0x18>
 54a:	61 15       	cp	r22, r1
 54c:	71 05       	cpc	r23, r1
 54e:	19 f4       	brne	.+6      	; 0x556 <fdevopen+0x18>
 550:	80 e0       	ldi	r24, 0x00	; 0
 552:	90 e0       	ldi	r25, 0x00	; 0
 554:	3a c0       	rjmp	.+116    	; 0x5ca <fdevopen+0x8c>
 556:	8b 01       	movw	r16, r22
 558:	ec 01       	movw	r28, r24
 55a:	6e e0       	ldi	r22, 0x0E	; 14
 55c:	70 e0       	ldi	r23, 0x00	; 0
 55e:	81 e0       	ldi	r24, 0x01	; 1
 560:	90 e0       	ldi	r25, 0x00	; 0
 562:	0e 94 1a 03 	call	0x634	; 0x634 <calloc>
 566:	fc 01       	movw	r30, r24
 568:	89 2b       	or	r24, r25
 56a:	91 f3       	breq	.-28     	; 0x550 <fdevopen+0x12>
 56c:	80 e8       	ldi	r24, 0x80	; 128
 56e:	83 83       	std	Z+3, r24	; 0x03
 570:	01 15       	cp	r16, r1
 572:	11 05       	cpc	r17, r1
 574:	71 f0       	breq	.+28     	; 0x592 <fdevopen+0x54>
 576:	13 87       	std	Z+11, r17	; 0x0b
 578:	02 87       	std	Z+10, r16	; 0x0a
 57a:	81 e8       	ldi	r24, 0x81	; 129
 57c:	83 83       	std	Z+3, r24	; 0x03
 57e:	80 91 98 01 	lds	r24, 0x0198	; 0x800198 <__data_end>
 582:	90 91 99 01 	lds	r25, 0x0199	; 0x800199 <__data_end+0x1>
 586:	89 2b       	or	r24, r25
 588:	21 f4       	brne	.+8      	; 0x592 <fdevopen+0x54>
 58a:	f0 93 99 01 	sts	0x0199, r31	; 0x800199 <__data_end+0x1>
 58e:	e0 93 98 01 	sts	0x0198, r30	; 0x800198 <__data_end>
 592:	20 97       	sbiw	r28, 0x00	; 0
 594:	c9 f0       	breq	.+50     	; 0x5c8 <fdevopen+0x8a>
 596:	d1 87       	std	Z+9, r29	; 0x09
 598:	c0 87       	std	Z+8, r28	; 0x08
 59a:	83 81       	ldd	r24, Z+3	; 0x03
 59c:	82 60       	ori	r24, 0x02	; 2
 59e:	83 83       	std	Z+3, r24	; 0x03
 5a0:	80 91 9a 01 	lds	r24, 0x019A	; 0x80019a <__data_end+0x2>
 5a4:	90 91 9b 01 	lds	r25, 0x019B	; 0x80019b <__data_end+0x3>
 5a8:	89 2b       	or	r24, r25
 5aa:	71 f4       	brne	.+28     	; 0x5c8 <fdevopen+0x8a>
 5ac:	f0 93 9b 01 	sts	0x019B, r31	; 0x80019b <__data_end+0x3>
 5b0:	e0 93 9a 01 	sts	0x019A, r30	; 0x80019a <__data_end+0x2>
 5b4:	80 91 9c 01 	lds	r24, 0x019C	; 0x80019c <__data_end+0x4>
 5b8:	90 91 9d 01 	lds	r25, 0x019D	; 0x80019d <__data_end+0x5>
 5bc:	89 2b       	or	r24, r25
 5be:	21 f4       	brne	.+8      	; 0x5c8 <fdevopen+0x8a>
 5c0:	f0 93 9d 01 	sts	0x019D, r31	; 0x80019d <__data_end+0x5>
 5c4:	e0 93 9c 01 	sts	0x019C, r30	; 0x80019c <__data_end+0x4>
 5c8:	cf 01       	movw	r24, r30
 5ca:	df 91       	pop	r29
 5cc:	cf 91       	pop	r28
 5ce:	1f 91       	pop	r17
 5d0:	0f 91       	pop	r16
 5d2:	08 95       	ret

000005d4 <puts>:
 5d4:	0f 93       	push	r16
 5d6:	1f 93       	push	r17
 5d8:	cf 93       	push	r28
 5da:	df 93       	push	r29
 5dc:	e0 91 9a 01 	lds	r30, 0x019A	; 0x80019a <__data_end+0x2>
 5e0:	f0 91 9b 01 	lds	r31, 0x019B	; 0x80019b <__data_end+0x3>
 5e4:	23 81       	ldd	r18, Z+3	; 0x03
 5e6:	21 ff       	sbrs	r18, 1
 5e8:	1b c0       	rjmp	.+54     	; 0x620 <puts+0x4c>
 5ea:	8c 01       	movw	r16, r24
 5ec:	d0 e0       	ldi	r29, 0x00	; 0
 5ee:	c0 e0       	ldi	r28, 0x00	; 0
 5f0:	f8 01       	movw	r30, r16
 5f2:	81 91       	ld	r24, Z+
 5f4:	8f 01       	movw	r16, r30
 5f6:	60 91 9a 01 	lds	r22, 0x019A	; 0x80019a <__data_end+0x2>
 5fa:	70 91 9b 01 	lds	r23, 0x019B	; 0x80019b <__data_end+0x3>
 5fe:	db 01       	movw	r26, r22
 600:	18 96       	adiw	r26, 0x08	; 8
 602:	ed 91       	ld	r30, X+
 604:	fc 91       	ld	r31, X
 606:	19 97       	sbiw	r26, 0x09	; 9
 608:	88 23       	and	r24, r24
 60a:	31 f0       	breq	.+12     	; 0x618 <puts+0x44>
 60c:	09 95       	icall
 60e:	89 2b       	or	r24, r25
 610:	79 f3       	breq	.-34     	; 0x5f0 <puts+0x1c>
 612:	df ef       	ldi	r29, 0xFF	; 255
 614:	cf ef       	ldi	r28, 0xFF	; 255
 616:	ec cf       	rjmp	.-40     	; 0x5f0 <puts+0x1c>
 618:	8a e0       	ldi	r24, 0x0A	; 10
 61a:	09 95       	icall
 61c:	89 2b       	or	r24, r25
 61e:	19 f0       	breq	.+6      	; 0x626 <puts+0x52>
 620:	8f ef       	ldi	r24, 0xFF	; 255
 622:	9f ef       	ldi	r25, 0xFF	; 255
 624:	02 c0       	rjmp	.+4      	; 0x62a <puts+0x56>
 626:	8d 2f       	mov	r24, r29
 628:	9c 2f       	mov	r25, r28
 62a:	df 91       	pop	r29
 62c:	cf 91       	pop	r28
 62e:	1f 91       	pop	r17
 630:	0f 91       	pop	r16
 632:	08 95       	ret

00000634 <calloc>:
 634:	0f 93       	push	r16
 636:	1f 93       	push	r17
 638:	cf 93       	push	r28
 63a:	df 93       	push	r29
 63c:	86 9f       	mul	r24, r22
 63e:	80 01       	movw	r16, r0
 640:	87 9f       	mul	r24, r23
 642:	10 0d       	add	r17, r0
 644:	96 9f       	mul	r25, r22
 646:	10 0d       	add	r17, r0
 648:	11 24       	eor	r1, r1
 64a:	c8 01       	movw	r24, r16
 64c:	0e 94 36 03 	call	0x66c	; 0x66c <malloc>
 650:	ec 01       	movw	r28, r24
 652:	00 97       	sbiw	r24, 0x00	; 0
 654:	29 f0       	breq	.+10     	; 0x660 <calloc+0x2c>
 656:	a8 01       	movw	r20, r16
 658:	60 e0       	ldi	r22, 0x00	; 0
 65a:	70 e0       	ldi	r23, 0x00	; 0
 65c:	0e 94 57 04 	call	0x8ae	; 0x8ae <memset>
 660:	ce 01       	movw	r24, r28
 662:	df 91       	pop	r29
 664:	cf 91       	pop	r28
 666:	1f 91       	pop	r17
 668:	0f 91       	pop	r16
 66a:	08 95       	ret

0000066c <malloc>:
 66c:	0f 93       	push	r16
 66e:	1f 93       	push	r17
 670:	cf 93       	push	r28
 672:	df 93       	push	r29
 674:	82 30       	cpi	r24, 0x02	; 2
 676:	91 05       	cpc	r25, r1
 678:	10 f4       	brcc	.+4      	; 0x67e <malloc+0x12>
 67a:	82 e0       	ldi	r24, 0x02	; 2
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	e0 91 a0 01 	lds	r30, 0x01A0	; 0x8001a0 <__flp>
 682:	f0 91 a1 01 	lds	r31, 0x01A1	; 0x8001a1 <__flp+0x1>
 686:	20 e0       	ldi	r18, 0x00	; 0
 688:	30 e0       	ldi	r19, 0x00	; 0
 68a:	a0 e0       	ldi	r26, 0x00	; 0
 68c:	b0 e0       	ldi	r27, 0x00	; 0
 68e:	30 97       	sbiw	r30, 0x00	; 0
 690:	19 f1       	breq	.+70     	; 0x6d8 <malloc+0x6c>
 692:	40 81       	ld	r20, Z
 694:	51 81       	ldd	r21, Z+1	; 0x01
 696:	02 81       	ldd	r16, Z+2	; 0x02
 698:	13 81       	ldd	r17, Z+3	; 0x03
 69a:	48 17       	cp	r20, r24
 69c:	59 07       	cpc	r21, r25
 69e:	c8 f0       	brcs	.+50     	; 0x6d2 <malloc+0x66>
 6a0:	84 17       	cp	r24, r20
 6a2:	95 07       	cpc	r25, r21
 6a4:	69 f4       	brne	.+26     	; 0x6c0 <malloc+0x54>
 6a6:	10 97       	sbiw	r26, 0x00	; 0
 6a8:	31 f0       	breq	.+12     	; 0x6b6 <malloc+0x4a>
 6aa:	12 96       	adiw	r26, 0x02	; 2
 6ac:	0c 93       	st	X, r16
 6ae:	12 97       	sbiw	r26, 0x02	; 2
 6b0:	13 96       	adiw	r26, 0x03	; 3
 6b2:	1c 93       	st	X, r17
 6b4:	27 c0       	rjmp	.+78     	; 0x704 <malloc+0x98>
 6b6:	00 93 a0 01 	sts	0x01A0, r16	; 0x8001a0 <__flp>
 6ba:	10 93 a1 01 	sts	0x01A1, r17	; 0x8001a1 <__flp+0x1>
 6be:	22 c0       	rjmp	.+68     	; 0x704 <malloc+0x98>
 6c0:	21 15       	cp	r18, r1
 6c2:	31 05       	cpc	r19, r1
 6c4:	19 f0       	breq	.+6      	; 0x6cc <malloc+0x60>
 6c6:	42 17       	cp	r20, r18
 6c8:	53 07       	cpc	r21, r19
 6ca:	18 f4       	brcc	.+6      	; 0x6d2 <malloc+0x66>
 6cc:	9a 01       	movw	r18, r20
 6ce:	bd 01       	movw	r22, r26
 6d0:	ef 01       	movw	r28, r30
 6d2:	df 01       	movw	r26, r30
 6d4:	f8 01       	movw	r30, r16
 6d6:	db cf       	rjmp	.-74     	; 0x68e <malloc+0x22>
 6d8:	21 15       	cp	r18, r1
 6da:	31 05       	cpc	r19, r1
 6dc:	f9 f0       	breq	.+62     	; 0x71c <malloc+0xb0>
 6de:	28 1b       	sub	r18, r24
 6e0:	39 0b       	sbc	r19, r25
 6e2:	24 30       	cpi	r18, 0x04	; 4
 6e4:	31 05       	cpc	r19, r1
 6e6:	80 f4       	brcc	.+32     	; 0x708 <malloc+0x9c>
 6e8:	8a 81       	ldd	r24, Y+2	; 0x02
 6ea:	9b 81       	ldd	r25, Y+3	; 0x03
 6ec:	61 15       	cp	r22, r1
 6ee:	71 05       	cpc	r23, r1
 6f0:	21 f0       	breq	.+8      	; 0x6fa <malloc+0x8e>
 6f2:	fb 01       	movw	r30, r22
 6f4:	93 83       	std	Z+3, r25	; 0x03
 6f6:	82 83       	std	Z+2, r24	; 0x02
 6f8:	04 c0       	rjmp	.+8      	; 0x702 <malloc+0x96>
 6fa:	90 93 a1 01 	sts	0x01A1, r25	; 0x8001a1 <__flp+0x1>
 6fe:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <__flp>
 702:	fe 01       	movw	r30, r28
 704:	32 96       	adiw	r30, 0x02	; 2
 706:	44 c0       	rjmp	.+136    	; 0x790 <malloc+0x124>
 708:	fe 01       	movw	r30, r28
 70a:	e2 0f       	add	r30, r18
 70c:	f3 1f       	adc	r31, r19
 70e:	81 93       	st	Z+, r24
 710:	91 93       	st	Z+, r25
 712:	22 50       	subi	r18, 0x02	; 2
 714:	31 09       	sbc	r19, r1
 716:	39 83       	std	Y+1, r19	; 0x01
 718:	28 83       	st	Y, r18
 71a:	3a c0       	rjmp	.+116    	; 0x790 <malloc+0x124>
 71c:	20 91 9e 01 	lds	r18, 0x019E	; 0x80019e <__brkval>
 720:	30 91 9f 01 	lds	r19, 0x019F	; 0x80019f <__brkval+0x1>
 724:	23 2b       	or	r18, r19
 726:	41 f4       	brne	.+16     	; 0x738 <malloc+0xcc>
 728:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
 72c:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
 730:	30 93 9f 01 	sts	0x019F, r19	; 0x80019f <__brkval+0x1>
 734:	20 93 9e 01 	sts	0x019E, r18	; 0x80019e <__brkval>
 738:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 73c:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 740:	21 15       	cp	r18, r1
 742:	31 05       	cpc	r19, r1
 744:	41 f4       	brne	.+16     	; 0x756 <malloc+0xea>
 746:	2d b7       	in	r18, 0x3d	; 61
 748:	3e b7       	in	r19, 0x3e	; 62
 74a:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
 74e:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
 752:	24 1b       	sub	r18, r20
 754:	35 0b       	sbc	r19, r21
 756:	e0 91 9e 01 	lds	r30, 0x019E	; 0x80019e <__brkval>
 75a:	f0 91 9f 01 	lds	r31, 0x019F	; 0x80019f <__brkval+0x1>
 75e:	e2 17       	cp	r30, r18
 760:	f3 07       	cpc	r31, r19
 762:	a0 f4       	brcc	.+40     	; 0x78c <malloc+0x120>
 764:	2e 1b       	sub	r18, r30
 766:	3f 0b       	sbc	r19, r31
 768:	28 17       	cp	r18, r24
 76a:	39 07       	cpc	r19, r25
 76c:	78 f0       	brcs	.+30     	; 0x78c <malloc+0x120>
 76e:	ac 01       	movw	r20, r24
 770:	4e 5f       	subi	r20, 0xFE	; 254
 772:	5f 4f       	sbci	r21, 0xFF	; 255
 774:	24 17       	cp	r18, r20
 776:	35 07       	cpc	r19, r21
 778:	48 f0       	brcs	.+18     	; 0x78c <malloc+0x120>
 77a:	4e 0f       	add	r20, r30
 77c:	5f 1f       	adc	r21, r31
 77e:	50 93 9f 01 	sts	0x019F, r21	; 0x80019f <__brkval+0x1>
 782:	40 93 9e 01 	sts	0x019E, r20	; 0x80019e <__brkval>
 786:	81 93       	st	Z+, r24
 788:	91 93       	st	Z+, r25
 78a:	02 c0       	rjmp	.+4      	; 0x790 <malloc+0x124>
 78c:	e0 e0       	ldi	r30, 0x00	; 0
 78e:	f0 e0       	ldi	r31, 0x00	; 0
 790:	cf 01       	movw	r24, r30
 792:	df 91       	pop	r29
 794:	cf 91       	pop	r28
 796:	1f 91       	pop	r17
 798:	0f 91       	pop	r16
 79a:	08 95       	ret

0000079c <free>:
 79c:	cf 93       	push	r28
 79e:	df 93       	push	r29
 7a0:	00 97       	sbiw	r24, 0x00	; 0
 7a2:	09 f4       	brne	.+2      	; 0x7a6 <free+0xa>
 7a4:	81 c0       	rjmp	.+258    	; 0x8a8 <free+0x10c>
 7a6:	fc 01       	movw	r30, r24
 7a8:	32 97       	sbiw	r30, 0x02	; 2
 7aa:	13 82       	std	Z+3, r1	; 0x03
 7ac:	12 82       	std	Z+2, r1	; 0x02
 7ae:	a0 91 a0 01 	lds	r26, 0x01A0	; 0x8001a0 <__flp>
 7b2:	b0 91 a1 01 	lds	r27, 0x01A1	; 0x8001a1 <__flp+0x1>
 7b6:	10 97       	sbiw	r26, 0x00	; 0
 7b8:	81 f4       	brne	.+32     	; 0x7da <free+0x3e>
 7ba:	20 81       	ld	r18, Z
 7bc:	31 81       	ldd	r19, Z+1	; 0x01
 7be:	82 0f       	add	r24, r18
 7c0:	93 1f       	adc	r25, r19
 7c2:	20 91 9e 01 	lds	r18, 0x019E	; 0x80019e <__brkval>
 7c6:	30 91 9f 01 	lds	r19, 0x019F	; 0x80019f <__brkval+0x1>
 7ca:	28 17       	cp	r18, r24
 7cc:	39 07       	cpc	r19, r25
 7ce:	51 f5       	brne	.+84     	; 0x824 <free+0x88>
 7d0:	f0 93 9f 01 	sts	0x019F, r31	; 0x80019f <__brkval+0x1>
 7d4:	e0 93 9e 01 	sts	0x019E, r30	; 0x80019e <__brkval>
 7d8:	67 c0       	rjmp	.+206    	; 0x8a8 <free+0x10c>
 7da:	ed 01       	movw	r28, r26
 7dc:	20 e0       	ldi	r18, 0x00	; 0
 7de:	30 e0       	ldi	r19, 0x00	; 0
 7e0:	ce 17       	cp	r28, r30
 7e2:	df 07       	cpc	r29, r31
 7e4:	40 f4       	brcc	.+16     	; 0x7f6 <free+0x5a>
 7e6:	4a 81       	ldd	r20, Y+2	; 0x02
 7e8:	5b 81       	ldd	r21, Y+3	; 0x03
 7ea:	9e 01       	movw	r18, r28
 7ec:	41 15       	cp	r20, r1
 7ee:	51 05       	cpc	r21, r1
 7f0:	f1 f0       	breq	.+60     	; 0x82e <free+0x92>
 7f2:	ea 01       	movw	r28, r20
 7f4:	f5 cf       	rjmp	.-22     	; 0x7e0 <free+0x44>
 7f6:	d3 83       	std	Z+3, r29	; 0x03
 7f8:	c2 83       	std	Z+2, r28	; 0x02
 7fa:	40 81       	ld	r20, Z
 7fc:	51 81       	ldd	r21, Z+1	; 0x01
 7fe:	84 0f       	add	r24, r20
 800:	95 1f       	adc	r25, r21
 802:	c8 17       	cp	r28, r24
 804:	d9 07       	cpc	r29, r25
 806:	59 f4       	brne	.+22     	; 0x81e <free+0x82>
 808:	88 81       	ld	r24, Y
 80a:	99 81       	ldd	r25, Y+1	; 0x01
 80c:	84 0f       	add	r24, r20
 80e:	95 1f       	adc	r25, r21
 810:	02 96       	adiw	r24, 0x02	; 2
 812:	91 83       	std	Z+1, r25	; 0x01
 814:	80 83       	st	Z, r24
 816:	8a 81       	ldd	r24, Y+2	; 0x02
 818:	9b 81       	ldd	r25, Y+3	; 0x03
 81a:	93 83       	std	Z+3, r25	; 0x03
 81c:	82 83       	std	Z+2, r24	; 0x02
 81e:	21 15       	cp	r18, r1
 820:	31 05       	cpc	r19, r1
 822:	29 f4       	brne	.+10     	; 0x82e <free+0x92>
 824:	f0 93 a1 01 	sts	0x01A1, r31	; 0x8001a1 <__flp+0x1>
 828:	e0 93 a0 01 	sts	0x01A0, r30	; 0x8001a0 <__flp>
 82c:	3d c0       	rjmp	.+122    	; 0x8a8 <free+0x10c>
 82e:	e9 01       	movw	r28, r18
 830:	fb 83       	std	Y+3, r31	; 0x03
 832:	ea 83       	std	Y+2, r30	; 0x02
 834:	49 91       	ld	r20, Y+
 836:	59 91       	ld	r21, Y+
 838:	c4 0f       	add	r28, r20
 83a:	d5 1f       	adc	r29, r21
 83c:	ec 17       	cp	r30, r28
 83e:	fd 07       	cpc	r31, r29
 840:	61 f4       	brne	.+24     	; 0x85a <free+0xbe>
 842:	80 81       	ld	r24, Z
 844:	91 81       	ldd	r25, Z+1	; 0x01
 846:	84 0f       	add	r24, r20
 848:	95 1f       	adc	r25, r21
 84a:	02 96       	adiw	r24, 0x02	; 2
 84c:	e9 01       	movw	r28, r18
 84e:	99 83       	std	Y+1, r25	; 0x01
 850:	88 83       	st	Y, r24
 852:	82 81       	ldd	r24, Z+2	; 0x02
 854:	93 81       	ldd	r25, Z+3	; 0x03
 856:	9b 83       	std	Y+3, r25	; 0x03
 858:	8a 83       	std	Y+2, r24	; 0x02
 85a:	e0 e0       	ldi	r30, 0x00	; 0
 85c:	f0 e0       	ldi	r31, 0x00	; 0
 85e:	12 96       	adiw	r26, 0x02	; 2
 860:	8d 91       	ld	r24, X+
 862:	9c 91       	ld	r25, X
 864:	13 97       	sbiw	r26, 0x03	; 3
 866:	00 97       	sbiw	r24, 0x00	; 0
 868:	19 f0       	breq	.+6      	; 0x870 <free+0xd4>
 86a:	fd 01       	movw	r30, r26
 86c:	dc 01       	movw	r26, r24
 86e:	f7 cf       	rjmp	.-18     	; 0x85e <free+0xc2>
 870:	8d 91       	ld	r24, X+
 872:	9c 91       	ld	r25, X
 874:	11 97       	sbiw	r26, 0x01	; 1
 876:	9d 01       	movw	r18, r26
 878:	2e 5f       	subi	r18, 0xFE	; 254
 87a:	3f 4f       	sbci	r19, 0xFF	; 255
 87c:	82 0f       	add	r24, r18
 87e:	93 1f       	adc	r25, r19
 880:	20 91 9e 01 	lds	r18, 0x019E	; 0x80019e <__brkval>
 884:	30 91 9f 01 	lds	r19, 0x019F	; 0x80019f <__brkval+0x1>
 888:	28 17       	cp	r18, r24
 88a:	39 07       	cpc	r19, r25
 88c:	69 f4       	brne	.+26     	; 0x8a8 <free+0x10c>
 88e:	30 97       	sbiw	r30, 0x00	; 0
 890:	29 f4       	brne	.+10     	; 0x89c <free+0x100>
 892:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <__flp+0x1>
 896:	10 92 a0 01 	sts	0x01A0, r1	; 0x8001a0 <__flp>
 89a:	02 c0       	rjmp	.+4      	; 0x8a0 <free+0x104>
 89c:	13 82       	std	Z+3, r1	; 0x03
 89e:	12 82       	std	Z+2, r1	; 0x02
 8a0:	b0 93 9f 01 	sts	0x019F, r27	; 0x80019f <__brkval+0x1>
 8a4:	a0 93 9e 01 	sts	0x019E, r26	; 0x80019e <__brkval>
 8a8:	df 91       	pop	r29
 8aa:	cf 91       	pop	r28
 8ac:	08 95       	ret

000008ae <memset>:
 8ae:	dc 01       	movw	r26, r24
 8b0:	01 c0       	rjmp	.+2      	; 0x8b4 <memset+0x6>
 8b2:	6d 93       	st	X+, r22
 8b4:	41 50       	subi	r20, 0x01	; 1
 8b6:	50 40       	sbci	r21, 0x00	; 0
 8b8:	e0 f7       	brcc	.-8      	; 0x8b2 <memset+0x4>
 8ba:	08 95       	ret

000008bc <_exit>:
 8bc:	f8 94       	cli

000008be <__stop_program>:
 8be:	ff cf       	rjmp	.-2      	; 0x8be <__stop_program>
