(S (NP (JJ Reversible) (NN logic)) (VP (VBZ is) (VP (RB experience) (NP (VBN renewed) (NN interest)) (SBAR (IN as) (S (NP (PRP we)) (VP (VBP are) (VP (VBG approach) (NP (NP (DT the) (NNS limits)) (PP (IN of) (NP (NNP CMOS) (NNS technologies)))))))))) (. .))
(S (SBAR (IN While) (S (NP (NP (JJ physical) (NNS implementations)) (PP (IN of) (NP (JJ reversible) (NNS gates)))) (VP (VBP have) (ADVP (RB yet)) (S (VP (TO to) (VP (VB materialize))))))) (, ,) (NP (NP (PRP it))) (VP (VBZ is) (ADJP (JJ safe)) (S (VP (TO to) (VP (VB assume) (SBAR (IN that) (S (NP (PRP they)) (VP (MD will) (VP (VB rely) (PP (IN on) (NP (JJ faulty) (JJ individual) (NNS components))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (NP (PRP we)) (VP (VBP present) (DT a) (JJ present) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (VB provide) (NP (NN fault) (NN tolerance)) (PP (TO to) (NP (DT a) (JJ reversible) (NN circuit))))))) (VP (VBN based) (PP (IN on) (NP (JJ invariant) (NNS relationships)))))) (. .))
