#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Tue Jan  9 12:44:14 2018
# Process ID: 3604
# Current directory: D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1
# Command line: vivado.exe -log block_design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source block_design_1_wrapper.tcl -notrace
# Log file: D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper.vdi
# Journal file: D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source block_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 272.984 ; gain = 30.504
Command: link_design -top block_design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_0_0/block_design_1_axi_gpio_0_0.dcp' for cell 'block_design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_1_0/block_design_1_axi_gpio_1_0.dcp' for cell 'block_design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_processing_system7_0_0/block_design_1_processing_system7_0_0.dcp' for cell 'block_design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_rst_ps7_0_100M_0/block_design_1_rst_ps7_0_100M_0.dcp' for cell 'block_design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_xbar_0/block_design_1_xbar_0.dcp' for cell 'block_design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_auto_pc_0/block_design_1_auto_pc_0.dcp' for cell 'block_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_processing_system7_0_0/block_design_1_processing_system7_0_0.xdc] for cell 'block_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_processing_system7_0_0/block_design_1_processing_system7_0_0.xdc] for cell 'block_design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_0_0/block_design_1_axi_gpio_0_0_board.xdc] for cell 'block_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_0_0/block_design_1_axi_gpio_0_0_board.xdc] for cell 'block_design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_0_0/block_design_1_axi_gpio_0_0.xdc] for cell 'block_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_0_0/block_design_1_axi_gpio_0_0.xdc] for cell 'block_design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_rst_ps7_0_100M_0/block_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'block_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_rst_ps7_0_100M_0/block_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'block_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_rst_ps7_0_100M_0/block_design_1_rst_ps7_0_100M_0.xdc] for cell 'block_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_rst_ps7_0_100M_0/block_design_1_rst_ps7_0_100M_0.xdc] for cell 'block_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_1_0/block_design_1_axi_gpio_1_0_board.xdc] for cell 'block_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_1_0/block_design_1_axi_gpio_1_0_board.xdc] for cell 'block_design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_1_0/block_design_1_axi_gpio_1_0.xdc] for cell 'block_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/sources_1/bd/block_design_1/ip/block_design_1_axi_gpio_1_0/block_design_1_axi_gpio_1_0.xdc] for cell 'block_design_1_i/axi_gpio_1/U0'
Parsing XDC File [D:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/constrs_1/new/pynq_pins.xdc]
Finished Parsing XDC File [D:/Vivado_Projects/MAS/Projekt/MAS_projekt.srcs/constrs_1/new/pynq_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 600.043 ; gain = 327.059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.987 . Memory (MB): peak = 605.621 ; gain = 5.578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af9160e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 40 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1af9160e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1976724e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 166 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1976724e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1976724e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1095.633 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bce7728f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.633 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ffd253b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1095.633 ; gain = 495.590
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file block_design_1_wrapper_drc_opted.rpt -pb block_design_1_wrapper_drc_opted.pb -rpx block_design_1_wrapper_drc_opted.rpx
Command: report_drc -file block_design_1_wrapper_drc_opted.rpt -pb block_design_1_wrapper_drc_opted.pb -rpx block_design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1095.633 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf61d2d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1095.633 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1692efe0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a9f8a47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a9f8a47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.633 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18a9f8a47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c75a216c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c75a216c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1942f1260

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c573d5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15c573d5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d9096d80

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 73935c4a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 73935c4a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.633 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 73935c4a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.633 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1495e1dd5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1495e1dd5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.660. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dcaccd61

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195
Phase 4.1 Post Commit Optimization | Checksum: 1dcaccd61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dcaccd61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dcaccd61

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c469449a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c469449a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195
Ending Placer Task | Checksum: cfec9858

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.828 ; gain = 10.195
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1105.828 ; gain = 10.195
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.526 . Memory (MB): peak = 1105.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file block_design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1105.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file block_design_1_wrapper_utilization_placed.rpt -pb block_design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1105.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file block_design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1105.828 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bfdda66 ConstDB: 0 ShapeSum: c3eebdf2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 66d96458

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.633 ; gain = 140.805
Post Restoration Checksum: NetGraph: 22200e4f NumContArr: 44b95609 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 66d96458

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.633 ; gain = 140.805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 66d96458

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.633 ; gain = 140.805

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 66d96458

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1246.633 ; gain = 140.805
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21a77ef41

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1252.184 ; gain = 146.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.684  | TNS=0.000  | WHS=-0.239 | THS=-25.974|

Phase 2 Router Initialization | Checksum: 2010a42b4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e221094b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afad791f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.579  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 187d1b2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355
Phase 4 Rip-up And Reroute | Checksum: 187d1b2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 187d1b2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187d1b2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355
Phase 5 Delay and Skew Optimization | Checksum: 187d1b2d9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187c4fa14

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.694  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1626e60e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355
Phase 6 Post Hold Fix | Checksum: 1626e60e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.245573 %
  Global Horizontal Routing Utilization  = 0.359787 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19e6100b0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19e6100b0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1501fdcae

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.694  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1501fdcae

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1252.184 ; gain = 146.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1252.184 ; gain = 146.355
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.585 . Memory (MB): peak = 1252.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file block_design_1_wrapper_drc_routed.rpt -pb block_design_1_wrapper_drc_routed.pb -rpx block_design_1_wrapper_drc_routed.rpx
Command: report_drc -file block_design_1_wrapper_drc_routed.rpt -pb block_design_1_wrapper_drc_routed.pb -rpx block_design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file block_design_1_wrapper_methodology_drc_routed.rpt -pb block_design_1_wrapper_methodology_drc_routed.pb -rpx block_design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file block_design_1_wrapper_methodology_drc_routed.rpt -pb block_design_1_wrapper_methodology_drc_routed.pb -rpx block_design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/block_design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file block_design_1_wrapper_power_routed.rpt -pb block_design_1_wrapper_power_summary_routed.pb -rpx block_design_1_wrapper_power_routed.rpx
Command: report_power -file block_design_1_wrapper_power_routed.rpt -pb block_design_1_wrapper_power_summary_routed.pb -rpx block_design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file block_design_1_wrapper_route_status.rpt -pb block_design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file block_design_1_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx block_design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file block_design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file block_design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force block_design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./block_design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Vivado_Projects/MAS/Projekt/MAS_projekt.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jan  9 12:47:14 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1621.895 ; gain = 357.219
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 12:47:14 2018...
