VERILOG_SOURCES =  $(PWD)/dump.v $(PWD)/../../../../../../CommonTester.v
TOPLEVEL=CommonTester
MODULE=CommonTester
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim