C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/t_ff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/t_ff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling entity t_ff
-- Compiling architecture tff_module of t_ff

} {} {}} C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/d_ff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/d_ff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling entity d_ff
-- Compiling architecture dff_module of d_ff

} {} {}} C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/jk_ff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/VITOR/Documents/Eng_Comp/4_semestre/Lab_Sistemas_digitais/Aulas/Exp7/DE10_LITE_FF/src/jk_ff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling entity jk_ff
-- Compiling architecture jkff_module of jk_ff

} {} {}}
