

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Jan  9 21:43:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.014 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.624 us|  0.624 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT | URAM|
+-----------------+---------+-----+-------+------+-----+
|DSP              |        -|    1|      -|     -|    -|
|Expression       |        -|    -|      0|  8218|    -|
|FIFO             |        -|    -|      -|     -|    -|
|Instance         |        -|   84|   5598|  3189|    -|
|Memory           |       30|    -|      6|     6|    -|
|Multiplexer      |        -|    -|      0|    15|    -|
|Register         |        -|    -|   8463|  1792|    -|
+-----------------+---------+-----+-------+------+-----+
|Total            |       30|   85|  14067| 13220|    0|
+-----------------+---------+-----+-------+------+-----+
|Available        |       20|   20|  16000|  8000|    0|
+-----------------+---------+-----+-------+------+-----+
|Utilization (%)  |      150|  425|     87|   165|    0|
+-----------------+---------+-----+-------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |bitselect_1ns_52ns_32s_1_1_0_U21  |bitselect_1ns_52ns_32s_1_1_0  |        0|   0|    0|   17|    0|
    |mul_12s_80ns_90_5_0_U6            |mul_12s_80ns_90_5_0           |        0|   5|  441|  256|    0|
    |mul_13s_71s_71_5_0_U7             |mul_13s_71s_71_5_0            |        0|   4|  441|  256|    0|
    |mul_40ns_40ns_79_2_0_U8           |mul_40ns_40ns_79_2_0          |        0|   5|  197|   86|    0|
    |mul_43ns_36ns_79_2_0_U9           |mul_43ns_36ns_79_2_0          |        0|   6|  219|  155|    0|
    |mul_49ns_44ns_93_3_0_U10          |mul_49ns_44ns_93_3_0          |        0|   9|  234|   84|    0|
    |mul_50ns_50ns_99_3_0_U11          |mul_50ns_50ns_99_3_0          |        0|   9|  238|   86|    0|
    |mul_54s_6ns_54_3_0_U12            |mul_54s_6ns_54_3_0            |        0|   3|  300|  144|    0|
    |mul_71ns_4ns_75_5_0_U20           |mul_71ns_4ns_75_5_0           |        0|   0|  441|  256|    0|
    |mul_73ns_6ns_79_5_0_U13           |mul_73ns_6ns_79_5_0           |        0|   4|  441|  256|    0|
    |mul_77ns_6ns_82_5_0_U14           |mul_77ns_6ns_82_5_0           |        0|   4|  441|  256|    0|
    |mul_78s_54s_131_5_0_U15           |mul_78s_54s_131_5_0           |        0|  15|  441|  256|    0|
    |mul_82ns_6ns_87_5_0_U16           |mul_82ns_6ns_87_5_0           |        0|   5|  441|  256|    0|
    |mul_83ns_6ns_89_5_0_U17           |mul_83ns_6ns_89_5_0           |        0|   5|  441|  256|    0|
    |mul_87ns_6ns_92_5_0_U18           |mul_87ns_6ns_92_5_0           |        0|   5|  441|  256|    0|
    |mul_92ns_6ns_97_5_0_U19           |mul_92ns_6ns_97_5_0           |        0|   5|  441|  256|    0|
    |sparsemux_19_8_64_1_0_U24         |sparsemux_19_8_64_1_0         |        0|   0|    0|   39|    0|
    |sparsemux_7_2_1_1_0_U22           |sparsemux_7_2_1_1_0           |        0|   0|    0|    9|    0|
    |sparsemux_7_2_1_1_0_U23           |sparsemux_7_2_1_1_0           |        0|   0|    0|    9|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                             |                              |        0|  84| 5598| 3189|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_0_U25  |mac_muladd_16s_15ns_19s_31_4_0  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                  Memory                                 |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_array_U                    |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U     |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U            |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U              |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                    |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln209_1_fu_1515_p2        |         +|   0|  0|  110|         103|         103|
    |add_ln209_2_fu_1549_p2        |         +|   0|  0|  109|         109|         109|
    |add_ln209_3_fu_1521_p2        |         +|   0|  0|   93|          93|          93|
    |add_ln209_4_fu_1480_p2        |         +|   0|  0|   90|          83|          83|
    |add_ln209_5_fu_1530_p2        |         +|   0|  0|   93|          93|          93|
    |add_ln209_fu_1509_p2          |         +|   0|  0|  116|         109|         109|
    |add_ln261_fu_2459_p2          |         +|   0|  0|   43|          36|          36|
    |add_ln280_fu_2532_p2          |         +|   0|  0|   51|          44|          44|
    |add_ln373_fu_1690_p2          |         +|   0|  0|   14|           6|           1|
    |add_ln44_1_fu_919_p2          |         +|   0|  0|   82|          82|          82|
    |add_ln44_2_fu_998_p2          |         +|   0|  0|  102|         102|         102|
    |add_ln44_3_fu_1085_p2         |         +|   0|  0|  121|         121|         121|
    |add_ln44_4_fu_1172_p2         |         +|   0|  0|  126|         126|         126|
    |add_ln44_5_fu_1259_p2         |         +|   0|  0|  131|         131|         131|
    |add_ln44_6_fu_1413_p2         |         +|   0|  0|  136|         136|         136|
    |add_ln44_fu_841_p2            |         +|   0|  0|   76|          76|          76|
    |add_ln525_1_fu_1880_p2        |         +|   0|  0|  121|         121|         121|
    |add_ln525_fu_1871_p2          |         +|   0|  0|  121|         121|         121|
    |add_ln563_1_fu_2305_p2        |         +|   0|  0|   20|          13|           1|
    |add_ln616_1_fu_2590_p2        |         +|   0|  0|  114|         107|         107|
    |add_ln616_fu_2575_p2          |         +|   0|  0|   65|          58|           5|
    |b_exp_1_fu_1358_p2            |         +|   0|  0|   19|          12|          11|
    |b_exp_fu_1323_p2              |         +|   0|  0|   19|          12|          11|
    |exp_Z1P_m_1_l_fu_2541_p2      |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_2468_p2        |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_2416_p2         |         +|   0|  0|   43|          36|          36|
    |log_sum_1_fu_1557_p2          |         +|   0|  0|  109|         109|         109|
    |m_exp_fu_1922_p2              |         +|   0|  0|   19|          12|          11|
    |out_exp_fu_2723_p2            |         +|   0|  0|   18|          11|          10|
    |r_exp_1_fu_2604_p2            |         +|   0|  0|   20|          13|           2|
    |e_frac_1_fu_1908_p2           |         -|   0|  0|   61|           1|          54|
    |sub_ln422_fu_1759_p2          |         -|   0|  0|   19|          11|          12|
    |sub_ln44_1_fu_936_p2          |         -|   0|  0|   82|          82|          82|
    |sub_ln44_2_fu_1015_p2         |         -|   0|  0|  102|         102|         102|
    |sub_ln44_3_fu_1102_p2         |         -|   0|  0|  121|         121|         121|
    |sub_ln44_4_fu_1189_p2         |         -|   0|  0|  126|         126|         126|
    |sub_ln44_5_fu_1276_p2         |         -|   0|  0|  131|         131|         131|
    |sub_ln44_6_fu_1430_p2         |         -|   0|  0|  136|         136|         136|
    |sub_ln44_fu_849_p2            |         -|   0|  0|   76|          76|          76|
    |sub_ln522_fu_1573_p2          |         -|   0|  0|  124|         117|         117|
    |sub_ln545_fu_2024_p2          |         -|   0|  0|   18|          10|          11|
    |sub_ln574_fu_2341_p2          |         -|   0|  0|   66|          59|          59|
    |and_ln342_1_fu_2770_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln342_fu_2750_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln373_1_fu_1706_p2        |       and|   0|  0|   52|          52|          52|
    |and_ln378_fu_1718_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln386_1_fu_2760_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln386_fu_1999_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln422_1_fu_2083_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln422_fu_2077_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln431_1_fu_1783_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_2_fu_1788_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_3_fu_1794_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_4_fu_2776_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_5_fu_2781_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln431_fu_1777_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln438_1_fu_1822_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_2_fu_1828_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_3_fu_1833_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_4_fu_2787_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_5_fu_2792_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln438_fu_1817_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln628_1_fu_2798_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln628_fu_2616_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln629_1_fu_2813_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln629_fu_2803_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln645_1_fu_2829_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln645_fu_2824_p2          |       and|   0|  0|    2|           1|           1|
    |r_sign_fu_2116_p2             |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_1335_p2             |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_1931_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_inf_fu_1660_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_n1_fu_1632_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_neg_fu_1675_p2           |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_1627_p2            |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_1927_p2           |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_1648_p2           |       and|   0|  0|    2|           1|           1|
    |y_is_ninf_fu_1748_p2          |       and|   0|  0|    2|           1|           1|
    |y_is_pinf_fu_1742_p2          |       and|   0|  0|    2|           1|           1|
    |ashr_ln545_fu_2134_p2         |      ashr|   0|  0|  435|         131|         131|
    |ashr_ln546_fu_2250_p2         |      ashr|   0|  0|  431|         130|         130|
    |ashr_ln553_fu_2183_p2         |      ashr|   0|  0|  435|         131|         131|
    |icmp_ln18_1_fu_1642_p2        |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_2_fu_1654_p2        |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_3_fu_1340_p2        |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln18_4_fu_714_p2         |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_fu_1636_p2          |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln340_1_fu_709_p2        |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln340_fu_1329_p2         |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln372_fu_1935_p2         |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln373_fu_1712_p2         |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln421_fu_2056_p2         |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln422_1_fu_2066_p2       |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln422_fu_2061_p2         |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln563_fu_2299_p2         |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln628_1_fu_2630_p2       |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln628_fu_2275_p2         |      icmp|   0|  0|  138|         131|         131|
    |icmp_ln645_fu_2642_p2         |      icmp|   0|  0|   20|          13|          11|
    |x_is_0_fu_1345_p2             |      icmp|   0|  0|   18|          11|           1|
    |y_is_0_fu_1616_p2             |      icmp|   0|  0|   18|          11|           1|
    |lshr_ln373_fu_1700_p2         |      lshr|   0|  0|  157|           2|          52|
    |or_ln357_fu_1664_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln373_fu_1949_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln378_1_fu_1730_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln378_fu_1724_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln386_1_fu_2004_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_2_fu_2010_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_3_fu_2740_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln386_fu_1988_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln431_1_fu_1805_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln431_2_fu_1811_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln431_fu_1799_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln438_1_fu_1845_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln438_2_fu_1851_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln438_fu_1839_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln628_fu_2636_p2           |        or|   0|  0|    2|           1|           1|
    |b_exp_2_fu_1364_p3            |    select|   0|  0|   12|           1|          12|
    |b_frac_2_fu_739_p3            |    select|   0|  0|   54|           1|          54|
    |e_frac_2_fu_1914_p3           |    select|   0|  0|   54|           1|          54|
    |m_fix_0_in_in_v_v_fu_2195_p3  |    select|   0|  0|  131|           1|         131|
    |m_fix_back_fu_2255_p3         |    select|   0|  0|  130|           1|         130|
    |m_fix_l_fu_2152_p3            |    select|   0|  0|  130|           1|         130|
    |out_sig_fu_2668_p3            |    select|   0|  0|   52|           1|          52|
    |r_exp_2_fu_2609_p3            |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_2319_p3              |    select|   0|  0|   13|           1|          13|
    |select_ln42_fu_814_p3         |    select|   0|  0|   76|           1|          76|
    |select_ln545_fu_2121_p3       |    select|   0|  0|   12|           1|          12|
    |select_ln553_1_fu_2188_p3     |    select|   0|  0|  131|           1|         131|
    |select_ln553_fu_2041_p3       |    select|   0|  0|   12|           1|          12|
    |select_ln563_fu_2311_p3       |    select|   0|  0|   13|           1|          13|
    |shl_ln545_fu_2139_p2          |       shl|   0|  0|  435|         131|         131|
    |shl_ln546_fu_2245_p2          |       shl|   0|  0|  431|         130|         130|
    |shl_ln552_fu_2166_p2          |       shl|   0|  0|  435|         131|         131|
    |shl_ln553_fu_2178_p2          |       shl|   0|  0|  435|         131|         131|
    |x_abs_greater_1_fu_1754_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln341_fu_1622_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln342_fu_2765_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln357_fu_1669_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln373_fu_1955_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_1_fu_2744_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_2_fu_2755_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln386_fu_1993_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln421_fu_2071_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln431_fu_2691_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln438_fu_2696_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln628_fu_2819_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln629_fu_2808_p2          |       xor|   0|  0|    2|           1|           2|
    |y_is_pos_fu_1736_p2           |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 8218|        4720|        5214|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  15|          3|   64|        192|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|   64|        192|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Elog2_reg_3343                      |   90|   0|   90|          0|
    |Z2_reg_3580                         |    8|   0|    8|          0|
    |Z3_reg_3587                         |    8|   0|    8|          0|
    |Z3_reg_3587_pp0_iter66_reg          |    8|   0|    8|          0|
    |Z4_reg_3592                         |   35|   0|   35|          0|
    |a_1_reg_3026                        |    6|   0|    6|          0|
    |a_2_reg_3057                        |    6|   0|    6|          0|
    |a_reg_2984                          |    4|   0|    4|          0|
    |add_ln209_1_reg_3328                |  103|   0|  103|          0|
    |add_ln209_4_reg_3312                |   83|   0|   83|          0|
    |add_ln209_5_reg_3333                |   93|   0|   93|          0|
    |add_ln209_reg_3323                  |  109|   0|  109|          0|
    |add_ln616_reg_3700                  |   58|   0|   58|          0|
    |ap_ce_reg                           |    1|   0|    1|          0|
    |ap_return_int_reg                   |   64|   0|   64|          0|
    |ashr_ln546_reg_3543                 |  130|   0|  130|          0|
    |b_exp_2_reg_3237                    |   12|   0|   12|          0|
    |b_frac_2_reg_2963                   |   54|   0|   54|          0|
    |b_frac_tilde_inverse_reg_2968       |    6|   0|    6|          0|
    |base_r_int_reg                      |   64|   0|   64|          0|
    |bs_exp_reg_2914                     |   11|   0|   11|          0|
    |bs_sig_reg_2921                     |   52|   0|   52|          0|
    |e_frac_2_reg_3429                   |   54|   0|   54|          0|
    |es_exp_reg_3358                     |   11|   0|   11|          0|
    |exp_Z1P_m_1_reg_3680                |   50|   0|   50|          0|
    |exp_Z1_hi_reg_3685                  |   50|   0|   50|          0|
    |exp_Z1_reg_3675                     |   58|   0|   58|          0|
    |exp_Z2P_m_1_reg_3643                |   44|   0|   44|          0|
    |exp_Z3_m_1_reg_3618                 |   34|   0|   43|          9|
    |exp_Z3_m_1_reg_3618_pp0_iter68_reg  |   34|   0|   43|          9|
    |exp_Z4_m_1_reg_3607                 |   36|   0|   36|          0|
    |exp_int_reg                         |   64|   0|   64|          0|
    |exp_read_reg_2909                   |   64|   0|   64|          0|
    |f_Z3_reg_3613                       |   26|   0|   26|          0|
    |icmp_ln18_2_reg_3384                |    1|   0|    1|          0|
    |icmp_ln18_3_reg_3217                |    1|   0|    1|          0|
    |icmp_ln18_4_reg_2958                |    1|   0|    1|          0|
    |icmp_ln18_reg_3374                  |    1|   0|    1|          0|
    |icmp_ln340_1_reg_2952               |    1|   0|    1|          0|
    |icmp_ln373_reg_3395                 |    1|   0|    1|          0|
    |icmp_ln422_reg_3499                 |    1|   0|    1|          0|
    |icmp_ln628_reg_3553                 |    1|   0|    1|          0|
    |icmp_ln645_reg_3716                 |    1|   0|    1|          0|
    |log_base_reg_3424                   |   78|   0|   78|          0|
    |log_sum_1_reg_3348                  |  109|   0|  109|          0|
    |logn_3_reg_3302                     |   92|   0|   92|          0|
    |logn_4_reg_3307                     |   87|   0|   87|          0|
    |lshr_ln522_1_reg_3353               |   72|   0|   72|          0|
    |lshr_ln_reg_3338                    |   78|   0|   78|          0|
    |m_diff_hi_reg_3575                  |    8|   0|    8|          0|
    |m_exp_reg_3434                      |   12|   0|   12|          0|
    |m_fix_a_reg_3570                    |   59|   0|   59|          0|
    |m_fix_l_reg_3517                    |  130|   0|  130|          0|
    |m_fix_reg_3523                      |   59|   0|   59|          0|
    |m_frac_l_reg_3468                   |  131|   0|  131|          0|
    |mul_ln44_1_reg_3047                 |   79|   0|   79|          0|
    |mul_ln44_2_reg_3083                 |   89|   0|   89|          0|
    |mul_ln44_3_reg_3115                 |   97|   0|   97|          0|
    |mul_ln44_4_reg_3147                 |   92|   0|   92|          0|
    |mul_ln44_5_reg_3179                 |   87|   0|   87|          0|
    |mul_ln44_6_reg_3247                 |   82|   0|   82|          0|
    |mul_ln44_reg_3015                   |   75|   0|   75|          0|
    |mul_ln516_reg_2978                  |   54|   0|   54|          0|
    |mul_ln616_reg_3705                  |   99|   0|   99|          0|
    |or_ln378_1_reg_3400                 |    1|   0|    1|          0|
    |or_ln386_2_reg_3452                 |    1|   0|    1|          0|
    |or_ln431_2_reg_3412                 |    1|   0|    1|          0|
    |or_ln438_2_reg_3418                 |    1|   0|    1|          0|
    |or_ln628_reg_3710                   |    1|   0|    1|          0|
    |out_sig_reg_3721                    |   52|   0|   52|          0|
    |r_exp_reg_3558                      |   13|   0|   13|          0|
    |r_sign_reg_3504                     |    1|   0|    1|          0|
    |select_ln42_reg_3005                |   57|   0|   76|         19|
    |select_ln553_reg_3488               |   12|   0|   12|          0|
    |sext_ln545_1_reg_3512               |   32|   0|   32|          0|
    |sext_ln545_reg_3478                 |   12|   0|   12|          0|
    |shl_ln546_reg_3538                  |  130|   0|  130|          0|
    |sub_ln44_1_reg_3052                 |   82|   0|   82|          0|
    |tmp_10_reg_3120                     |   87|   0|   87|          0|
    |tmp_11_reg_3126                     |   81|   0|   81|          0|
    |tmp_13_reg_3131                     |    6|   0|    6|          0|
    |tmp_14_reg_3152                     |   82|   0|   82|          0|
    |tmp_15_reg_3158                     |   76|   0|   76|          0|
    |tmp_16_reg_3163                     |    6|   0|    6|          0|
    |tmp_17_reg_3184                     |   77|   0|   77|          0|
    |tmp_18_reg_3190                     |   71|   0|   71|          0|
    |tmp_19_reg_3195                     |    6|   0|    6|          0|
    |tmp_1_reg_3444                      |    1|   0|    1|          0|
    |tmp_20_reg_3272                     |   72|   0|   72|          0|
    |tmp_21_reg_3277                     |   40|   0|   40|          0|
    |tmp_22_reg_3483                     |    1|   0|    1|          0|
    |tmp_23_reg_3528                     |    1|   0|    1|          0|
    |tmp_23_reg_3528_pp0_iter57_reg      |    1|   0|    1|          0|
    |tmp_25_reg_3633                     |   20|   0|   20|          0|
    |tmp_26_reg_3649                     |   40|   0|   40|          0|
    |tmp_27_reg_3670                     |   36|   0|   36|          0|
    |tmp_2_reg_3230                      |    1|   0|    1|          0|
    |tmp_30_reg_3493                     |    1|   0|    1|          0|
    |tmp_5_reg_2936                      |    1|   0|    1|          0|
    |tmp_6_reg_2995                      |    1|   0|    1|          0|
    |tmp_7_reg_3032                      |   67|   0|   67|          0|
    |tmp_8_reg_3094                      |   86|   0|   86|          0|
    |tmp_9_reg_3099                      |    6|   0|    6|          0|
    |tmp_reg_2929                        |    1|   0|    1|          0|
    |trunc_ln39_1_reg_3063               |   76|   0|   76|          0|
    |trunc_ln39_reg_2990                 |   50|   0|   50|          0|
    |trunc_ln657_reg_3726                |   11|   0|   11|          0|
    |x_is_0_reg_3223                     |    1|   0|    1|          0|
    |x_is_1_reg_3211                     |    1|   0|    1|          0|
    |x_is_n1_reg_3368                    |    1|   0|    1|          0|
    |x_is_neg_reg_3389                   |    1|   0|    1|          0|
    |y_is_inf_reg_3379                   |    1|   0|    1|          0|
    |y_is_odd_reg_3407                   |    1|   0|    1|          0|
    |z2_reg_3020                         |   73|   0|   73|          0|
    |z3_reg_3068                         |   82|   0|   83|          1|
    |z4_reg_3088                         |   92|   0|   92|          0|
    |zext_ln486_1_reg_3363               |   11|   0|   12|          1|
    |zext_ln502_reg_2942                 |    6|   0|   64|         58|
    |Z2_reg_3580                         |   64|  32|    8|          0|
    |a_1_reg_3026                        |   64|  32|    6|          0|
    |a_2_reg_3057                        |   64|  32|    6|          0|
    |a_reg_2984                          |   64|  32|    4|          0|
    |bs_exp_reg_2914                     |   64|  32|   11|          0|
    |es_exp_reg_3358                     |   64|  32|   11|          0|
    |exp_Z1_reg_3675                     |   64|  32|   58|          0|
    |exp_Z2P_m_1_reg_3643                |   64|  32|   44|          0|
    |exp_Z4_m_1_reg_3607                 |   64|  32|   36|          0|
    |exp_read_reg_2909                   |   64|  32|   64|          0|
    |icmp_ln18_3_reg_3217                |   64|  32|    1|          0|
    |icmp_ln18_4_reg_2958                |   64|  32|    1|          0|
    |icmp_ln340_1_reg_2952               |   64|  32|    1|          0|
    |icmp_ln422_reg_3499                 |   64|  32|    1|          0|
    |icmp_ln628_reg_3553                 |   64|  32|    1|          0|
    |m_diff_hi_reg_3575                  |   64|  32|    8|          0|
    |m_exp_reg_3434                      |   64|  32|   12|          0|
    |m_fix_reg_3523                      |   64|  32|   59|          0|
    |m_frac_l_reg_3468                   |   64|  32|  131|          0|
    |or_ln378_1_reg_3400                 |   64|  32|    1|          0|
    |or_ln386_2_reg_3452                 |   64|  32|    1|          0|
    |or_ln431_2_reg_3412                 |   64|  32|    1|          0|
    |or_ln438_2_reg_3418                 |   64|  32|    1|          0|
    |r_exp_reg_3558                      |   64|  32|   13|          0|
    |r_sign_reg_3504                     |   64|  32|    1|          0|
    |select_ln42_reg_3005                |   64|  32|   76|         19|
    |tmp_10_reg_3120                     |   64|  32|   87|          0|
    |tmp_11_reg_3126                     |   64|  32|   81|          0|
    |tmp_13_reg_3131                     |   64|  32|    6|          0|
    |tmp_14_reg_3152                     |   64|  32|   82|          0|
    |tmp_15_reg_3158                     |   64|  32|   76|          0|
    |tmp_16_reg_3163                     |   64|  32|    6|          0|
    |tmp_17_reg_3184                     |   64|  32|   77|          0|
    |tmp_18_reg_3190                     |   64|  32|   71|          0|
    |tmp_19_reg_3195                     |   64|  32|    6|          0|
    |tmp_1_reg_3444                      |   64|  32|    1|          0|
    |tmp_20_reg_3272                     |   64|  32|   72|          0|
    |tmp_26_reg_3649                     |   64|  32|   40|          0|
    |tmp_2_reg_3230                      |   64|  32|    1|          0|
    |tmp_30_reg_3493                     |   64|  32|    1|          0|
    |tmp_5_reg_2936                      |   64|  32|    1|          0|
    |tmp_7_reg_3032                      |   64|  32|   67|          0|
    |tmp_8_reg_3094                      |   64|  32|   86|          0|
    |tmp_9_reg_3099                      |   64|  32|    6|          0|
    |tmp_reg_2929                        |   64|  32|    1|          0|
    |trunc_ln39_1_reg_3063               |   64|  32|   76|          0|
    |trunc_ln39_reg_2990                 |   64|  32|   50|          0|
    |x_is_0_reg_3223                     |   64|  32|    1|          0|
    |x_is_1_reg_3211                     |   64|  32|    1|          0|
    |x_is_n1_reg_3368                    |   64|  32|    1|          0|
    |x_is_neg_reg_3389                   |   64|  32|    1|          0|
    |y_is_odd_reg_3407                   |   64|  32|    1|          0|
    |z2_reg_3020                         |   64|  32|   73|          0|
    |z3_reg_3068                         |   64|  32|   83|          1|
    |z4_reg_3088                         |   64|  32|   92|          0|
    |zext_ln502_reg_2942                 |   64|  32|   64|         58|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 8463|1792| 6744|        175|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 79


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 1, D = 79, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 80 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 81 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 82 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 83 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 84 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 85 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 86 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 87 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 88 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 89 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.76ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 90 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.76> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 91 [1/1] (2.62ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 91 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.62ns)   --->   "%icmp_ln18_4 = icmp_ne  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 92 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 93 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 94 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 95 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.93ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 96 'select' 'b_frac_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/2] ( I:1.76ns O:1.76ns )   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 97 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.76> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 98 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 99 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 100 [2/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 100 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 101 [1/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 101 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 102 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 103 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:41->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 104 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 105 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i54.i16, i54 %mul_ln516, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 106 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i70 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 107 'zext' 'zext_ln42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i1.i74, i1 1, i74 %zext_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 108 'bitconcatenate' 'zext_ln42_2_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i71 %z1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 109 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i1.i75, i1 1, i75 %zext_ln42_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 110 'bitconcatenate' 'tmp_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i75 %zext_ln42_2_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 111 'zext' 'zext_ln42_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.08ns)   --->   "%select_ln42 = select i1 %tmp_6, i76 %tmp_4, i76 %zext_ln42_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'select' 'select_ln42' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [5/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 115 [4/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 115 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.77>
ST_8 : Operation 116 [3/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 117 [2/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.77>
ST_10 : Operation 118 [1/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.63>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i75 %mul_ln44" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (4.63ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'sub' 'sub_ln44' <Predicate = true> <Delay = 4.63> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [5/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 130 [4/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.77>
ST_14 : Operation 131 [3/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 132 [2/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.77>
ST_16 : Operation 133 [1/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.78>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 1, i80 %zext_ln40" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_7, i14 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i81 %shl_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 137 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i81 %eZ" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 138 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_3, i82 %zext_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i80 %shl_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (4.78ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 4.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.77>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [5/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.77>
ST_19 : Operation 149 [4/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.77>
ST_20 : Operation 150 [3/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.77>
ST_21 : Operation 151 [2/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.77>
ST_22 : Operation 152 [1/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i1.i95, i1 1, i95 %zext_ln40_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i101 %shl_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i96 %eZ_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_8, i102 %zext_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i95 %shl_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (5.27ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 5.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.77>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [5/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.77>
ST_25 : Operation 168 [4/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.77>
ST_26 : Operation 169 [3/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.77>
ST_27 : Operation 170 [2/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.77>
ST_28 : Operation 171 [1/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.73>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 172 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 173 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 174 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i120 %shl_ln44_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 175 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i110 %eZ_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 176 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_13, i121 %zext_ln44_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 177 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i97.i11, i97 %mul_ln44_3, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 178 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i108 %shl_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 179 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (5.73ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 180 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 5.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 181 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 182 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 183 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.77>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 184 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 185 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [5/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.77>
ST_31 : Operation 187 [4/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.77>
ST_32 : Operation 188 [3/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.77>
ST_33 : Operation 189 [2/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.77>
ST_34 : Operation 190 [1/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.86>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_11, i44 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i125 %shl_ln44_8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i110 %eZ_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_18, i126 %zext_ln44_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i92.i16, i92 %mul_ln44_4, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i108 %shl_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (5.86ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_22" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 5.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.77>
ST_36 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 205 [5/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.77>
ST_37 : Operation 206 [4/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.77>
ST_38 : Operation 207 [3/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.77>
ST_39 : Operation 208 [2/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.77>
ST_40 : Operation 209 [1/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.98>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 210 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 211 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_15, i54 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 212 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i130 %shl_ln44_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 213 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i110 %eZ_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 214 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_23, i131 %zext_ln44_24" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 215 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i87.i21, i87 %mul_ln44_5, i21 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 216 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i108 %shl_ln44_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 217 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 218 [1/1] (5.98ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 218 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 5.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 219 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 220 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 221 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 5.77>
ST_42 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 222 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 223 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 224 [5/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 224 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.77>
ST_43 : Operation 225 [4/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 225 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.77>
ST_44 : Operation 226 [3/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 226 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.77>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 227 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (1.67ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 228 'add' 'b_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 229 [1/1] (1.69ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 229 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 230 [1/1] (0.80ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 230 'and' 'x_is_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 231 [1/1] (1.67ns)   --->   "%icmp_ln18_3 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 231 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 232 [1/1] (1.67ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 232 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 233 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 234 [1/1] (1.67ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 234 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 235 [1/1] (1.00ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 235 'select' 'b_exp_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 236 [2/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 236 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.77>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 237 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 238 [5/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 238 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 239 [1/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 239 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.11>
ST_47 : Operation 240 [4/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 240 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 241 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 242 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 242 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 243 [2/2] (2.77ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 243 'load' 'logn_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_47 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 244 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 245 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 245 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 246 [2/2] (2.77ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 246 'load' 'logn_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_47 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 247 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 248 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 248 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 249 [2/2] (2.77ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 249 'load' 'logn_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 250 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 251 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_18, i64 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 252 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i135 %shl_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 253 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i110 %eZ_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 254 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_6 = add i136 %zext_ln44_28, i136 %zext_ln44_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 255 'add' 'add_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i82.i26, i82 %mul_ln44_6, i26 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 256 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i108 %shl_ln44_11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 257 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 258 [1/1] (6.11ns) (root node of TernaryAdder)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_32" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 258 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 6.11> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 259 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 260 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 260 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 261 [2/2] (2.77ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 261 'load' 'logn_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_47 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 262 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 263 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.13>
ST_48 : Operation 264 [3/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 264 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 266 [2/2] (2.77ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 266 'load' 'log_sum' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_48 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 267 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 269 [2/2] (2.77ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 269 'load' 'logn' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 270 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 271 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 272 [2/2] (2.77ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 272 'load' 'logn_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_48 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 273 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 275 [2/2] (2.77ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 275 'load' 'logn_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_48 : Operation 276 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 276 'load' 'logn_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_48 : Operation 277 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 277 'load' 'logn_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_48 : Operation 278 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 278 'load' 'logn_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_48 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 279 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 280 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 280 'load' 'logn_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_48 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 281 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 282 [1/1] (3.36ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 282 'add' 'add_ln209_4' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_21" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 283 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 284 [2/2] (5.76ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 284 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.79>
ST_49 : Operation 285 [2/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 285 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 286 [1/2] ( I:2.77ns O:2.77ns )   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 286 'load' 'log_sum' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 287 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 287 'load' 'logn' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 288 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 289 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 289 'load' 'logn_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 290 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 291 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 291 'load' 'logn_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 292 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 293 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 294 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (4.02ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 295 'add' 'add_ln209' <Predicate = true> <Delay = 4.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 296 [1/1] (3.85ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 296 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 297 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 298 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (5.05ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 299 'add' 'add_ln209_5' <Predicate = true> <Delay = 5.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 300 [1/2] (5.76ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 300 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i78 @_ssdm_op_PartSelect.i78.i79.i32.i32, i79 %mul_ln522, i32 1, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 301 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 5.77>
ST_50 : Operation 302 [1/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 302 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 303 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 304 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 305 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 306 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 306 'add' 'log_sum_1' <Predicate = true> <Delay = 5.44> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_20, i45 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 307 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i78 %lshr_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 308 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (4.21ns)   --->   "%sub_ln522 = sub i117 %shl_ln1, i117 %zext_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 309 'sub' 'sub_ln522' <Predicate = true> <Delay = 4.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%lshr_ln522_1 = partselect i72 @_ssdm_op_PartSelect.i72.i117.i32.i32, i117 %sub_ln522, i32 45, i32 116" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 310 'partselect' 'lshr_ln522_1' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 6.52>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 311 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 312 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 313 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 314 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 314 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 315 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 316 [1/1] (1.67ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 316 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %tmp, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 317 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 318 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.80ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 319 'and' 'x_is_n1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (1.67ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 320 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 321 [1/1] (2.62ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 321 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [1/1] (0.80ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 322 'and' 'y_is_inf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 323 [1/1] (2.62ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 323 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [1/1] (0.80ns)   --->   "%x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 324 'and' 'x_is_inf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 325 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 326 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 327 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %tmp, i1 %xor_ln357" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 327 'and' 'x_is_neg' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%es_exp_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 328 'partselect' 'es_exp_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 329 [1/1] (1.60ns)   --->   "%add_ln373 = add i6 %es_exp_cast, i6 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 329 'add' 'add_ln373' <Predicate = true> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 330 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 331 [1/1] (2.29ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 331 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 2.29> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373_1 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 332 'and' 'and_ln373_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 333 [1/1] (2.62ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373_1, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 333 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 334 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 335 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 336 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 336 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 337 [1/1] (0.80ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 337 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 338 [1/1] (0.80ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 338 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 339 [1/1] (0.80ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 339 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [1/1] (0.80ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 340 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 341 [1/1] (1.69ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 341 'sub' 'sub_ln422' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 342 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 343 [1/1] (1.83ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 343 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 1.83> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 344 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_2)   --->   "%and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 345 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 346 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 347 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 348 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 349 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 349 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 350 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 350 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_2)   --->   "%and_ln438 = and i1 %tmp_2, i1 %y_is_pinf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 351 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 352 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 353 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 354 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 355 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 356 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 356 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 357 'or' 'or_ln438_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 358 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i120 %shl_ln2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 359 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i109 %log_sum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 360 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i121 %sext_ln525, i121 %sext_ln525_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 361 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i72 %lshr_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 362 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (5.73ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i121 %add_ln525, i121 %zext_ln525" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 363 'add' 'add_ln525_1' <Predicate = true> <Delay = 5.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.31> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%log_base = partselect i78 @_ssdm_op_PartSelect.i78.i121.i32.i32, i121 %add_ln525_1, i32 43, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 364 'partselect' 'log_base' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 365 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 366 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (2.65ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 367 'sub' 'e_frac_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 368 [1/1] (0.93ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 368 'select' 'e_frac_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.77>
ST_52 : Operation 369 [1/1] (1.67ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 369 'add' 'm_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 370 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 371 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 372 [1/1] (1.69ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 372 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 373 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp_1, i1 %icmp_ln372" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 374 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln373 = xor i1 %or_ln373, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 375 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 376 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 377 'sparsemux' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 378 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 379 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 380 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 380 'and' 'and_ln386' <Predicate = true> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 381 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 382 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 382 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i78 %log_base" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 383 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 384 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 385 [5/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 385 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.77>
ST_53 : Operation 386 [4/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 386 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.77>
ST_54 : Operation 387 [3/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 387 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.77>
ST_55 : Operation 388 [2/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 388 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.77>
ST_56 : Operation 389 [1/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 389 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 390 [1/1] (1.67ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 390 'sub' 'sub_ln545' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 391 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 392 'bitselect' 'tmp_22' <Predicate = (tmp_1)> <Delay = 0.00>
ST_56 : Operation 393 [1/1] (1.00ns)   --->   "%select_ln553 = select i1 %tmp_22, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 393 'select' 'select_ln553' <Predicate = (tmp_1)> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %m_frac_l, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 394 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 6.05>
ST_57 : Operation 395 [1/1] (1.69ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 395 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 396 [1/1] (1.69ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 396 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 397 [1/1] (1.69ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 397 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 398 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 399 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 400 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 401 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 402 'sparsemux' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 403 [1/1] (1.29ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 403 'and' 'r_sign' <Predicate = true> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 404 [1/1] (1.00ns)   --->   "%select_ln545 = select i1 %tmp_1, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 404 'select' 'select_ln545' <Predicate = true> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 405 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 406 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 407 [1/1] (3.54ns)   --->   "%ashr_ln545 = ashr i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 407 'ashr' 'ashr_ln545' <Predicate = (tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 408 [1/1] (3.54ns)   --->   "%shl_ln545 = shl i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 408 'shl' 'shl_ln545' <Predicate = (!tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 409 'trunc' 'trunc_ln545' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 410 'trunc' 'trunc_ln545_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 411 [1/1] (1.11ns)   --->   "%m_fix_l = select i1 %tmp_1, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 411 'select' 'm_fix_l' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 412 'sext' 'sext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 413 'zext' 'zext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 414 [1/1] (3.54ns)   --->   "%shl_ln552 = shl i131 %m_frac_l, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 414 'shl' 'shl_ln552' <Predicate = (!tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 415 'sext' 'sext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 416 'zext' 'zext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 417 [1/1] (3.54ns)   --->   "%shl_ln553 = shl i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 417 'shl' 'shl_ln553' <Predicate = (tmp_1 & tmp_22)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 418 [1/1] (3.54ns)   --->   "%ashr_ln553 = ashr i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 418 'ashr' 'ashr_ln553' <Predicate = (tmp_1 & !tmp_22)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_22, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 419 'select' 'select_ln553_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 420 [1/1] (1.13ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_1, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 420 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 1.13> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 421 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 421 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 422 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 423 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 423 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 424 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 424 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 425 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 426 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 427 [3/3] (1.38ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 427 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 3.53>
ST_58 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 428 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 429 [1/1] (3.53ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 429 'shl' 'shl_ln546' <Predicate = (tmp_1)> <Delay = 3.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 430 [1/1] (3.53ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 430 'ashr' 'ashr_ln546' <Predicate = (!tmp_1)> <Delay = 3.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 431 [2/3] (1.38ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 431 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 4.56>
ST_59 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp_1, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 432 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 433 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_23, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 434 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 435 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 436 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 436 'add' 'add_ln563' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%sext_ln628 = sext i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 437 'sext' 'sext_ln628' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (4.56ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i131 %m_frac_l, i131 %sext_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 438 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 4.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.34>
ST_60 : Operation 439 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 439 'add' 'add_ln563' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 440 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 441 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 442 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 443 [1/1] (1.80ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 443 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 444 [1/1] (1.70ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 444 'add' 'add_ln563_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 445 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 446 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_24, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 446 'select' 'r_exp' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.77>
ST_61 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 447 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 448 [5/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 448 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.77>
ST_62 : Operation 449 [4/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 449 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.77>
ST_63 : Operation 450 [3/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 450 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.77>
ST_64 : Operation 451 [2/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 451 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.77>
ST_65 : Operation 452 [1/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 452 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 453 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 453 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 5.56>
ST_66 : Operation 454 [1/1] (2.79ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 454 'sub' 'sub_ln574' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 455 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 455 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 456 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 457 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 457 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 458 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 459 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 460 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 461 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 462 [2/2] (2.77ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 462 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_66 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 463 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 464 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 464 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 465 [2/2] (2.77ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 465 'load' 'f_Z3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 5.00>
ST_67 : Operation 466 [1/2] ( I:2.77ns O:2.77ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 466 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_67 : Operation 467 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 467 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 468 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 469 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 470 [1/1] (2.22ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 470 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 471 [1/2] ( I:2.77ns O:2.77ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 471 'load' 'f_Z3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 68 <SV = 67> <Delay = 6.71>
ST_68 : Operation 472 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 472 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 473 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 474 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 475 [2/2] (6.71ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 475 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.71>
ST_69 : Operation 476 [1/2] (6.71ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 476 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 477 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 478 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 479 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 479 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 480 [2/2] (2.77ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 480 'load' 'f_Z2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 4.69>
ST_70 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 481 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 482 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 483 [1/1] (2.25ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 483 'add' 'add_ln261' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 484 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 485 [1/1] (2.43ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 485 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 486 [1/2] ( I:2.77ns O:2.77ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 486 'load' 'f_Z2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_70 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 487 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 6.28>
ST_71 : Operation 488 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_26" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 488 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 489 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 490 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 491 [3/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 491 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.28>
ST_72 : Operation 492 [2/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 492 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.28>
ST_73 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 493 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 494 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 494 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 495 [2/2] (2.77ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 495 'load' 'exp_Z1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_73 : Operation 496 [1/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 496 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 497 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 5.05>
ST_74 : Operation 498 [1/2] ( I:2.77ns O:2.77ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 498 'load' 'exp_Z1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_74 : Operation 499 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_26, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 499 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 500 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 501 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 502 [1/1] (2.45ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 502 'add' 'add_ln280' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 503 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 504 [1/1] (2.60ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 504 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 505 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 505 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 506 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 506 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 6.28>
ST_75 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 507 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 508 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 509 [3/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 509 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.28>
ST_76 : Operation 510 [2/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 510 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.28>
ST_77 : Operation 511 [1/1] (2.77ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 511 'add' 'add_ln616' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 512 [1/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 512 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.01>
ST_78 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 513 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 514 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 515 [1/1] (3.97ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 515 'add' 'add_ln616_1' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 516 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 517 [1/1] (1.70ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 517 'add' 'r_exp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 518 [1/1] (0.78ns)   --->   "%r_exp_2 = select i1 %tmp_28, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 518 'select' 'r_exp_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 519 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 520 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 521 [1/1] (1.45ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_29, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 521 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 522 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 522 'or' 'or_ln628' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 523 [1/1] (1.70ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 523 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 524 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 525 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 526 [1/1] (0.93ns)   --->   "%out_sig = select i1 %tmp_28, i52 %tmp_3, i52 %tmp_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 526 'select' 'out_sig' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 527 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 6.63>
ST_79 : Operation 528 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 528 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 529 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 529 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 530 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_5)   --->   "%xor_ln431 = xor i1 %or_ln431_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 531 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_5)   --->   "%xor_ln438 = xor i1 %or_ln438_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 532 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 533 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 533 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 534 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 535 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 535 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 536 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (1.67ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 537 'add' 'out_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 538 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 538 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 539 'bitcast' 'bitcast_ln497_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386_1)   --->   "%or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 540 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 541 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln386_1 = xor i1 %or_ln386_3, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 541 'xor' 'xor_ln386_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 542 [1/1] (0.80ns)   --->   "%and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 542 'and' 'and_ln342' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln386_2 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 543 'xor' 'xor_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 544 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 544 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 545 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 546 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 546 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 547 [1/1] (0.80ns)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 547 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 548 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 548 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 549 [1/1] (0.80ns)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 549 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 550 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 550 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 551 [1/1] (0.80ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 551 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 552 [1/1] (0.80ns)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %tmp_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 552 'and' 'and_ln629' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln629_1)   --->   "%xor_ln629 = xor i1 %tmp_30, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 553 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 554 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 554 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 555 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 556 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 557 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 557 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 558 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 558 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 559 [1/1] (1.83ns)   --->   "%retval_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.9double.double.i8, i8 128, i64 1, i8 64, i64 %bitcast_ln497, i8 32, i64 nan, i8 16, i64 %bitcast_ln497_1, i8 8, i64 %bitcast_ln497_2, i8 4, i64 %bitcast_ln497_2, i8 2, i64 %bitcast_ln497_1, i8 1, i64 %bitcast_ln497_2, i8 0, i64 %bitcast_ln497_3, i64 <undef>, i8 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 559 'sparsemux' 'retval_2' <Predicate = true> <Delay = 1.83> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 560 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %retval_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 560 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                                 (read          ) [ 01111111111111111111111111111111111111111111111111110000000000000000000000000000]
base_read                                                                (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
data                                                                     (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bs_exp                                                                   (partselect    ) [ 01111111111111111111111111111111111111111111110000000000000000000000000000000000]
bs_sig                                                                   (trunc         ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                      (bitselect     ) [ 01111111111111111111111111111111111111111111111111110000000000000000000000000000]
tmp_5                                                                    (bitselect     ) [ 01111111111111111111111111111111111111111111110000000000000000000000000000000000]
index0                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln502                                                               (zext          ) [ 01111111111111111111111111111111111111111111111110000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr      (getelementptr ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln340_1                                                             (icmp          ) [ 01011111111111111111111111111111111111111111111111110000000000000000000000000000]
icmp_ln18_4                                                              (icmp          ) [ 01011111111111111111111111111111111111111111111111111000000000000000000000000000]
b_frac                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_1                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln485                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_2                                                                 (select        ) [ 01011100000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_tilde_inverse                                                     (load          ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln516                                                               (zext          ) [ 01001100000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln516                                                                (mul           ) [ 01000010000000000000000000000000000000000000000000000000000000000000000000000000]
a                                                                        (partselect    ) [ 01000011111111111111111111111111111111111111111110000000000000000000000000000000]
trunc_ln39                                                               (trunc         ) [ 01000011111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                                                    (bitselect     ) [ 01000010000000000000000000000000000000000000000000000000000000000000000000000000]
z1                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                                                    (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42_2_cast                                                         (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42_1                                                              (zext          ) [ 01000001111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                                                                    (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42_2                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln42                                                              (select        ) [ 01000001111100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_1                                                              (zext          ) [ 01000001111000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln44                                                                 (mul           ) [ 01000000000100000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44                                                                 (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_2                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44                                                                 (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2                                                                       (partselect    ) [ 01000000000011111100000000000000000000000000000000000000000000000000000000000000]
a_1                                                                      (partselect    ) [ 01000000000011111111111111111111111111111111111110000000000000000000000000000000]
tmp_7                                                                    (partselect    ) [ 01000000000011111100000000000000000000000000000000000000000000000000000000000000]
zext_ln44_5                                                              (zext          ) [ 01000000000001111000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_6                                                              (zext          ) [ 01000000000001111000000000000000000000000000000000000000000000000000000000000000]
mul_ln44_1                                                               (mul           ) [ 01000000000000000100000000000000000000000000000000000000000000000000000000000000]
zext_ln40                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                       (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_1                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_3                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_4                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_1                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_2                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_7                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_1                                                               (sub           ) [ 01000000000000000010000000000000000000000000000000000000000000000000000000000000]
a_2                                                                      (partselect    ) [ 01000000000000000011111111111111111111111111111110000000000000000000000000000000]
trunc_ln39_1                                                             (trunc         ) [ 01000000000000000011111100000000000000000000000000000000000000000000000000000000]
z3                                                                       (bitconcatenate) [ 01000000000000000001111100000000000000000000000000000000000000000000000000000000]
zext_ln44_10                                                             (zext          ) [ 01000000000000000001111000000000000000000000000000000000000000000000000000000000]
zext_ln44_11                                                             (zext          ) [ 01000000000000000001111000000000000000000000000000000000000000000000000000000000]
mul_ln44_2                                                               (mul           ) [ 01000000000000000000000100000000000000000000000000000000000000000000000000000000]
zext_ln40_1                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_1                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_4                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_8                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_9                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_2                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_5                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_12                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_2                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4                                                                       (partselect    ) [ 01000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_8                                                                    (partselect    ) [ 01000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_9                                                                    (partselect    ) [ 01000000000000000000000011111111111111111111111100000000000000000000000000000000]
zext_ln44_15                                                             (zext          ) [ 01000000000000000000000001111000000000000000000000000000000000000000000000000000]
zext_ln44_16                                                             (zext          ) [ 01000000000000000000000001111000000000000000000000000000000000000000000000000000]
mul_ln44_3                                                               (mul           ) [ 01000000000000000000000000000100000000000000000000000000000000000000000000000000]
zext_ln40_2                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_6                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_13                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_14                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_3                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_7                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_17                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_3                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                                                   (partselect    ) [ 01000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_11                                                                   (partselect    ) [ 01000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_13                                                                   (partselect    ) [ 01000000000000000000000000000011111111111111111100000000000000000000000000000000]
zext_ln44_20                                                             (zext          ) [ 01000000000000000000000000000001111000000000000000000000000000000000000000000000]
zext_ln44_21                                                             (zext          ) [ 01000000000000000000000000000001111000000000000000000000000000000000000000000000]
mul_ln44_4                                                               (mul           ) [ 01000000000000000000000000000000000100000000000000000000000000000000000000000000]
zext_ln40_3                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_3                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_8                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_18                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_19                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_4                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_9                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_22                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_4                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                                                                   (partselect    ) [ 01000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_15                                                                   (partselect    ) [ 01000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_16                                                                   (partselect    ) [ 01000000000000000000000000000000000011111111111100000000000000000000000000000000]
zext_ln44_25                                                             (zext          ) [ 01000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln44_26                                                             (zext          ) [ 01000000000000000000000000000000000001111000000000000000000000000000000000000000]
mul_ln44_5                                                               (mul           ) [ 01000000000000000000000000000000000000000100000000000000000000000000000000000000]
zext_ln40_4                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_4                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_s                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_23                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_24                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_5                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_3                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_27                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_5                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                                                                   (partselect    ) [ 01000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_18                                                                   (partselect    ) [ 01000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_19                                                                   (partselect    ) [ 01000000000000000000000000000000000000000011111100000000000000000000000000000000]
zext_ln44_30                                                             (zext          ) [ 01000000000000000000000000000000000000000001111000000000000000000000000000000000]
zext_ln44_31                                                             (zext          ) [ 01000000000000000000000000000000000000000001111000000000000000000000000000000000]
zext_ln486                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                    (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln340                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_1                                                                   (and           ) [ 01000000000000000000000000000000000000000000001111110000000000000000000000000000]
icmp_ln18_3                                                              (icmp          ) [ 01000000000000000000000000000000000000000000001111111000000000000000000000000000]
x_is_0                                                                   (icmp          ) [ 01000000000000000000000000000000000000000000001111110000000000000000000000000000]
tmp_2                                                                    (bitselect     ) [ 01000000000000000000000000000000000000000000001111110000000000000000000000000000]
b_exp_1                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                  (select        ) [ 01000000000000000000000000000000000000000000001000000000000000000000000000000000]
sext_ln494                                                               (sext          ) [ 01000000000000000000000000000000000000000000000111100000000000000000000000000000]
mul_ln44_6                                                               (mul           ) [ 01000000000000000000000000000000000000000000000100000000000000000000000000000000]
zext_ln46_3                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln46_4                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln46_5                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln40_5                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_5                                                                     (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_10                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_28                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_29                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44_6                                                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln44_11                                                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_32                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln44_6                                                               (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46_6                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000]
tmp_20                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000011100000000000000000000000000000]
tmp_21                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000010000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_addr                 (getelementptr ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln46                                                                (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr  (getelementptr ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln46_1                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr  (getelementptr ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln46_2                                                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr (getelementptr ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_3                                                                   (load          ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_4                                                                   (load          ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_5                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_5                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_6                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_6                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_4                                                              (add           ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln522                                                               (zext          ) [ 01000000000000000000000000000000000000000000000001000000000000000000000000000000]
log_sum                                                                  (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn                                                                     (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_1                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_2                                                                   (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_3                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln194_4                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209                                                                (add           ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000]
add_ln209_1                                                              (add           ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000]
add_ln209_3                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln209_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_5                                                              (add           ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000]
mul_ln522                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln                                                                  (partselect    ) [ 01000000000000000000000000000000000000000000000000100000000000000000000000000000]
Elog2                                                                    (mul           ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000]
zext_ln209                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln209_2                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln209_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_1                                                                (add           ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000]
shl_ln1                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln522_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln522                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln522_1                                                             (partselect    ) [ 01000000000000000000000000000000000000000000000000010000000000000000000000000000]
data_1                                                                   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
es_sign                                                                  (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
es_exp                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000001111100000000000000000000000]
es_sig                                                                   (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln486_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
y_is_0                                                                   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln341                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                  (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_n1                                                                  (and           ) [ 01000000000000000000000000000000000000000000000000001111111111111111111111111111]
icmp_ln18                                                                (icmp          ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
icmp_ln18_1                                                              (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_inf                                                                 (and           ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
icmp_ln18_2                                                              (icmp          ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
x_is_inf                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln357                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln357                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_neg                                                                 (and           ) [ 01000000000000000000000000000000000000000000000000001111110000000000000000000000]
es_exp_cast                                                              (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln373                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln373                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln373                                                               (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln373_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln373                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
and_ln378                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln378                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln378_1                                                               (or            ) [ 01000000000000000000000000000000000000000000000000001111111111111111111111111111]
y_is_pos                                                                 (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_pinf                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_ninf                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_abs_greater_1                                                          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln422                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln422                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_odd                                                                 (bitselect     ) [ 01000000000000000000000000000000000000000000000000001111110000000000000000000000]
and_ln431                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_2                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_3                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431_1                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln431_2                                                               (or            ) [ 01000000000000000000000000000000000000000000000000001111111111111111111111111111]
and_ln438                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_2                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_3                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438_1                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln438_2                                                               (or            ) [ 01000000000000000000000000000000000000000000000000001111111111111111111111111111]
shl_ln2                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln525                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln525_1                                                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln525                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln525                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln525_1                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_base                                                                 (partselect    ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
e_frac                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln532                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_frac_1                                                                 (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
e_frac_2                                                                 (select        ) [ 01000000000000000000000000000000000000000000000000001000000000000000000000000000]
m_exp                                                                    (add           ) [ 01000000000000000000000000000000000000000000000000000111110000000000000000000000]
y_is_NaN                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                 (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln372                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                                                    (bitselect     ) [ 01000000000000000000000000000000000000000000000000000111111100000000000000000000]
or_ln373                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln373                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_int                                                                 (sparsemux     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386                                                                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln386                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_1                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_2                                                               (or            ) [ 01000000000000000000000000000000000000000000000000000111111111111111111111111111]
sext_ln539                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000111100000000000000000000000]
sext_ln539_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000111100000000000000000000000]
m_frac_l                                                                 (mul           ) [ 01000000000000000000000000000000000000000000000000000000011100000000000000000000]
sub_ln545                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln545                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_22                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000010000000000000000000000]
select_ln553                                                             (select        ) [ 01000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_30                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000011111111111111111111111]
icmp_ln421                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln422                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000000001111111111111111111110]
icmp_ln422_1                                                             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln421                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln422                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln422_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7                                                                 (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_is_odd_1                                                               (sparsemux     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sign                                                                   (and           ) [ 01000000000000000000000000000000000000000000000000000000001111111111111111111111]
select_ln545                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln545_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000000001000000000000000000000]
zext_ln545                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln545                                                               (ashr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln545                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln545                                                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln545_1                                                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix_l                                                                  (select        ) [ 01000000000000000000000000000000000000000000000000000000001000000000000000000000]
sext_ln552                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln552                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln552                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln553                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln553                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln553                                                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln553                                                               (ashr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln553_1                                                           (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix_0_in_in_v_v                                                        (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                                                                    (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln549                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix                                                                    (partselect    ) [ 01000000000000000000000000000000000000000000000000000000001111111110000000000000]
m_fix_hi                                                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                                                                   (bitselect     ) [ 01000000000000000000000000000000000000000000000000000000001100000000000000000000]
sext_ln563                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000000001100000000000000000000]
zext_ln546                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln546                                                                (shl           ) [ 01000000000000000000000000000000000000000000000000000000000100000000000000000000]
ashr_ln546                                                               (ashr          ) [ 01000000000000000000000000000000000000000000000000000000000100000000000000000000]
m_fix_back                                                               (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln563                                                                (mul           ) [ 01000000000000000000000000000000000000000000000000000000000010000000000000000000]
shl_ln3                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln563_1                                                             (sext          ) [ 01000000000000000000000000000000000000000000000000000000000010000000000000000000]
sext_ln628                                                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln628                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000011111111111111111110]
add_ln563                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_cast                                                               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                                                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln563                                                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln563                                                               (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln563_1                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln563                                                             (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp                                                                    (select        ) [ 01000000000000000000000000000000000000000000000000000000000001111111111111111110]
sext_ln568                                                               (sext          ) [ 01000000000000000000000000000000000000000000000000000000000000111100000000000000]
mul_ln568                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_fix_a                                                                  (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000010000000000000]
sub_ln574                                                                (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001111111000000]
Z2                                                                       (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001111111100000]
Z3                                                                       (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000001100000000000]
Z4                                                                       (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000001000000000000]
Z4_ind                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln249                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr           (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000001000000000000]
zext_ln254                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1         (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000001000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load           (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
f_Z4                                                                     (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln250_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z4_m_1                                                               (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000111000000000]
f_Z3                                                                     (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000000100000000000]
exp_Z3_m_1                                                               (bitconcatenate) [ 01000000000000000000000000000000000000000000000000000000000000000000011000000000]
zext_ln258                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000010000000000]
zext_ln258_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000010000000000]
mul_ln258                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000]
zext_ln273                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr           (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000]
zext_ln255                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln261_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln261                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln261                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1                                                              (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000111100000]
f_Z2                                                                     (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000111100000]
exp_Z2_m_1                                                               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln277                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000011000000]
zext_ln277_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000011000000]
zext_ln611                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr         (getelementptr ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000100000]
mul_ln277                                                                (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                                                                   (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000100000]
exp_Z1                                                                   (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000011100]
and_ln                                                                   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280                                                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln280                                                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln280_1                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l                                                            (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1                                                              (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000010000]
exp_Z1_hi                                                                (partselect    ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000010000]
zext_ln616                                                               (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001100]
zext_ln616_1                                                             (zext          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001100]
add_ln616                                                                (add           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000010]
mul_ln616                                                                (mul           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000010]
shl_ln4                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln616_2                                                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln616_1                                                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28                                                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_1                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_2                                                                  (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln628                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln628_1                                                             (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln628                                                                 (or            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001]
icmp_ln645                                                               (icmp          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_3                                                                    (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_sig                                                                  (select        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln657                                                              (trunc         ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln293                                                       (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
t                                                                        (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497                                                            (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln431                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln438                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_1                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_1                                                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_2                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_2                                                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp                                                                  (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_3                                                                      (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln497_3                                                          (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln386_3                                                               (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386_1                                                              (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln342                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln386_2                                                              (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln386_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln342                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln342_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_4                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln431_5                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_4                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln438_5                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln628_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln629                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln629                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln629_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln628                                                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln645                                                                (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln645_1                                                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp                                                                  (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
retval_2                                                                 (sparsemux     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln661                                                                (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i70.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i1.i74"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i1.i75"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i80"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i1.i95"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i1.i109"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i97.i11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i92.i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i87.i21"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i82.i26"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i117.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i78.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i131.i32"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.9double.double.i8"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="424" class="1004" name="exp_read_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="50"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="base_read_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="92" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr/47 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_3/47 "/>
</bind>
</comp>

<comp id="462" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="87" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr/47 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_4/47 "/>
</bind>
</comp>

<comp id="475" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="82" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr/47 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_5/47 "/>
</bind>
</comp>

<comp id="488" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="77" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr/47 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_6/47 "/>
</bind>
</comp>

<comp id="501" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="109" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="47"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr/48 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum/48 "/>
</bind>
</comp>

<comp id="514" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="105" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr/48 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_access_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn/48 "/>
</bind>
</comp>

<comp id="527" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="102" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr/48 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_1/48 "/>
</bind>
</comp>

<comp id="540" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="97" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="6" slack="0"/>
<pin id="544" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr/48 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_2/48 "/>
</bind>
</comp>

<comp id="553" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="26" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr/66 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="0"/>
<pin id="565" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="566" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="567" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="26" slack="1"/>
<pin id="568" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load/66 f_Z3/66 "/>
</bind>
</comp>

<comp id="570" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="26" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1/66 "/>
</bind>
</comp>

<comp id="578" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="42" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/69 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/69 "/>
</bind>
</comp>

<comp id="591" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="58" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/73 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/73 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="0" index="1" bw="80" slack="0"/>
<pin id="607" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2/46 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="71" slack="0"/>
<pin id="612" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/61 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="40" slack="0"/>
<pin id="616" dir="0" index="1" bw="40" slack="0"/>
<pin id="617" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln522/48 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="43" slack="0"/>
<pin id="620" dir="0" index="1" bw="36" slack="0"/>
<pin id="621" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln258/68 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="49" slack="0"/>
<pin id="624" dir="0" index="1" bw="44" slack="0"/>
<pin id="625" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln277/71 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="50" slack="0"/>
<pin id="628" dir="0" index="1" bw="50" slack="0"/>
<pin id="629" dir="1" index="2" bw="99" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln616/75 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="54" slack="1"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln516/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="73" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_1/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="77" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="1" index="2" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_6/42 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="78" slack="0"/>
<pin id="644" dir="0" index="1" bw="54" slack="0"/>
<pin id="645" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/52 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="82" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_5/36 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="83" slack="0"/>
<pin id="652" dir="0" index="1" bw="6" slack="0"/>
<pin id="653" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_2/18 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="87" slack="0"/>
<pin id="656" dir="0" index="1" bw="6" slack="0"/>
<pin id="657" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_4/30 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="92" slack="0"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="1" index="2" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_3/24 "/>
</bind>
</comp>

<comp id="662" class="1004" name="data_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="bs_exp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="11" slack="44"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="bs_sig_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="index0_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln502_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln340_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="52" slack="1"/>
<pin id="711" dir="0" index="1" bw="52" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="43"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340_1/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln18_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="52" slack="1"/>
<pin id="716" dir="0" index="1" bw="52" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_4/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="b_frac_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="54" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="0" index="2" bw="52" slack="1"/>
<pin id="723" dir="0" index="3" bw="1" slack="0"/>
<pin id="724" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="b_frac_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="53" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="52" slack="1"/>
<pin id="732" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac_1/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln485_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="53" slack="0"/>
<pin id="737" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln485/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="b_frac_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="0" index="1" bw="54" slack="0"/>
<pin id="742" dir="0" index="2" bw="54" slack="0"/>
<pin id="743" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_2/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln516_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="1"/>
<pin id="748" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="a_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="0" index="1" bw="54" slack="0"/>
<pin id="753" dir="0" index="2" bw="7" slack="0"/>
<pin id="754" dir="0" index="3" bw="7" slack="0"/>
<pin id="755" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="trunc_ln39_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="54" slack="0"/>
<pin id="762" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="54" slack="0"/>
<pin id="767" dir="0" index="2" bw="7" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="z1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="71" slack="0"/>
<pin id="774" dir="0" index="1" bw="54" slack="1"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_s_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="70" slack="0"/>
<pin id="781" dir="0" index="1" bw="54" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln42_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="70" slack="0"/>
<pin id="788" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln42_2_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="75" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="70" slack="0"/>
<pin id="794" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln42_2_cast/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln42_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="71" slack="0"/>
<pin id="800" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="76" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="71" slack="0"/>
<pin id="806" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln42_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="75" slack="0"/>
<pin id="812" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln42_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="76" slack="0"/>
<pin id="817" dir="0" index="2" bw="76" slack="0"/>
<pin id="818" dir="1" index="3" bw="76" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln44_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="1"/>
<pin id="823" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="71" slack="0"/>
<pin id="826" dir="0" index="1" bw="4" slack="0"/>
<pin id="827" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="shl_ln_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="75" slack="0"/>
<pin id="832" dir="0" index="1" bw="50" slack="6"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln44_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="75" slack="0"/>
<pin id="839" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/11 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln44_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="75" slack="0"/>
<pin id="843" dir="0" index="1" bw="76" slack="5"/>
<pin id="844" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln44_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="75" slack="1"/>
<pin id="848" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sub_ln44_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="76" slack="0"/>
<pin id="851" dir="0" index="1" bw="75" slack="0"/>
<pin id="852" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="z2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="73" slack="0"/>
<pin id="857" dir="0" index="1" bw="76" slack="0"/>
<pin id="858" dir="0" index="2" bw="3" slack="0"/>
<pin id="859" dir="0" index="3" bw="8" slack="0"/>
<pin id="860" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2/11 "/>
</bind>
</comp>

<comp id="865" class="1004" name="a_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="0"/>
<pin id="867" dir="0" index="1" bw="76" slack="0"/>
<pin id="868" dir="0" index="2" bw="8" slack="0"/>
<pin id="869" dir="0" index="3" bw="8" slack="0"/>
<pin id="870" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_7_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="67" slack="0"/>
<pin id="877" dir="0" index="1" bw="76" slack="0"/>
<pin id="878" dir="0" index="2" bw="3" slack="0"/>
<pin id="879" dir="0" index="3" bw="8" slack="0"/>
<pin id="880" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln44_5_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="1"/>
<pin id="887" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/12 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln44_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="73" slack="1"/>
<pin id="891" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/12 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln40_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="73" slack="6"/>
<pin id="895" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/17 "/>
</bind>
</comp>

<comp id="896" class="1004" name="eZ_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="81" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="73" slack="0"/>
<pin id="900" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/17 "/>
</bind>
</comp>

<comp id="904" class="1004" name="shl_ln44_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="81" slack="0"/>
<pin id="906" dir="0" index="1" bw="67" slack="6"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_1/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln44_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="81" slack="0"/>
<pin id="913" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/17 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln44_4_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="81" slack="0"/>
<pin id="917" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/17 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln44_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="81" slack="0"/>
<pin id="921" dir="0" index="1" bw="81" slack="0"/>
<pin id="922" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/17 "/>
</bind>
</comp>

<comp id="925" class="1004" name="shl_ln44_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="80" slack="0"/>
<pin id="927" dir="0" index="1" bw="79" slack="1"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_2/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln44_7_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="80" slack="0"/>
<pin id="934" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/17 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sub_ln44_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="82" slack="0"/>
<pin id="938" dir="0" index="1" bw="80" slack="0"/>
<pin id="939" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_1/17 "/>
</bind>
</comp>

<comp id="942" class="1004" name="a_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="0" index="1" bw="82" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="0"/>
<pin id="946" dir="0" index="3" bw="8" slack="0"/>
<pin id="947" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/17 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln39_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="82" slack="0"/>
<pin id="954" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/17 "/>
</bind>
</comp>

<comp id="956" class="1004" name="z3_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="83" slack="0"/>
<pin id="958" dir="0" index="1" bw="82" slack="1"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3/18 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln44_10_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="1"/>
<pin id="965" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_10/18 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln44_11_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="83" slack="0"/>
<pin id="969" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_11/18 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln40_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="83" slack="5"/>
<pin id="974" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/23 "/>
</bind>
</comp>

<comp id="975" class="1004" name="eZ_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="96" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="0" index="2" bw="83" slack="0"/>
<pin id="979" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/23 "/>
</bind>
</comp>

<comp id="983" class="1004" name="shl_ln44_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="101" slack="0"/>
<pin id="985" dir="0" index="1" bw="76" slack="6"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_4/23 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln44_8_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="101" slack="0"/>
<pin id="992" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_8/23 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln44_9_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="96" slack="0"/>
<pin id="996" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_9/23 "/>
</bind>
</comp>

<comp id="998" class="1004" name="add_ln44_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="101" slack="0"/>
<pin id="1000" dir="0" index="1" bw="96" slack="0"/>
<pin id="1001" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/23 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="shl_ln44_5_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="95" slack="0"/>
<pin id="1006" dir="0" index="1" bw="89" slack="1"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_5/23 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln44_12_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="95" slack="0"/>
<pin id="1013" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_12/23 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sub_ln44_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="102" slack="0"/>
<pin id="1017" dir="0" index="1" bw="95" slack="0"/>
<pin id="1018" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_2/23 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="z4_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="92" slack="0"/>
<pin id="1023" dir="0" index="1" bw="102" slack="0"/>
<pin id="1024" dir="0" index="2" bw="5" slack="0"/>
<pin id="1025" dir="0" index="3" bw="8" slack="0"/>
<pin id="1026" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4/23 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_8_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="86" slack="0"/>
<pin id="1033" dir="0" index="1" bw="102" slack="0"/>
<pin id="1034" dir="0" index="2" bw="5" slack="0"/>
<pin id="1035" dir="0" index="3" bw="8" slack="0"/>
<pin id="1036" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/23 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_9_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="0"/>
<pin id="1043" dir="0" index="1" bw="102" slack="0"/>
<pin id="1044" dir="0" index="2" bw="8" slack="0"/>
<pin id="1045" dir="0" index="3" bw="8" slack="0"/>
<pin id="1046" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/23 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln44_15_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="6" slack="1"/>
<pin id="1053" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_15/24 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln44_16_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="92" slack="1"/>
<pin id="1057" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_16/24 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln40_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="92" slack="6"/>
<pin id="1061" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/29 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="eZ_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="110" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="0" index="2" bw="92" slack="0"/>
<pin id="1066" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/29 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="shl_ln44_6_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="120" slack="0"/>
<pin id="1072" dir="0" index="1" bw="86" slack="6"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_6/29 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln44_13_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="120" slack="0"/>
<pin id="1079" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_13/29 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zext_ln44_14_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="110" slack="0"/>
<pin id="1083" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_14/29 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln44_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="120" slack="0"/>
<pin id="1087" dir="0" index="1" bw="110" slack="0"/>
<pin id="1088" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_3/29 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="shl_ln44_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="108" slack="0"/>
<pin id="1093" dir="0" index="1" bw="97" slack="1"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_7/29 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln44_17_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="108" slack="0"/>
<pin id="1100" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_17/29 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sub_ln44_3_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="121" slack="0"/>
<pin id="1104" dir="0" index="1" bw="108" slack="0"/>
<pin id="1105" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_3/29 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_10_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="87" slack="0"/>
<pin id="1110" dir="0" index="1" bw="121" slack="0"/>
<pin id="1111" dir="0" index="2" bw="7" slack="0"/>
<pin id="1112" dir="0" index="3" bw="8" slack="0"/>
<pin id="1113" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/29 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_11_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="81" slack="0"/>
<pin id="1120" dir="0" index="1" bw="121" slack="0"/>
<pin id="1121" dir="0" index="2" bw="7" slack="0"/>
<pin id="1122" dir="0" index="3" bw="8" slack="0"/>
<pin id="1123" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/29 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_13_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="6" slack="0"/>
<pin id="1130" dir="0" index="1" bw="121" slack="0"/>
<pin id="1131" dir="0" index="2" bw="8" slack="0"/>
<pin id="1132" dir="0" index="3" bw="8" slack="0"/>
<pin id="1133" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/29 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln44_20_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="6" slack="1"/>
<pin id="1140" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_20/30 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="zext_ln44_21_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="87" slack="1"/>
<pin id="1144" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_21/30 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln40_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="87" slack="6"/>
<pin id="1148" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/35 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="eZ_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="110" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="0" index="2" bw="87" slack="0"/>
<pin id="1153" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/35 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="shl_ln44_8_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="125" slack="0"/>
<pin id="1159" dir="0" index="1" bw="81" slack="6"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_8/35 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln44_18_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="125" slack="0"/>
<pin id="1166" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_18/35 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="zext_ln44_19_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="110" slack="0"/>
<pin id="1170" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_19/35 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln44_4_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="125" slack="0"/>
<pin id="1174" dir="0" index="1" bw="110" slack="0"/>
<pin id="1175" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_4/35 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="shl_ln44_9_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="108" slack="0"/>
<pin id="1180" dir="0" index="1" bw="92" slack="1"/>
<pin id="1181" dir="0" index="2" bw="1" slack="0"/>
<pin id="1182" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_9/35 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln44_22_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="108" slack="0"/>
<pin id="1187" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_22/35 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sub_ln44_4_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="126" slack="0"/>
<pin id="1191" dir="0" index="1" bw="108" slack="0"/>
<pin id="1192" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_4/35 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_14_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="82" slack="0"/>
<pin id="1197" dir="0" index="1" bw="126" slack="0"/>
<pin id="1198" dir="0" index="2" bw="7" slack="0"/>
<pin id="1199" dir="0" index="3" bw="8" slack="0"/>
<pin id="1200" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/35 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_15_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="76" slack="0"/>
<pin id="1207" dir="0" index="1" bw="126" slack="0"/>
<pin id="1208" dir="0" index="2" bw="7" slack="0"/>
<pin id="1209" dir="0" index="3" bw="8" slack="0"/>
<pin id="1210" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/35 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_16_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="6" slack="0"/>
<pin id="1217" dir="0" index="1" bw="126" slack="0"/>
<pin id="1218" dir="0" index="2" bw="8" slack="0"/>
<pin id="1219" dir="0" index="3" bw="8" slack="0"/>
<pin id="1220" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/35 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln44_25_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="1"/>
<pin id="1227" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_25/36 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="zext_ln44_26_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="82" slack="1"/>
<pin id="1231" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_26/36 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln40_4_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="82" slack="6"/>
<pin id="1235" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/41 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="eZ_4_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="110" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="0" index="2" bw="82" slack="0"/>
<pin id="1240" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/41 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="shl_ln44_s_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="130" slack="0"/>
<pin id="1246" dir="0" index="1" bw="76" slack="6"/>
<pin id="1247" dir="0" index="2" bw="1" slack="0"/>
<pin id="1248" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_s/41 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln44_23_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="130" slack="0"/>
<pin id="1253" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_23/41 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln44_24_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="110" slack="0"/>
<pin id="1257" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_24/41 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="add_ln44_5_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="130" slack="0"/>
<pin id="1261" dir="0" index="1" bw="110" slack="0"/>
<pin id="1262" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_5/41 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="shl_ln44_3_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="108" slack="0"/>
<pin id="1267" dir="0" index="1" bw="87" slack="1"/>
<pin id="1268" dir="0" index="2" bw="1" slack="0"/>
<pin id="1269" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_3/41 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln44_27_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="108" slack="0"/>
<pin id="1274" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_27/41 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sub_ln44_5_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="131" slack="0"/>
<pin id="1278" dir="0" index="1" bw="108" slack="0"/>
<pin id="1279" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_5/41 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="tmp_17_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="77" slack="0"/>
<pin id="1284" dir="0" index="1" bw="131" slack="0"/>
<pin id="1285" dir="0" index="2" bw="7" slack="0"/>
<pin id="1286" dir="0" index="3" bw="9" slack="0"/>
<pin id="1287" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/41 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_18_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="71" slack="0"/>
<pin id="1294" dir="0" index="1" bw="131" slack="0"/>
<pin id="1295" dir="0" index="2" bw="7" slack="0"/>
<pin id="1296" dir="0" index="3" bw="8" slack="0"/>
<pin id="1297" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/41 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_19_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="6" slack="0"/>
<pin id="1304" dir="0" index="1" bw="131" slack="0"/>
<pin id="1305" dir="0" index="2" bw="8" slack="0"/>
<pin id="1306" dir="0" index="3" bw="9" slack="0"/>
<pin id="1307" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/41 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="zext_ln44_30_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="6" slack="1"/>
<pin id="1314" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_30/42 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="zext_ln44_31_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="77" slack="1"/>
<pin id="1318" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_31/42 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln486_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="44"/>
<pin id="1322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/45 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="b_exp_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="11" slack="0"/>
<pin id="1325" dir="0" index="1" bw="11" slack="0"/>
<pin id="1326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/45 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="icmp_ln340_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="12" slack="0"/>
<pin id="1331" dir="0" index="1" bw="12" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/45 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="x_is_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="43"/>
<pin id="1338" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/45 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="icmp_ln18_3_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="44"/>
<pin id="1342" dir="0" index="1" bw="11" slack="0"/>
<pin id="1343" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_3/45 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="x_is_0_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="11" slack="44"/>
<pin id="1347" dir="0" index="1" bw="11" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/45 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="tmp_2_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="12" slack="0"/>
<pin id="1353" dir="0" index="2" bw="5" slack="0"/>
<pin id="1354" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/45 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="b_exp_1_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="11" slack="0"/>
<pin id="1360" dir="0" index="1" bw="11" slack="0"/>
<pin id="1361" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/45 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="b_exp_2_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="44"/>
<pin id="1366" dir="0" index="1" bw="12" slack="0"/>
<pin id="1367" dir="0" index="2" bw="12" slack="0"/>
<pin id="1368" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/45 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln494_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="12" slack="1"/>
<pin id="1373" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494/46 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln46_3_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="6" slack="24"/>
<pin id="1377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/47 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="zext_ln46_4_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="6" slack="18"/>
<pin id="1381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/47 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="zext_ln46_5_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="6" slack="12"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/47 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="zext_ln40_5_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="77" slack="6"/>
<pin id="1389" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/47 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="eZ_5_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="110" slack="0"/>
<pin id="1392" dir="0" index="1" bw="1" slack="0"/>
<pin id="1393" dir="0" index="2" bw="77" slack="0"/>
<pin id="1394" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/47 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="shl_ln44_10_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="135" slack="0"/>
<pin id="1400" dir="0" index="1" bw="71" slack="6"/>
<pin id="1401" dir="0" index="2" bw="1" slack="0"/>
<pin id="1402" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_10/47 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="zext_ln44_28_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="135" slack="0"/>
<pin id="1407" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_28/47 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="zext_ln44_29_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="110" slack="0"/>
<pin id="1411" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_29/47 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="add_ln44_6_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="135" slack="0"/>
<pin id="1415" dir="0" index="1" bw="110" slack="0"/>
<pin id="1416" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_6/47 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="shl_ln44_11_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="108" slack="0"/>
<pin id="1421" dir="0" index="1" bw="82" slack="1"/>
<pin id="1422" dir="0" index="2" bw="1" slack="0"/>
<pin id="1423" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_11/47 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="zext_ln44_32_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="108" slack="0"/>
<pin id="1428" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_32/47 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sub_ln44_6_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="136" slack="0"/>
<pin id="1432" dir="0" index="1" bw="108" slack="0"/>
<pin id="1433" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_6/47 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="zext_ln46_6_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="6" slack="6"/>
<pin id="1438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/47 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_20_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="72" slack="0"/>
<pin id="1442" dir="0" index="1" bw="136" slack="0"/>
<pin id="1443" dir="0" index="2" bw="8" slack="0"/>
<pin id="1444" dir="0" index="3" bw="9" slack="0"/>
<pin id="1445" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/47 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="tmp_21_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="40" slack="0"/>
<pin id="1452" dir="0" index="1" bw="136" slack="0"/>
<pin id="1453" dir="0" index="2" bw="8" slack="0"/>
<pin id="1454" dir="0" index="3" bw="9" slack="0"/>
<pin id="1455" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/47 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="zext_ln46_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="4" slack="43"/>
<pin id="1462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/48 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="zext_ln46_1_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="6" slack="37"/>
<pin id="1466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/48 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="zext_ln46_2_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="6" slack="31"/>
<pin id="1470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/48 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln194_5_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="82" slack="0"/>
<pin id="1474" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_5/48 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="zext_ln194_6_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="77" slack="0"/>
<pin id="1478" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_6/48 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="add_ln209_4_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="82" slack="0"/>
<pin id="1482" dir="0" index="1" bw="77" slack="0"/>
<pin id="1483" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/48 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="zext_ln522_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="40" slack="1"/>
<pin id="1488" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522/48 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="zext_ln194_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="105" slack="0"/>
<pin id="1493" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/49 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="zext_ln194_1_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="102" slack="0"/>
<pin id="1497" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/49 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="zext_ln194_2_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="97" slack="0"/>
<pin id="1501" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_2/49 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="zext_ln194_3_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="92" slack="1"/>
<pin id="1505" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_3/49 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="zext_ln194_4_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="87" slack="1"/>
<pin id="1508" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_4/49 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="add_ln209_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="105" slack="0"/>
<pin id="1511" dir="0" index="1" bw="109" slack="0"/>
<pin id="1512" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/49 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="add_ln209_1_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="102" slack="0"/>
<pin id="1517" dir="0" index="1" bw="97" slack="0"/>
<pin id="1518" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/49 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="add_ln209_3_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="92" slack="0"/>
<pin id="1523" dir="0" index="1" bw="87" slack="0"/>
<pin id="1524" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/49 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="zext_ln209_1_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="83" slack="1"/>
<pin id="1529" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/49 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="add_ln209_5_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="83" slack="0"/>
<pin id="1532" dir="0" index="1" bw="93" slack="0"/>
<pin id="1533" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/49 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="lshr_ln_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="78" slack="0"/>
<pin id="1538" dir="0" index="1" bw="79" slack="0"/>
<pin id="1539" dir="0" index="2" bw="1" slack="0"/>
<pin id="1540" dir="0" index="3" bw="8" slack="0"/>
<pin id="1541" dir="1" index="4" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/49 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="zext_ln209_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="103" slack="1"/>
<pin id="1548" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/50 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="add_ln209_2_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="103" slack="0"/>
<pin id="1551" dir="0" index="1" bw="109" slack="1"/>
<pin id="1552" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/50 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="zext_ln209_2_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="93" slack="1"/>
<pin id="1556" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/50 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="log_sum_1_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="93" slack="0"/>
<pin id="1559" dir="0" index="1" bw="109" slack="0"/>
<pin id="1560" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_1/50 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="shl_ln1_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="117" slack="0"/>
<pin id="1565" dir="0" index="1" bw="72" slack="3"/>
<pin id="1566" dir="0" index="2" bw="1" slack="0"/>
<pin id="1567" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/50 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="zext_ln522_1_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="78" slack="1"/>
<pin id="1572" dir="1" index="1" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln522_1/50 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="sub_ln522_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="117" slack="0"/>
<pin id="1575" dir="0" index="1" bw="78" slack="0"/>
<pin id="1576" dir="1" index="2" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln522/50 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="lshr_ln522_1_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="72" slack="0"/>
<pin id="1581" dir="0" index="1" bw="117" slack="0"/>
<pin id="1582" dir="0" index="2" bw="7" slack="0"/>
<pin id="1583" dir="0" index="3" bw="8" slack="0"/>
<pin id="1584" dir="1" index="4" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln522_1/50 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="data_1_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="64" slack="50"/>
<pin id="1591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/51 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="es_sign_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="0"/>
<pin id="1594" dir="0" index="1" bw="64" slack="0"/>
<pin id="1595" dir="0" index="2" bw="7" slack="0"/>
<pin id="1596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/51 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="es_exp_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="11" slack="0"/>
<pin id="1602" dir="0" index="1" bw="64" slack="0"/>
<pin id="1603" dir="0" index="2" bw="7" slack="0"/>
<pin id="1604" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/51 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="es_sig_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="64" slack="0"/>
<pin id="1610" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/51 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="zext_ln486_1_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="11" slack="0"/>
<pin id="1614" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/51 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="y_is_0_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="11" slack="0"/>
<pin id="1618" dir="0" index="1" bw="11" slack="0"/>
<pin id="1619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/51 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="xor_ln341_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="50"/>
<pin id="1624" dir="0" index="1" bw="1" slack="0"/>
<pin id="1625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln341/51 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="x_is_p1_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="6"/>
<pin id="1629" dir="0" index="1" bw="1" slack="0"/>
<pin id="1630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/51 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="x_is_n1_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="6"/>
<pin id="1634" dir="0" index="1" bw="1" slack="50"/>
<pin id="1635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/51 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="icmp_ln18_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="11" slack="0"/>
<pin id="1638" dir="0" index="1" bw="11" slack="0"/>
<pin id="1639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/51 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="icmp_ln18_1_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="52" slack="0"/>
<pin id="1644" dir="0" index="1" bw="52" slack="0"/>
<pin id="1645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/51 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="y_is_inf_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="0"/>
<pin id="1650" dir="0" index="1" bw="1" slack="0"/>
<pin id="1651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/51 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="icmp_ln18_2_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="52" slack="0"/>
<pin id="1656" dir="0" index="1" bw="52" slack="0"/>
<pin id="1657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/51 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="x_is_inf_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="6"/>
<pin id="1662" dir="0" index="1" bw="1" slack="49"/>
<pin id="1663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/51 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="or_ln357_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="6"/>
<pin id="1666" dir="0" index="1" bw="1" slack="0"/>
<pin id="1667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/51 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="xor_ln357_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="1" slack="0"/>
<pin id="1671" dir="0" index="1" bw="1" slack="0"/>
<pin id="1672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln357/51 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="x_is_neg_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="50"/>
<pin id="1677" dir="0" index="1" bw="1" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_neg/51 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="es_exp_cast_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="6" slack="0"/>
<pin id="1682" dir="0" index="1" bw="64" slack="0"/>
<pin id="1683" dir="0" index="2" bw="7" slack="0"/>
<pin id="1684" dir="0" index="3" bw="7" slack="0"/>
<pin id="1685" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_cast/51 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="add_ln373_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="6" slack="0"/>
<pin id="1692" dir="0" index="1" bw="1" slack="0"/>
<pin id="1693" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/51 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="zext_ln373_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="6" slack="0"/>
<pin id="1698" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln373/51 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="lshr_ln373_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="0"/>
<pin id="1702" dir="0" index="1" bw="6" slack="0"/>
<pin id="1703" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln373/51 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="and_ln373_1_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="52" slack="0"/>
<pin id="1708" dir="0" index="1" bw="52" slack="0"/>
<pin id="1709" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln373_1/51 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="icmp_ln373_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="52" slack="0"/>
<pin id="1714" dir="0" index="1" bw="52" slack="0"/>
<pin id="1715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/51 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="and_ln378_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="0"/>
<pin id="1720" dir="0" index="1" bw="1" slack="0"/>
<pin id="1721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln378/51 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="or_ln378_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="0"/>
<pin id="1726" dir="0" index="1" bw="1" slack="0"/>
<pin id="1727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/51 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="or_ln378_1_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="0"/>
<pin id="1732" dir="0" index="1" bw="1" slack="0"/>
<pin id="1733" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378_1/51 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="y_is_pos_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="0"/>
<pin id="1738" dir="0" index="1" bw="1" slack="0"/>
<pin id="1739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_is_pos/51 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="y_is_pinf_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="1" slack="0"/>
<pin id="1744" dir="0" index="1" bw="1" slack="0"/>
<pin id="1745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/51 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="y_is_ninf_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="0"/>
<pin id="1750" dir="0" index="1" bw="1" slack="0"/>
<pin id="1751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/51 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="x_abs_greater_1_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="1" slack="6"/>
<pin id="1756" dir="0" index="1" bw="1" slack="0"/>
<pin id="1757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_abs_greater_1/51 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="sub_ln422_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="12" slack="0"/>
<pin id="1761" dir="0" index="1" bw="11" slack="0"/>
<pin id="1762" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln422/51 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="sext_ln422_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="12" slack="0"/>
<pin id="1767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln422/51 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="y_is_odd_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="52" slack="0"/>
<pin id="1772" dir="0" index="2" bw="12" slack="0"/>
<pin id="1773" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_is_odd/51 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="and_ln431_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="0"/>
<pin id="1779" dir="0" index="1" bw="1" slack="0"/>
<pin id="1780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/51 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="and_ln431_1_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="6"/>
<pin id="1785" dir="0" index="1" bw="1" slack="0"/>
<pin id="1786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/51 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="and_ln431_2_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="0"/>
<pin id="1790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_2/51 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="and_ln431_3_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="6"/>
<pin id="1796" dir="0" index="1" bw="1" slack="0"/>
<pin id="1797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_3/51 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="or_ln431_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="1" slack="0"/>
<pin id="1801" dir="0" index="1" bw="1" slack="0"/>
<pin id="1802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/51 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="or_ln431_1_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="0"/>
<pin id="1807" dir="0" index="1" bw="1" slack="0"/>
<pin id="1808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_1/51 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="or_ln431_2_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="1" slack="0"/>
<pin id="1813" dir="0" index="1" bw="1" slack="0"/>
<pin id="1814" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431_2/51 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="and_ln438_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="6"/>
<pin id="1819" dir="0" index="1" bw="1" slack="0"/>
<pin id="1820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/51 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="and_ln438_1_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="1" slack="0"/>
<pin id="1825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/51 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="and_ln438_2_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="6"/>
<pin id="1830" dir="0" index="1" bw="1" slack="0"/>
<pin id="1831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/51 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="and_ln438_3_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="1" slack="0"/>
<pin id="1835" dir="0" index="1" bw="1" slack="0"/>
<pin id="1836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_3/51 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="or_ln438_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="1" slack="0"/>
<pin id="1841" dir="0" index="1" bw="1" slack="0"/>
<pin id="1842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438/51 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="or_ln438_1_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="1" slack="0"/>
<pin id="1847" dir="0" index="1" bw="1" slack="0"/>
<pin id="1848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_1/51 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="or_ln438_2_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="1" slack="0"/>
<pin id="1853" dir="0" index="1" bw="1" slack="0"/>
<pin id="1854" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln438_2/51 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="shl_ln2_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="120" slack="0"/>
<pin id="1859" dir="0" index="1" bw="90" slack="1"/>
<pin id="1860" dir="0" index="2" bw="1" slack="0"/>
<pin id="1861" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/51 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="sext_ln525_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="120" slack="0"/>
<pin id="1866" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525/51 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="sext_ln525_1_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="109" slack="1"/>
<pin id="1870" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln525_1/51 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="add_ln525_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="120" slack="0"/>
<pin id="1873" dir="0" index="1" bw="109" slack="0"/>
<pin id="1874" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/51 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="zext_ln525_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="72" slack="1"/>
<pin id="1879" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln525/51 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="add_ln525_1_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="121" slack="0"/>
<pin id="1882" dir="0" index="1" bw="72" slack="0"/>
<pin id="1883" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525_1/51 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="log_base_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="78" slack="0"/>
<pin id="1888" dir="0" index="1" bw="121" slack="0"/>
<pin id="1889" dir="0" index="2" bw="7" slack="0"/>
<pin id="1890" dir="0" index="3" bw="8" slack="0"/>
<pin id="1891" dir="1" index="4" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log_base/51 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="e_frac_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="53" slack="0"/>
<pin id="1898" dir="0" index="1" bw="1" slack="0"/>
<pin id="1899" dir="0" index="2" bw="52" slack="0"/>
<pin id="1900" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/51 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="zext_ln532_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="53" slack="0"/>
<pin id="1906" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/51 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="e_frac_1_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="0"/>
<pin id="1910" dir="0" index="1" bw="53" slack="0"/>
<pin id="1911" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/51 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="e_frac_2_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="0"/>
<pin id="1916" dir="0" index="1" bw="54" slack="0"/>
<pin id="1917" dir="0" index="2" bw="54" slack="0"/>
<pin id="1918" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/51 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="m_exp_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="11" slack="1"/>
<pin id="1924" dir="0" index="1" bw="11" slack="0"/>
<pin id="1925" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/52 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="y_is_NaN_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="1"/>
<pin id="1929" dir="0" index="1" bw="1" slack="1"/>
<pin id="1930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/52 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="x_is_NaN_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="7"/>
<pin id="1933" dir="0" index="1" bw="1" slack="50"/>
<pin id="1934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/52 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="icmp_ln372_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="12" slack="0"/>
<pin id="1937" dir="0" index="1" bw="12" slack="0"/>
<pin id="1938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/52 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="tmp_1_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="1" slack="0"/>
<pin id="1943" dir="0" index="1" bw="12" slack="0"/>
<pin id="1944" dir="0" index="2" bw="5" slack="0"/>
<pin id="1945" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/52 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="or_ln373_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="0"/>
<pin id="1951" dir="0" index="1" bw="1" slack="0"/>
<pin id="1952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln373/52 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="xor_ln373_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="1" slack="0"/>
<pin id="1957" dir="0" index="1" bw="1" slack="0"/>
<pin id="1958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln373/52 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="sel_tmp3_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="2" slack="0"/>
<pin id="1963" dir="0" index="1" bw="1" slack="0"/>
<pin id="1964" dir="0" index="2" bw="1" slack="0"/>
<pin id="1965" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp3/52 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="y_is_int_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="0"/>
<pin id="1971" dir="0" index="1" bw="2" slack="0"/>
<pin id="1972" dir="0" index="2" bw="1" slack="0"/>
<pin id="1973" dir="0" index="3" bw="2" slack="0"/>
<pin id="1974" dir="0" index="4" bw="1" slack="1"/>
<pin id="1975" dir="0" index="5" bw="2" slack="0"/>
<pin id="1976" dir="0" index="6" bw="1" slack="0"/>
<pin id="1977" dir="0" index="7" bw="1" slack="0"/>
<pin id="1978" dir="0" index="8" bw="2" slack="0"/>
<pin id="1979" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_int/52 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="or_ln386_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="1"/>
<pin id="1990" dir="0" index="1" bw="1" slack="0"/>
<pin id="1991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386/52 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="xor_ln386_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="0"/>
<pin id="1995" dir="0" index="1" bw="1" slack="0"/>
<pin id="1996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386/52 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="and_ln386_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="1" slack="1"/>
<pin id="2001" dir="0" index="1" bw="1" slack="0"/>
<pin id="2002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386/52 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="or_ln386_1_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="1" slack="0"/>
<pin id="2006" dir="0" index="1" bw="1" slack="0"/>
<pin id="2007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_1/52 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="or_ln386_2_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="0"/>
<pin id="2012" dir="0" index="1" bw="1" slack="0"/>
<pin id="2013" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_2/52 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="sext_ln539_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="78" slack="1"/>
<pin id="2018" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/52 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="sext_ln539_1_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="54" slack="1"/>
<pin id="2022" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/52 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="sub_ln545_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="11" slack="0"/>
<pin id="2026" dir="0" index="1" bw="11" slack="5"/>
<pin id="2027" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/56 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="sext_ln545_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="11" slack="0"/>
<pin id="2031" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/56 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="tmp_22_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="1" slack="0"/>
<pin id="2035" dir="0" index="1" bw="11" slack="0"/>
<pin id="2036" dir="0" index="2" bw="5" slack="0"/>
<pin id="2037" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/56 "/>
</bind>
</comp>

<comp id="2041" class="1004" name="select_ln553_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="1" slack="0"/>
<pin id="2043" dir="0" index="1" bw="12" slack="4"/>
<pin id="2044" dir="0" index="2" bw="12" slack="0"/>
<pin id="2045" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/56 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="tmp_30_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="1" slack="0"/>
<pin id="2050" dir="0" index="1" bw="131" slack="0"/>
<pin id="2051" dir="0" index="2" bw="9" slack="0"/>
<pin id="2052" dir="1" index="3" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/56 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="icmp_ln421_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="12" slack="5"/>
<pin id="2058" dir="0" index="1" bw="12" slack="0"/>
<pin id="2059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln421/57 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="icmp_ln422_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="12" slack="5"/>
<pin id="2063" dir="0" index="1" bw="12" slack="0"/>
<pin id="2064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/57 "/>
</bind>
</comp>

<comp id="2066" class="1004" name="icmp_ln422_1_fu_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="12" slack="5"/>
<pin id="2068" dir="0" index="1" bw="12" slack="0"/>
<pin id="2069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422_1/57 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="xor_ln421_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="1" slack="0"/>
<pin id="2073" dir="0" index="1" bw="1" slack="0"/>
<pin id="2074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln421/57 "/>
</bind>
</comp>

<comp id="2077" class="1004" name="and_ln422_fu_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="1" slack="0"/>
<pin id="2079" dir="0" index="1" bw="1" slack="0"/>
<pin id="2080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422/57 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="and_ln422_1_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="1" slack="0"/>
<pin id="2085" dir="0" index="1" bw="1" slack="0"/>
<pin id="2086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln422_1/57 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="sel_tmp7_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="2" slack="0"/>
<pin id="2091" dir="0" index="1" bw="1" slack="0"/>
<pin id="2092" dir="0" index="2" bw="1" slack="0"/>
<pin id="2093" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp7/57 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="y_is_odd_1_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="1" slack="0"/>
<pin id="2099" dir="0" index="1" bw="2" slack="0"/>
<pin id="2100" dir="0" index="2" bw="1" slack="0"/>
<pin id="2101" dir="0" index="3" bw="2" slack="0"/>
<pin id="2102" dir="0" index="4" bw="1" slack="6"/>
<pin id="2103" dir="0" index="5" bw="2" slack="0"/>
<pin id="2104" dir="0" index="6" bw="1" slack="0"/>
<pin id="2105" dir="0" index="7" bw="1" slack="0"/>
<pin id="2106" dir="0" index="8" bw="2" slack="0"/>
<pin id="2107" dir="1" index="9" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_is_odd_1/57 "/>
</bind>
</comp>

<comp id="2116" class="1004" name="r_sign_fu_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="1" slack="6"/>
<pin id="2118" dir="0" index="1" bw="1" slack="0"/>
<pin id="2119" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/57 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="select_ln545_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="1" slack="5"/>
<pin id="2123" dir="0" index="1" bw="12" slack="1"/>
<pin id="2124" dir="0" index="2" bw="12" slack="5"/>
<pin id="2125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/57 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="sext_ln545_1_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="12" slack="0"/>
<pin id="2128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/57 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="zext_ln545_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="12" slack="0"/>
<pin id="2132" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/57 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="ashr_ln545_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="131" slack="1"/>
<pin id="2136" dir="0" index="1" bw="32" slack="0"/>
<pin id="2137" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/57 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="shl_ln545_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="131" slack="1"/>
<pin id="2141" dir="0" index="1" bw="32" slack="0"/>
<pin id="2142" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/57 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="trunc_ln545_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="131" slack="0"/>
<pin id="2146" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/57 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="trunc_ln545_1_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="131" slack="0"/>
<pin id="2150" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/57 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="m_fix_l_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="1" slack="5"/>
<pin id="2154" dir="0" index="1" bw="130" slack="0"/>
<pin id="2155" dir="0" index="2" bw="130" slack="0"/>
<pin id="2156" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/57 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="sext_ln552_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="12" slack="5"/>
<pin id="2161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln552/57 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="zext_ln552_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="12" slack="0"/>
<pin id="2164" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/57 "/>
</bind>
</comp>

<comp id="2166" class="1004" name="shl_ln552_fu_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="131" slack="1"/>
<pin id="2168" dir="0" index="1" bw="32" slack="0"/>
<pin id="2169" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/57 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="sext_ln553_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="12" slack="1"/>
<pin id="2173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/57 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="zext_ln553_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="12" slack="0"/>
<pin id="2176" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/57 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="shl_ln553_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="131" slack="1"/>
<pin id="2180" dir="0" index="1" bw="32" slack="0"/>
<pin id="2181" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/57 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="ashr_ln553_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="131" slack="1"/>
<pin id="2185" dir="0" index="1" bw="32" slack="0"/>
<pin id="2186" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/57 "/>
</bind>
</comp>

<comp id="2188" class="1004" name="select_ln553_1_fu_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="1" slack="1"/>
<pin id="2190" dir="0" index="1" bw="131" slack="0"/>
<pin id="2191" dir="0" index="2" bw="131" slack="0"/>
<pin id="2192" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/57 "/>
</bind>
</comp>

<comp id="2195" class="1004" name="m_fix_0_in_in_v_v_fu_2195">
<pin_list>
<pin id="2196" dir="0" index="0" bw="1" slack="5"/>
<pin id="2197" dir="0" index="1" bw="131" slack="0"/>
<pin id="2198" dir="0" index="2" bw="131" slack="0"/>
<pin id="2199" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_0_in_in_v_v/57 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="empty_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="131" slack="0"/>
<pin id="2204" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/57 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="zext_ln549_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="130" slack="0"/>
<pin id="2208" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/57 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="m_fix_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="59" slack="0"/>
<pin id="2212" dir="0" index="1" bw="131" slack="0"/>
<pin id="2213" dir="0" index="2" bw="7" slack="0"/>
<pin id="2214" dir="0" index="3" bw="8" slack="0"/>
<pin id="2215" dir="1" index="4" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix/57 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="m_fix_hi_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="16" slack="0"/>
<pin id="2222" dir="0" index="1" bw="131" slack="0"/>
<pin id="2223" dir="0" index="2" bw="8" slack="0"/>
<pin id="2224" dir="0" index="3" bw="9" slack="0"/>
<pin id="2225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/57 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="tmp_23_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="1" slack="0"/>
<pin id="2232" dir="0" index="1" bw="130" slack="0"/>
<pin id="2233" dir="0" index="2" bw="9" slack="0"/>
<pin id="2234" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/57 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="sext_ln563_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="16" slack="0"/>
<pin id="2240" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/57 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="zext_ln546_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="12" slack="1"/>
<pin id="2244" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/58 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="shl_ln546_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="130" slack="1"/>
<pin id="2247" dir="0" index="1" bw="32" slack="0"/>
<pin id="2248" dir="1" index="2" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/58 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="ashr_ln546_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="130" slack="1"/>
<pin id="2252" dir="0" index="1" bw="32" slack="0"/>
<pin id="2253" dir="1" index="2" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/58 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="m_fix_back_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="1" slack="7"/>
<pin id="2257" dir="0" index="1" bw="130" slack="1"/>
<pin id="2258" dir="0" index="2" bw="130" slack="1"/>
<pin id="2259" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/59 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="shl_ln3_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="19" slack="0"/>
<pin id="2262" dir="0" index="1" bw="1" slack="2"/>
<pin id="2263" dir="0" index="2" bw="18" slack="0"/>
<pin id="2264" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/59 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="sext_ln563_1_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="19" slack="0"/>
<pin id="2269" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/59 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="sext_ln628_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="130" slack="0"/>
<pin id="2273" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln628/59 "/>
</bind>
</comp>

<comp id="2275" class="1004" name="icmp_ln628_fu_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="131" slack="3"/>
<pin id="2277" dir="0" index="1" bw="131" slack="0"/>
<pin id="2278" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/59 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="tmp_9_cast_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="13" slack="0"/>
<pin id="2282" dir="0" index="1" bw="31" slack="0"/>
<pin id="2283" dir="0" index="2" bw="6" slack="0"/>
<pin id="2284" dir="0" index="3" bw="6" slack="0"/>
<pin id="2285" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_cast/60 "/>
</bind>
</comp>

<comp id="2289" class="1004" name="tmp_24_fu_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="1" slack="0"/>
<pin id="2291" dir="0" index="1" bw="31" slack="0"/>
<pin id="2292" dir="0" index="2" bw="6" slack="0"/>
<pin id="2293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/60 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="trunc_ln563_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="31" slack="0"/>
<pin id="2298" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/60 "/>
</bind>
</comp>

<comp id="2299" class="1004" name="icmp_ln563_fu_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="18" slack="0"/>
<pin id="2301" dir="0" index="1" bw="18" slack="0"/>
<pin id="2302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/60 "/>
</bind>
</comp>

<comp id="2305" class="1004" name="add_ln563_1_fu_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="13" slack="0"/>
<pin id="2307" dir="0" index="1" bw="1" slack="0"/>
<pin id="2308" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/60 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="select_ln563_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="1" slack="0"/>
<pin id="2313" dir="0" index="1" bw="13" slack="0"/>
<pin id="2314" dir="0" index="2" bw="13" slack="0"/>
<pin id="2315" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/60 "/>
</bind>
</comp>

<comp id="2319" class="1004" name="r_exp_fu_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="1" slack="0"/>
<pin id="2321" dir="0" index="1" bw="13" slack="0"/>
<pin id="2322" dir="0" index="2" bw="13" slack="0"/>
<pin id="2323" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/60 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="sext_ln568_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="13" slack="1"/>
<pin id="2329" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/61 "/>
</bind>
</comp>

<comp id="2331" class="1004" name="m_fix_a_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="59" slack="0"/>
<pin id="2333" dir="0" index="1" bw="71" slack="0"/>
<pin id="2334" dir="0" index="2" bw="5" slack="0"/>
<pin id="2335" dir="0" index="3" bw="8" slack="0"/>
<pin id="2336" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a/65 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="sub_ln574_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="59" slack="9"/>
<pin id="2343" dir="0" index="1" bw="59" slack="1"/>
<pin id="2344" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln574/66 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="m_diff_hi_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="8" slack="0"/>
<pin id="2347" dir="0" index="1" bw="59" slack="0"/>
<pin id="2348" dir="0" index="2" bw="7" slack="0"/>
<pin id="2349" dir="0" index="3" bw="7" slack="0"/>
<pin id="2350" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/66 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="Z2_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="8" slack="0"/>
<pin id="2357" dir="0" index="1" bw="59" slack="0"/>
<pin id="2358" dir="0" index="2" bw="7" slack="0"/>
<pin id="2359" dir="0" index="3" bw="7" slack="0"/>
<pin id="2360" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/66 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="Z3_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="8" slack="0"/>
<pin id="2367" dir="0" index="1" bw="59" slack="0"/>
<pin id="2368" dir="0" index="2" bw="7" slack="0"/>
<pin id="2369" dir="0" index="3" bw="7" slack="0"/>
<pin id="2370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/66 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="Z4_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="59" slack="0"/>
<pin id="2377" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/66 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="Z4_ind_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="8" slack="0"/>
<pin id="2381" dir="0" index="1" bw="59" slack="0"/>
<pin id="2382" dir="0" index="2" bw="6" slack="0"/>
<pin id="2383" dir="0" index="3" bw="7" slack="0"/>
<pin id="2384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/66 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="zext_ln249_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="8" slack="0"/>
<pin id="2391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/66 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="zext_ln254_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="8" slack="0"/>
<pin id="2396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/66 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="f_Z4_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="10" slack="0"/>
<pin id="2401" dir="0" index="1" bw="26" slack="0"/>
<pin id="2402" dir="0" index="2" bw="6" slack="0"/>
<pin id="2403" dir="0" index="3" bw="6" slack="0"/>
<pin id="2404" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/67 "/>
</bind>
</comp>

<comp id="2409" class="1004" name="zext_ln250_fu_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="35" slack="1"/>
<pin id="2411" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/67 "/>
</bind>
</comp>

<comp id="2412" class="1004" name="zext_ln250_1_fu_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="10" slack="0"/>
<pin id="2414" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/67 "/>
</bind>
</comp>

<comp id="2416" class="1004" name="exp_Z4_m_1_fu_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="35" slack="0"/>
<pin id="2418" dir="0" index="1" bw="10" slack="0"/>
<pin id="2419" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/67 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="exp_Z3_m_1_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="43" slack="0"/>
<pin id="2424" dir="0" index="1" bw="8" slack="2"/>
<pin id="2425" dir="0" index="2" bw="1" slack="0"/>
<pin id="2426" dir="0" index="3" bw="26" slack="1"/>
<pin id="2427" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/68 "/>
</bind>
</comp>

<comp id="2430" class="1004" name="zext_ln258_fu_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="43" slack="0"/>
<pin id="2432" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/68 "/>
</bind>
</comp>

<comp id="2435" class="1004" name="zext_ln258_1_fu_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="36" slack="1"/>
<pin id="2437" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258_1/68 "/>
</bind>
</comp>

<comp id="2439" class="1004" name="tmp_25_fu_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="20" slack="0"/>
<pin id="2441" dir="0" index="1" bw="79" slack="0"/>
<pin id="2442" dir="0" index="2" bw="7" slack="0"/>
<pin id="2443" dir="0" index="3" bw="8" slack="0"/>
<pin id="2444" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/69 "/>
</bind>
</comp>

<comp id="2449" class="1004" name="zext_ln273_fu_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="8" slack="3"/>
<pin id="2451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/69 "/>
</bind>
</comp>

<comp id="2453" class="1004" name="zext_ln255_fu_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="43" slack="2"/>
<pin id="2455" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/70 "/>
</bind>
</comp>

<comp id="2456" class="1004" name="zext_ln261_1_fu_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="20" slack="1"/>
<pin id="2458" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261_1/70 "/>
</bind>
</comp>

<comp id="2459" class="1004" name="add_ln261_fu_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="36" slack="3"/>
<pin id="2461" dir="0" index="1" bw="20" slack="0"/>
<pin id="2462" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/70 "/>
</bind>
</comp>

<comp id="2464" class="1004" name="zext_ln261_fu_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="36" slack="0"/>
<pin id="2466" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/70 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="exp_Z2P_m_1_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="36" slack="0"/>
<pin id="2470" dir="0" index="1" bw="43" slack="0"/>
<pin id="2471" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/70 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="tmp_26_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="40" slack="0"/>
<pin id="2476" dir="0" index="1" bw="42" slack="0"/>
<pin id="2477" dir="0" index="2" bw="3" slack="0"/>
<pin id="2478" dir="0" index="3" bw="7" slack="0"/>
<pin id="2479" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/70 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="exp_Z2_m_1_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="49" slack="0"/>
<pin id="2486" dir="0" index="1" bw="8" slack="5"/>
<pin id="2487" dir="0" index="2" bw="1" slack="0"/>
<pin id="2488" dir="0" index="3" bw="40" slack="1"/>
<pin id="2489" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/71 "/>
</bind>
</comp>

<comp id="2492" class="1004" name="zext_ln277_fu_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="49" slack="0"/>
<pin id="2494" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/71 "/>
</bind>
</comp>

<comp id="2497" class="1004" name="zext_ln277_1_fu_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="44" slack="1"/>
<pin id="2499" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/71 "/>
</bind>
</comp>

<comp id="2501" class="1004" name="zext_ln611_fu_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="8" slack="7"/>
<pin id="2503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/73 "/>
</bind>
</comp>

<comp id="2505" class="1004" name="tmp_27_fu_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="36" slack="0"/>
<pin id="2507" dir="0" index="1" bw="93" slack="0"/>
<pin id="2508" dir="0" index="2" bw="7" slack="0"/>
<pin id="2509" dir="0" index="3" bw="8" slack="0"/>
<pin id="2510" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/73 "/>
</bind>
</comp>

<comp id="2515" class="1004" name="and_ln_fu_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="51" slack="0"/>
<pin id="2517" dir="0" index="1" bw="8" slack="8"/>
<pin id="2518" dir="0" index="2" bw="1" slack="0"/>
<pin id="2519" dir="0" index="3" bw="40" slack="4"/>
<pin id="2520" dir="0" index="4" bw="1" slack="0"/>
<pin id="2521" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/74 "/>
</bind>
</comp>

<comp id="2525" class="1004" name="zext_ln280_fu_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="51" slack="0"/>
<pin id="2527" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/74 "/>
</bind>
</comp>

<comp id="2529" class="1004" name="zext_ln280_2_fu_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="36" slack="1"/>
<pin id="2531" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_2/74 "/>
</bind>
</comp>

<comp id="2532" class="1004" name="add_ln280_fu_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="44" slack="4"/>
<pin id="2534" dir="0" index="1" bw="36" slack="0"/>
<pin id="2535" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/74 "/>
</bind>
</comp>

<comp id="2537" class="1004" name="zext_ln280_1_fu_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="44" slack="0"/>
<pin id="2539" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/74 "/>
</bind>
</comp>

<comp id="2541" class="1004" name="exp_Z1P_m_1_l_fu_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="44" slack="0"/>
<pin id="2543" dir="0" index="1" bw="51" slack="0"/>
<pin id="2544" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/74 "/>
</bind>
</comp>

<comp id="2547" class="1004" name="exp_Z1P_m_1_fu_2547">
<pin_list>
<pin id="2548" dir="0" index="0" bw="50" slack="0"/>
<pin id="2549" dir="0" index="1" bw="52" slack="0"/>
<pin id="2550" dir="0" index="2" bw="3" slack="0"/>
<pin id="2551" dir="0" index="3" bw="7" slack="0"/>
<pin id="2552" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/74 "/>
</bind>
</comp>

<comp id="2557" class="1004" name="exp_Z1_hi_fu_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="50" slack="0"/>
<pin id="2559" dir="0" index="1" bw="58" slack="0"/>
<pin id="2560" dir="0" index="2" bw="5" slack="0"/>
<pin id="2561" dir="0" index="3" bw="7" slack="0"/>
<pin id="2562" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/74 "/>
</bind>
</comp>

<comp id="2567" class="1004" name="zext_ln616_fu_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="50" slack="1"/>
<pin id="2569" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/75 "/>
</bind>
</comp>

<comp id="2571" class="1004" name="zext_ln616_1_fu_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="50" slack="1"/>
<pin id="2573" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/75 "/>
</bind>
</comp>

<comp id="2575" class="1004" name="add_ln616_fu_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="58" slack="3"/>
<pin id="2577" dir="0" index="1" bw="6" slack="0"/>
<pin id="2578" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/77 "/>
</bind>
</comp>

<comp id="2580" class="1004" name="shl_ln4_fu_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="107" slack="0"/>
<pin id="2582" dir="0" index="1" bw="58" slack="1"/>
<pin id="2583" dir="0" index="2" bw="1" slack="0"/>
<pin id="2584" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/78 "/>
</bind>
</comp>

<comp id="2587" class="1004" name="zext_ln616_2_fu_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="99" slack="1"/>
<pin id="2589" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/78 "/>
</bind>
</comp>

<comp id="2590" class="1004" name="add_ln616_1_fu_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="107" slack="0"/>
<pin id="2592" dir="0" index="1" bw="99" slack="0"/>
<pin id="2593" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/78 "/>
</bind>
</comp>

<comp id="2596" class="1004" name="tmp_28_fu_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="1" slack="0"/>
<pin id="2598" dir="0" index="1" bw="107" slack="0"/>
<pin id="2599" dir="0" index="2" bw="8" slack="0"/>
<pin id="2600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/78 "/>
</bind>
</comp>

<comp id="2604" class="1004" name="r_exp_1_fu_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="13" slack="18"/>
<pin id="2606" dir="0" index="1" bw="1" slack="0"/>
<pin id="2607" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/78 "/>
</bind>
</comp>

<comp id="2609" class="1004" name="r_exp_2_fu_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="1" slack="0"/>
<pin id="2611" dir="0" index="1" bw="13" slack="18"/>
<pin id="2612" dir="0" index="2" bw="13" slack="0"/>
<pin id="2613" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/78 "/>
</bind>
</comp>

<comp id="2616" class="1004" name="and_ln628_fu_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="1" slack="21"/>
<pin id="2618" dir="0" index="1" bw="1" slack="19"/>
<pin id="2619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/78 "/>
</bind>
</comp>

<comp id="2620" class="1004" name="tmp_29_fu_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="3" slack="0"/>
<pin id="2622" dir="0" index="1" bw="13" slack="0"/>
<pin id="2623" dir="0" index="2" bw="5" slack="0"/>
<pin id="2624" dir="0" index="3" bw="5" slack="0"/>
<pin id="2625" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/78 "/>
</bind>
</comp>

<comp id="2630" class="1004" name="icmp_ln628_1_fu_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="3" slack="0"/>
<pin id="2632" dir="0" index="1" bw="3" slack="0"/>
<pin id="2633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/78 "/>
</bind>
</comp>

<comp id="2636" class="1004" name="or_ln628_fu_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="1" slack="0"/>
<pin id="2638" dir="0" index="1" bw="1" slack="0"/>
<pin id="2639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/78 "/>
</bind>
</comp>

<comp id="2642" class="1004" name="icmp_ln645_fu_2642">
<pin_list>
<pin id="2643" dir="0" index="0" bw="13" slack="0"/>
<pin id="2644" dir="0" index="1" bw="13" slack="0"/>
<pin id="2645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/78 "/>
</bind>
</comp>

<comp id="2648" class="1004" name="tmp_3_fu_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="52" slack="0"/>
<pin id="2650" dir="0" index="1" bw="107" slack="0"/>
<pin id="2651" dir="0" index="2" bw="7" slack="0"/>
<pin id="2652" dir="0" index="3" bw="8" slack="0"/>
<pin id="2653" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/78 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="tmp_12_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="52" slack="0"/>
<pin id="2660" dir="0" index="1" bw="107" slack="0"/>
<pin id="2661" dir="0" index="2" bw="7" slack="0"/>
<pin id="2662" dir="0" index="3" bw="8" slack="0"/>
<pin id="2663" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/78 "/>
</bind>
</comp>

<comp id="2668" class="1004" name="out_sig_fu_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="1" slack="0"/>
<pin id="2670" dir="0" index="1" bw="52" slack="0"/>
<pin id="2671" dir="0" index="2" bw="52" slack="0"/>
<pin id="2672" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/78 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="trunc_ln657_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="13" slack="0"/>
<pin id="2678" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/78 "/>
</bind>
</comp>

<comp id="2680" class="1004" name="t_fu_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="64" slack="0"/>
<pin id="2682" dir="0" index="1" bw="1" slack="22"/>
<pin id="2683" dir="0" index="2" bw="63" slack="0"/>
<pin id="2684" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/79 "/>
</bind>
</comp>

<comp id="2687" class="1004" name="bitcast_ln497_fu_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="64" slack="0"/>
<pin id="2689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/79 "/>
</bind>
</comp>

<comp id="2691" class="1004" name="xor_ln431_fu_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="1" slack="28"/>
<pin id="2693" dir="0" index="1" bw="1" slack="0"/>
<pin id="2694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/79 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="xor_ln438_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="1" slack="28"/>
<pin id="2698" dir="0" index="1" bw="1" slack="0"/>
<pin id="2699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/79 "/>
</bind>
</comp>

<comp id="2701" class="1004" name="t_1_fu_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="64" slack="0"/>
<pin id="2703" dir="0" index="1" bw="1" slack="22"/>
<pin id="2704" dir="0" index="2" bw="53" slack="0"/>
<pin id="2705" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/79 "/>
</bind>
</comp>

<comp id="2708" class="1004" name="bitcast_ln497_1_fu_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="64" slack="0"/>
<pin id="2710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_1/79 "/>
</bind>
</comp>

<comp id="2712" class="1004" name="t_2_fu_2712">
<pin_list>
<pin id="2713" dir="0" index="0" bw="64" slack="0"/>
<pin id="2714" dir="0" index="1" bw="1" slack="22"/>
<pin id="2715" dir="0" index="2" bw="1" slack="0"/>
<pin id="2716" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/79 "/>
</bind>
</comp>

<comp id="2719" class="1004" name="bitcast_ln497_2_fu_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="64" slack="0"/>
<pin id="2721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_2/79 "/>
</bind>
</comp>

<comp id="2723" class="1004" name="out_exp_fu_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="11" slack="1"/>
<pin id="2725" dir="0" index="1" bw="11" slack="0"/>
<pin id="2726" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/79 "/>
</bind>
</comp>

<comp id="2728" class="1004" name="t_3_fu_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="64" slack="0"/>
<pin id="2730" dir="0" index="1" bw="1" slack="22"/>
<pin id="2731" dir="0" index="2" bw="11" slack="0"/>
<pin id="2732" dir="0" index="3" bw="52" slack="1"/>
<pin id="2733" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/79 "/>
</bind>
</comp>

<comp id="2736" class="1004" name="bitcast_ln497_3_fu_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="64" slack="0"/>
<pin id="2738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497_3/79 "/>
</bind>
</comp>

<comp id="2740" class="1004" name="or_ln386_3_fu_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="1" slack="27"/>
<pin id="2742" dir="0" index="1" bw="1" slack="28"/>
<pin id="2743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln386_3/79 "/>
</bind>
</comp>

<comp id="2744" class="1004" name="xor_ln386_1_fu_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="1" slack="0"/>
<pin id="2746" dir="0" index="1" bw="1" slack="0"/>
<pin id="2747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_1/79 "/>
</bind>
</comp>

<comp id="2750" class="1004" name="and_ln342_fu_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="1" slack="28"/>
<pin id="2752" dir="0" index="1" bw="1" slack="0"/>
<pin id="2753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342/79 "/>
</bind>
</comp>

<comp id="2755" class="1004" name="xor_ln386_2_fu_2755">
<pin_list>
<pin id="2756" dir="0" index="0" bw="1" slack="28"/>
<pin id="2757" dir="0" index="1" bw="1" slack="0"/>
<pin id="2758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln386_2/79 "/>
</bind>
</comp>

<comp id="2760" class="1004" name="and_ln386_1_fu_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="1" slack="27"/>
<pin id="2762" dir="0" index="1" bw="1" slack="0"/>
<pin id="2763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln386_1/79 "/>
</bind>
</comp>

<comp id="2765" class="1004" name="xor_ln342_fu_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="1" slack="28"/>
<pin id="2767" dir="0" index="1" bw="1" slack="0"/>
<pin id="2768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/79 "/>
</bind>
</comp>

<comp id="2770" class="1004" name="and_ln342_1_fu_2770">
<pin_list>
<pin id="2771" dir="0" index="0" bw="1" slack="0"/>
<pin id="2772" dir="0" index="1" bw="1" slack="0"/>
<pin id="2773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln342_1/79 "/>
</bind>
</comp>

<comp id="2776" class="1004" name="and_ln431_4_fu_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="1" slack="0"/>
<pin id="2778" dir="0" index="1" bw="1" slack="28"/>
<pin id="2779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_4/79 "/>
</bind>
</comp>

<comp id="2781" class="1004" name="and_ln431_5_fu_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="1" slack="0"/>
<pin id="2783" dir="0" index="1" bw="1" slack="0"/>
<pin id="2784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_5/79 "/>
</bind>
</comp>

<comp id="2787" class="1004" name="and_ln438_4_fu_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="1" slack="0"/>
<pin id="2789" dir="0" index="1" bw="1" slack="28"/>
<pin id="2790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_4/79 "/>
</bind>
</comp>

<comp id="2792" class="1004" name="and_ln438_5_fu_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="1" slack="0"/>
<pin id="2794" dir="0" index="1" bw="1" slack="0"/>
<pin id="2795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_5/79 "/>
</bind>
</comp>

<comp id="2798" class="1004" name="and_ln628_1_fu_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="1" slack="0"/>
<pin id="2800" dir="0" index="1" bw="1" slack="1"/>
<pin id="2801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/79 "/>
</bind>
</comp>

<comp id="2803" class="1004" name="and_ln629_fu_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="1" slack="0"/>
<pin id="2805" dir="0" index="1" bw="1" slack="23"/>
<pin id="2806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629/79 "/>
</bind>
</comp>

<comp id="2808" class="1004" name="xor_ln629_fu_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="1" slack="23"/>
<pin id="2810" dir="0" index="1" bw="1" slack="0"/>
<pin id="2811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln629/79 "/>
</bind>
</comp>

<comp id="2813" class="1004" name="and_ln629_1_fu_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="1" slack="0"/>
<pin id="2815" dir="0" index="1" bw="1" slack="0"/>
<pin id="2816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln629_1/79 "/>
</bind>
</comp>

<comp id="2819" class="1004" name="xor_ln628_fu_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="1" slack="1"/>
<pin id="2821" dir="0" index="1" bw="1" slack="0"/>
<pin id="2822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/79 "/>
</bind>
</comp>

<comp id="2824" class="1004" name="and_ln645_fu_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="1" slack="1"/>
<pin id="2826" dir="0" index="1" bw="1" slack="0"/>
<pin id="2827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/79 "/>
</bind>
</comp>

<comp id="2829" class="1004" name="and_ln645_1_fu_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="1" slack="0"/>
<pin id="2831" dir="0" index="1" bw="1" slack="0"/>
<pin id="2832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/79 "/>
</bind>
</comp>

<comp id="2835" class="1004" name="sel_tmp_fu_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="8" slack="0"/>
<pin id="2837" dir="0" index="1" bw="1" slack="28"/>
<pin id="2838" dir="0" index="2" bw="1" slack="0"/>
<pin id="2839" dir="0" index="3" bw="1" slack="0"/>
<pin id="2840" dir="0" index="4" bw="1" slack="0"/>
<pin id="2841" dir="0" index="5" bw="1" slack="0"/>
<pin id="2842" dir="0" index="6" bw="1" slack="0"/>
<pin id="2843" dir="0" index="7" bw="1" slack="0"/>
<pin id="2844" dir="0" index="8" bw="1" slack="0"/>
<pin id="2845" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/79 "/>
</bind>
</comp>

<comp id="2854" class="1004" name="retval_2_fu_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="64" slack="0"/>
<pin id="2856" dir="0" index="1" bw="8" slack="0"/>
<pin id="2857" dir="0" index="2" bw="64" slack="0"/>
<pin id="2858" dir="0" index="3" bw="8" slack="0"/>
<pin id="2859" dir="0" index="4" bw="64" slack="0"/>
<pin id="2860" dir="0" index="5" bw="8" slack="0"/>
<pin id="2861" dir="0" index="6" bw="64" slack="0"/>
<pin id="2862" dir="0" index="7" bw="8" slack="0"/>
<pin id="2863" dir="0" index="8" bw="64" slack="0"/>
<pin id="2864" dir="0" index="9" bw="8" slack="0"/>
<pin id="2865" dir="0" index="10" bw="64" slack="0"/>
<pin id="2866" dir="0" index="11" bw="8" slack="0"/>
<pin id="2867" dir="0" index="12" bw="64" slack="0"/>
<pin id="2868" dir="0" index="13" bw="8" slack="0"/>
<pin id="2869" dir="0" index="14" bw="64" slack="0"/>
<pin id="2870" dir="0" index="15" bw="8" slack="0"/>
<pin id="2871" dir="0" index="16" bw="64" slack="0"/>
<pin id="2872" dir="0" index="17" bw="8" slack="0"/>
<pin id="2873" dir="0" index="18" bw="64" slack="0"/>
<pin id="2874" dir="0" index="19" bw="64" slack="0"/>
<pin id="2875" dir="0" index="20" bw="8" slack="0"/>
<pin id="2876" dir="1" index="21" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="retval_2/79 "/>
</bind>
</comp>

<comp id="2898" class="1007" name="grp_fu_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="16" slack="0"/>
<pin id="2900" dir="0" index="1" bw="15" slack="0"/>
<pin id="2901" dir="0" index="2" bw="19" slack="0"/>
<pin id="2902" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/57 add_ln563/59 "/>
</bind>
</comp>

<comp id="2909" class="1005" name="exp_read_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="64" slack="50"/>
<pin id="2911" dir="1" index="1" bw="64" slack="50"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2914" class="1005" name="bs_exp_reg_2914">
<pin_list>
<pin id="2915" dir="0" index="0" bw="11" slack="44"/>
<pin id="2916" dir="1" index="1" bw="11" slack="44"/>
</pin_list>
<bind>
<opset="bs_exp "/>
</bind>
</comp>

<comp id="2921" class="1005" name="bs_sig_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="52" slack="1"/>
<pin id="2923" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="bs_sig "/>
</bind>
</comp>

<comp id="2929" class="1005" name="tmp_reg_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="1" slack="50"/>
<pin id="2931" dir="1" index="1" bw="1" slack="50"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2936" class="1005" name="tmp_5_reg_2936">
<pin_list>
<pin id="2937" dir="0" index="0" bw="1" slack="1"/>
<pin id="2938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2942" class="1005" name="zext_ln502_reg_2942">
<pin_list>
<pin id="2943" dir="0" index="0" bw="64" slack="47"/>
<pin id="2944" dir="1" index="1" bw="64" slack="47"/>
</pin_list>
<bind>
<opset="zext_ln502 "/>
</bind>
</comp>

<comp id="2947" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2947">
<pin_list>
<pin id="2948" dir="0" index="0" bw="6" slack="1"/>
<pin id="2949" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr "/>
</bind>
</comp>

<comp id="2952" class="1005" name="icmp_ln340_1_reg_2952">
<pin_list>
<pin id="2953" dir="0" index="0" bw="1" slack="43"/>
<pin id="2954" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opset="icmp_ln340_1 "/>
</bind>
</comp>

<comp id="2958" class="1005" name="icmp_ln18_4_reg_2958">
<pin_list>
<pin id="2959" dir="0" index="0" bw="1" slack="50"/>
<pin id="2960" dir="1" index="1" bw="1" slack="50"/>
</pin_list>
<bind>
<opset="icmp_ln18_4 "/>
</bind>
</comp>

<comp id="2963" class="1005" name="b_frac_2_reg_2963">
<pin_list>
<pin id="2964" dir="0" index="0" bw="54" slack="1"/>
<pin id="2965" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_2 "/>
</bind>
</comp>

<comp id="2968" class="1005" name="b_frac_tilde_inverse_reg_2968">
<pin_list>
<pin id="2969" dir="0" index="0" bw="6" slack="1"/>
<pin id="2970" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="2973" class="1005" name="zext_ln516_reg_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="54" slack="1"/>
<pin id="2975" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln516 "/>
</bind>
</comp>

<comp id="2978" class="1005" name="mul_ln516_reg_2978">
<pin_list>
<pin id="2979" dir="0" index="0" bw="54" slack="1"/>
<pin id="2980" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln516 "/>
</bind>
</comp>

<comp id="2984" class="1005" name="a_reg_2984">
<pin_list>
<pin id="2985" dir="0" index="0" bw="4" slack="1"/>
<pin id="2986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2990" class="1005" name="trunc_ln39_reg_2990">
<pin_list>
<pin id="2991" dir="0" index="0" bw="50" slack="6"/>
<pin id="2992" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="2995" class="1005" name="tmp_6_reg_2995">
<pin_list>
<pin id="2996" dir="0" index="0" bw="1" slack="1"/>
<pin id="2997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="3000" class="1005" name="zext_ln42_1_reg_3000">
<pin_list>
<pin id="3001" dir="0" index="0" bw="75" slack="1"/>
<pin id="3002" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="3005" class="1005" name="select_ln42_reg_3005">
<pin_list>
<pin id="3006" dir="0" index="0" bw="76" slack="5"/>
<pin id="3007" dir="1" index="1" bw="76" slack="5"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="3010" class="1005" name="zext_ln44_1_reg_3010">
<pin_list>
<pin id="3011" dir="0" index="0" bw="75" slack="1"/>
<pin id="3012" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_1 "/>
</bind>
</comp>

<comp id="3015" class="1005" name="mul_ln44_reg_3015">
<pin_list>
<pin id="3016" dir="0" index="0" bw="75" slack="1"/>
<pin id="3017" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

<comp id="3020" class="1005" name="z2_reg_3020">
<pin_list>
<pin id="3021" dir="0" index="0" bw="73" slack="1"/>
<pin id="3022" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2 "/>
</bind>
</comp>

<comp id="3026" class="1005" name="a_1_reg_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="6" slack="1"/>
<pin id="3028" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="3032" class="1005" name="tmp_7_reg_3032">
<pin_list>
<pin id="3033" dir="0" index="0" bw="67" slack="6"/>
<pin id="3034" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="3037" class="1005" name="zext_ln44_5_reg_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="79" slack="1"/>
<pin id="3039" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_5 "/>
</bind>
</comp>

<comp id="3042" class="1005" name="zext_ln44_6_reg_3042">
<pin_list>
<pin id="3043" dir="0" index="0" bw="79" slack="1"/>
<pin id="3044" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_6 "/>
</bind>
</comp>

<comp id="3047" class="1005" name="mul_ln44_1_reg_3047">
<pin_list>
<pin id="3048" dir="0" index="0" bw="79" slack="1"/>
<pin id="3049" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_1 "/>
</bind>
</comp>

<comp id="3052" class="1005" name="sub_ln44_1_reg_3052">
<pin_list>
<pin id="3053" dir="0" index="0" bw="82" slack="1"/>
<pin id="3054" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln44_1 "/>
</bind>
</comp>

<comp id="3057" class="1005" name="a_2_reg_3057">
<pin_list>
<pin id="3058" dir="0" index="0" bw="6" slack="1"/>
<pin id="3059" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="3063" class="1005" name="trunc_ln39_1_reg_3063">
<pin_list>
<pin id="3064" dir="0" index="0" bw="76" slack="6"/>
<pin id="3065" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="3068" class="1005" name="z3_reg_3068">
<pin_list>
<pin id="3069" dir="0" index="0" bw="83" slack="5"/>
<pin id="3070" dir="1" index="1" bw="83" slack="5"/>
</pin_list>
<bind>
<opset="z3 "/>
</bind>
</comp>

<comp id="3073" class="1005" name="zext_ln44_10_reg_3073">
<pin_list>
<pin id="3074" dir="0" index="0" bw="89" slack="1"/>
<pin id="3075" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_10 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="zext_ln44_11_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="89" slack="1"/>
<pin id="3080" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_11 "/>
</bind>
</comp>

<comp id="3083" class="1005" name="mul_ln44_2_reg_3083">
<pin_list>
<pin id="3084" dir="0" index="0" bw="89" slack="1"/>
<pin id="3085" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_2 "/>
</bind>
</comp>

<comp id="3088" class="1005" name="z4_reg_3088">
<pin_list>
<pin id="3089" dir="0" index="0" bw="92" slack="1"/>
<pin id="3090" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4 "/>
</bind>
</comp>

<comp id="3094" class="1005" name="tmp_8_reg_3094">
<pin_list>
<pin id="3095" dir="0" index="0" bw="86" slack="6"/>
<pin id="3096" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="3099" class="1005" name="tmp_9_reg_3099">
<pin_list>
<pin id="3100" dir="0" index="0" bw="6" slack="1"/>
<pin id="3101" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="3105" class="1005" name="zext_ln44_15_reg_3105">
<pin_list>
<pin id="3106" dir="0" index="0" bw="97" slack="1"/>
<pin id="3107" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_15 "/>
</bind>
</comp>

<comp id="3110" class="1005" name="zext_ln44_16_reg_3110">
<pin_list>
<pin id="3111" dir="0" index="0" bw="97" slack="1"/>
<pin id="3112" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_16 "/>
</bind>
</comp>

<comp id="3115" class="1005" name="mul_ln44_3_reg_3115">
<pin_list>
<pin id="3116" dir="0" index="0" bw="97" slack="1"/>
<pin id="3117" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_3 "/>
</bind>
</comp>

<comp id="3120" class="1005" name="tmp_10_reg_3120">
<pin_list>
<pin id="3121" dir="0" index="0" bw="87" slack="1"/>
<pin id="3122" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="3126" class="1005" name="tmp_11_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="81" slack="6"/>
<pin id="3128" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="3131" class="1005" name="tmp_13_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="6" slack="1"/>
<pin id="3133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="3137" class="1005" name="zext_ln44_20_reg_3137">
<pin_list>
<pin id="3138" dir="0" index="0" bw="92" slack="1"/>
<pin id="3139" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_20 "/>
</bind>
</comp>

<comp id="3142" class="1005" name="zext_ln44_21_reg_3142">
<pin_list>
<pin id="3143" dir="0" index="0" bw="92" slack="1"/>
<pin id="3144" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_21 "/>
</bind>
</comp>

<comp id="3147" class="1005" name="mul_ln44_4_reg_3147">
<pin_list>
<pin id="3148" dir="0" index="0" bw="92" slack="1"/>
<pin id="3149" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_4 "/>
</bind>
</comp>

<comp id="3152" class="1005" name="tmp_14_reg_3152">
<pin_list>
<pin id="3153" dir="0" index="0" bw="82" slack="1"/>
<pin id="3154" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="3158" class="1005" name="tmp_15_reg_3158">
<pin_list>
<pin id="3159" dir="0" index="0" bw="76" slack="6"/>
<pin id="3160" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="3163" class="1005" name="tmp_16_reg_3163">
<pin_list>
<pin id="3164" dir="0" index="0" bw="6" slack="1"/>
<pin id="3165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="3169" class="1005" name="zext_ln44_25_reg_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="87" slack="1"/>
<pin id="3171" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_25 "/>
</bind>
</comp>

<comp id="3174" class="1005" name="zext_ln44_26_reg_3174">
<pin_list>
<pin id="3175" dir="0" index="0" bw="87" slack="1"/>
<pin id="3176" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_26 "/>
</bind>
</comp>

<comp id="3179" class="1005" name="mul_ln44_5_reg_3179">
<pin_list>
<pin id="3180" dir="0" index="0" bw="87" slack="1"/>
<pin id="3181" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_5 "/>
</bind>
</comp>

<comp id="3184" class="1005" name="tmp_17_reg_3184">
<pin_list>
<pin id="3185" dir="0" index="0" bw="77" slack="1"/>
<pin id="3186" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="3190" class="1005" name="tmp_18_reg_3190">
<pin_list>
<pin id="3191" dir="0" index="0" bw="71" slack="6"/>
<pin id="3192" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="3195" class="1005" name="tmp_19_reg_3195">
<pin_list>
<pin id="3196" dir="0" index="0" bw="6" slack="1"/>
<pin id="3197" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3201" class="1005" name="zext_ln44_30_reg_3201">
<pin_list>
<pin id="3202" dir="0" index="0" bw="82" slack="1"/>
<pin id="3203" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_30 "/>
</bind>
</comp>

<comp id="3206" class="1005" name="zext_ln44_31_reg_3206">
<pin_list>
<pin id="3207" dir="0" index="0" bw="82" slack="1"/>
<pin id="3208" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_31 "/>
</bind>
</comp>

<comp id="3211" class="1005" name="x_is_1_reg_3211">
<pin_list>
<pin id="3212" dir="0" index="0" bw="1" slack="6"/>
<pin id="3213" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="3217" class="1005" name="icmp_ln18_3_reg_3217">
<pin_list>
<pin id="3218" dir="0" index="0" bw="1" slack="6"/>
<pin id="3219" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln18_3 "/>
</bind>
</comp>

<comp id="3223" class="1005" name="x_is_0_reg_3223">
<pin_list>
<pin id="3224" dir="0" index="0" bw="1" slack="6"/>
<pin id="3225" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="3230" class="1005" name="tmp_2_reg_3230">
<pin_list>
<pin id="3231" dir="0" index="0" bw="1" slack="6"/>
<pin id="3232" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="3237" class="1005" name="b_exp_2_reg_3237">
<pin_list>
<pin id="3238" dir="0" index="0" bw="12" slack="1"/>
<pin id="3239" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="3242" class="1005" name="sext_ln494_reg_3242">
<pin_list>
<pin id="3243" dir="0" index="0" bw="90" slack="1"/>
<pin id="3244" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln494 "/>
</bind>
</comp>

<comp id="3247" class="1005" name="mul_ln44_6_reg_3247">
<pin_list>
<pin id="3248" dir="0" index="0" bw="82" slack="1"/>
<pin id="3249" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44_6 "/>
</bind>
</comp>

<comp id="3252" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3252">
<pin_list>
<pin id="3253" dir="0" index="0" bw="6" slack="1"/>
<pin id="3254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr "/>
</bind>
</comp>

<comp id="3257" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3257">
<pin_list>
<pin id="3258" dir="0" index="0" bw="6" slack="1"/>
<pin id="3259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr "/>
</bind>
</comp>

<comp id="3262" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3262">
<pin_list>
<pin id="3263" dir="0" index="0" bw="6" slack="1"/>
<pin id="3264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr "/>
</bind>
</comp>

<comp id="3267" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3267">
<pin_list>
<pin id="3268" dir="0" index="0" bw="6" slack="1"/>
<pin id="3269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr "/>
</bind>
</comp>

<comp id="3272" class="1005" name="tmp_20_reg_3272">
<pin_list>
<pin id="3273" dir="0" index="0" bw="72" slack="3"/>
<pin id="3274" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="3277" class="1005" name="tmp_21_reg_3277">
<pin_list>
<pin id="3278" dir="0" index="0" bw="40" slack="1"/>
<pin id="3279" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="3282" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3282">
<pin_list>
<pin id="3283" dir="0" index="0" bw="6" slack="1"/>
<pin id="3284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr "/>
</bind>
</comp>

<comp id="3287" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3287">
<pin_list>
<pin id="3288" dir="0" index="0" bw="4" slack="1"/>
<pin id="3289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr "/>
</bind>
</comp>

<comp id="3292" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3292">
<pin_list>
<pin id="3293" dir="0" index="0" bw="6" slack="1"/>
<pin id="3294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr "/>
</bind>
</comp>

<comp id="3297" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3297">
<pin_list>
<pin id="3298" dir="0" index="0" bw="6" slack="1"/>
<pin id="3299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr "/>
</bind>
</comp>

<comp id="3302" class="1005" name="logn_3_reg_3302">
<pin_list>
<pin id="3303" dir="0" index="0" bw="92" slack="1"/>
<pin id="3304" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_3 "/>
</bind>
</comp>

<comp id="3307" class="1005" name="logn_4_reg_3307">
<pin_list>
<pin id="3308" dir="0" index="0" bw="87" slack="1"/>
<pin id="3309" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_4 "/>
</bind>
</comp>

<comp id="3312" class="1005" name="add_ln209_4_reg_3312">
<pin_list>
<pin id="3313" dir="0" index="0" bw="83" slack="1"/>
<pin id="3314" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_4 "/>
</bind>
</comp>

<comp id="3317" class="1005" name="zext_ln522_reg_3317">
<pin_list>
<pin id="3318" dir="0" index="0" bw="79" slack="1"/>
<pin id="3319" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln522 "/>
</bind>
</comp>

<comp id="3323" class="1005" name="add_ln209_reg_3323">
<pin_list>
<pin id="3324" dir="0" index="0" bw="109" slack="1"/>
<pin id="3325" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="3328" class="1005" name="add_ln209_1_reg_3328">
<pin_list>
<pin id="3329" dir="0" index="0" bw="103" slack="1"/>
<pin id="3330" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="3333" class="1005" name="add_ln209_5_reg_3333">
<pin_list>
<pin id="3334" dir="0" index="0" bw="93" slack="1"/>
<pin id="3335" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="3338" class="1005" name="lshr_ln_reg_3338">
<pin_list>
<pin id="3339" dir="0" index="0" bw="78" slack="1"/>
<pin id="3340" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="3343" class="1005" name="Elog2_reg_3343">
<pin_list>
<pin id="3344" dir="0" index="0" bw="90" slack="1"/>
<pin id="3345" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2 "/>
</bind>
</comp>

<comp id="3348" class="1005" name="log_sum_1_reg_3348">
<pin_list>
<pin id="3349" dir="0" index="0" bw="109" slack="1"/>
<pin id="3350" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_1 "/>
</bind>
</comp>

<comp id="3353" class="1005" name="lshr_ln522_1_reg_3353">
<pin_list>
<pin id="3354" dir="0" index="0" bw="72" slack="1"/>
<pin id="3355" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln522_1 "/>
</bind>
</comp>

<comp id="3358" class="1005" name="es_exp_reg_3358">
<pin_list>
<pin id="3359" dir="0" index="0" bw="11" slack="5"/>
<pin id="3360" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="3363" class="1005" name="zext_ln486_1_reg_3363">
<pin_list>
<pin id="3364" dir="0" index="0" bw="12" slack="1"/>
<pin id="3365" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln486_1 "/>
</bind>
</comp>

<comp id="3368" class="1005" name="x_is_n1_reg_3368">
<pin_list>
<pin id="3369" dir="0" index="0" bw="1" slack="28"/>
<pin id="3370" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="3374" class="1005" name="icmp_ln18_reg_3374">
<pin_list>
<pin id="3375" dir="0" index="0" bw="1" slack="1"/>
<pin id="3376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="3379" class="1005" name="y_is_inf_reg_3379">
<pin_list>
<pin id="3380" dir="0" index="0" bw="1" slack="1"/>
<pin id="3381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_is_inf "/>
</bind>
</comp>

<comp id="3384" class="1005" name="icmp_ln18_2_reg_3384">
<pin_list>
<pin id="3385" dir="0" index="0" bw="1" slack="1"/>
<pin id="3386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_2 "/>
</bind>
</comp>

<comp id="3389" class="1005" name="x_is_neg_reg_3389">
<pin_list>
<pin id="3390" dir="0" index="0" bw="1" slack="1"/>
<pin id="3391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_is_neg "/>
</bind>
</comp>

<comp id="3395" class="1005" name="icmp_ln373_reg_3395">
<pin_list>
<pin id="3396" dir="0" index="0" bw="1" slack="1"/>
<pin id="3397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="3400" class="1005" name="or_ln378_1_reg_3400">
<pin_list>
<pin id="3401" dir="0" index="0" bw="1" slack="28"/>
<pin id="3402" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="or_ln378_1 "/>
</bind>
</comp>

<comp id="3407" class="1005" name="y_is_odd_reg_3407">
<pin_list>
<pin id="3408" dir="0" index="0" bw="1" slack="6"/>
<pin id="3409" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="y_is_odd "/>
</bind>
</comp>

<comp id="3412" class="1005" name="or_ln431_2_reg_3412">
<pin_list>
<pin id="3413" dir="0" index="0" bw="1" slack="28"/>
<pin id="3414" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="or_ln431_2 "/>
</bind>
</comp>

<comp id="3418" class="1005" name="or_ln438_2_reg_3418">
<pin_list>
<pin id="3419" dir="0" index="0" bw="1" slack="28"/>
<pin id="3420" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="or_ln438_2 "/>
</bind>
</comp>

<comp id="3424" class="1005" name="log_base_reg_3424">
<pin_list>
<pin id="3425" dir="0" index="0" bw="78" slack="1"/>
<pin id="3426" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="log_base "/>
</bind>
</comp>

<comp id="3429" class="1005" name="e_frac_2_reg_3429">
<pin_list>
<pin id="3430" dir="0" index="0" bw="54" slack="1"/>
<pin id="3431" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="3434" class="1005" name="m_exp_reg_3434">
<pin_list>
<pin id="3435" dir="0" index="0" bw="12" slack="4"/>
<pin id="3436" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="3444" class="1005" name="tmp_1_reg_3444">
<pin_list>
<pin id="3445" dir="0" index="0" bw="1" slack="4"/>
<pin id="3446" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="3452" class="1005" name="or_ln386_2_reg_3452">
<pin_list>
<pin id="3453" dir="0" index="0" bw="1" slack="27"/>
<pin id="3454" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="or_ln386_2 "/>
</bind>
</comp>

<comp id="3458" class="1005" name="sext_ln539_reg_3458">
<pin_list>
<pin id="3459" dir="0" index="0" bw="131" slack="1"/>
<pin id="3460" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln539 "/>
</bind>
</comp>

<comp id="3463" class="1005" name="sext_ln539_1_reg_3463">
<pin_list>
<pin id="3464" dir="0" index="0" bw="131" slack="1"/>
<pin id="3465" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln539_1 "/>
</bind>
</comp>

<comp id="3468" class="1005" name="m_frac_l_reg_3468">
<pin_list>
<pin id="3469" dir="0" index="0" bw="131" slack="1"/>
<pin id="3470" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="3478" class="1005" name="sext_ln545_reg_3478">
<pin_list>
<pin id="3479" dir="0" index="0" bw="12" slack="1"/>
<pin id="3480" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln545 "/>
</bind>
</comp>

<comp id="3483" class="1005" name="tmp_22_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="1" slack="1"/>
<pin id="3485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="3488" class="1005" name="select_ln553_reg_3488">
<pin_list>
<pin id="3489" dir="0" index="0" bw="12" slack="1"/>
<pin id="3490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln553 "/>
</bind>
</comp>

<comp id="3493" class="1005" name="tmp_30_reg_3493">
<pin_list>
<pin id="3494" dir="0" index="0" bw="1" slack="23"/>
<pin id="3495" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="3499" class="1005" name="icmp_ln422_reg_3499">
<pin_list>
<pin id="3500" dir="0" index="0" bw="1" slack="21"/>
<pin id="3501" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="3504" class="1005" name="r_sign_reg_3504">
<pin_list>
<pin id="3505" dir="0" index="0" bw="1" slack="22"/>
<pin id="3506" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="3512" class="1005" name="sext_ln545_1_reg_3512">
<pin_list>
<pin id="3513" dir="0" index="0" bw="32" slack="1"/>
<pin id="3514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln545_1 "/>
</bind>
</comp>

<comp id="3517" class="1005" name="m_fix_l_reg_3517">
<pin_list>
<pin id="3518" dir="0" index="0" bw="130" slack="1"/>
<pin id="3519" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="3523" class="1005" name="m_fix_reg_3523">
<pin_list>
<pin id="3524" dir="0" index="0" bw="59" slack="9"/>
<pin id="3525" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="m_fix "/>
</bind>
</comp>

<comp id="3528" class="1005" name="tmp_23_reg_3528">
<pin_list>
<pin id="3529" dir="0" index="0" bw="1" slack="2"/>
<pin id="3530" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="3533" class="1005" name="sext_ln563_reg_3533">
<pin_list>
<pin id="3534" dir="0" index="0" bw="31" slack="1"/>
<pin id="3535" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="3538" class="1005" name="shl_ln546_reg_3538">
<pin_list>
<pin id="3539" dir="0" index="0" bw="130" slack="1"/>
<pin id="3540" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln546 "/>
</bind>
</comp>

<comp id="3543" class="1005" name="ashr_ln546_reg_3543">
<pin_list>
<pin id="3544" dir="0" index="0" bw="130" slack="1"/>
<pin id="3545" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln546 "/>
</bind>
</comp>

<comp id="3548" class="1005" name="sext_ln563_1_reg_3548">
<pin_list>
<pin id="3549" dir="0" index="0" bw="31" slack="1"/>
<pin id="3550" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="3553" class="1005" name="icmp_ln628_reg_3553">
<pin_list>
<pin id="3554" dir="0" index="0" bw="1" slack="19"/>
<pin id="3555" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="3558" class="1005" name="r_exp_reg_3558">
<pin_list>
<pin id="3559" dir="0" index="0" bw="13" slack="1"/>
<pin id="3560" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="3565" class="1005" name="sext_ln568_reg_3565">
<pin_list>
<pin id="3566" dir="0" index="0" bw="71" slack="1"/>
<pin id="3567" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln568 "/>
</bind>
</comp>

<comp id="3570" class="1005" name="m_fix_a_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="59" slack="1"/>
<pin id="3572" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a "/>
</bind>
</comp>

<comp id="3575" class="1005" name="m_diff_hi_reg_3575">
<pin_list>
<pin id="3576" dir="0" index="0" bw="8" slack="7"/>
<pin id="3577" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="3580" class="1005" name="Z2_reg_3580">
<pin_list>
<pin id="3581" dir="0" index="0" bw="8" slack="3"/>
<pin id="3582" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="3587" class="1005" name="Z3_reg_3587">
<pin_list>
<pin id="3588" dir="0" index="0" bw="8" slack="2"/>
<pin id="3589" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="3592" class="1005" name="Z4_reg_3592">
<pin_list>
<pin id="3593" dir="0" index="0" bw="35" slack="1"/>
<pin id="3594" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="3597" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3597">
<pin_list>
<pin id="3598" dir="0" index="0" bw="8" slack="1"/>
<pin id="3599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3602" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3602">
<pin_list>
<pin id="3603" dir="0" index="0" bw="8" slack="1"/>
<pin id="3604" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 "/>
</bind>
</comp>

<comp id="3607" class="1005" name="exp_Z4_m_1_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="36" slack="1"/>
<pin id="3609" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z4_m_1 "/>
</bind>
</comp>

<comp id="3613" class="1005" name="f_Z3_reg_3613">
<pin_list>
<pin id="3614" dir="0" index="0" bw="26" slack="1"/>
<pin id="3615" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="3618" class="1005" name="exp_Z3_m_1_reg_3618">
<pin_list>
<pin id="3619" dir="0" index="0" bw="43" slack="2"/>
<pin id="3620" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z3_m_1 "/>
</bind>
</comp>

<comp id="3623" class="1005" name="zext_ln258_reg_3623">
<pin_list>
<pin id="3624" dir="0" index="0" bw="79" slack="1"/>
<pin id="3625" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln258 "/>
</bind>
</comp>

<comp id="3628" class="1005" name="zext_ln258_1_reg_3628">
<pin_list>
<pin id="3629" dir="0" index="0" bw="79" slack="1"/>
<pin id="3630" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln258_1 "/>
</bind>
</comp>

<comp id="3633" class="1005" name="tmp_25_reg_3633">
<pin_list>
<pin id="3634" dir="0" index="0" bw="20" slack="1"/>
<pin id="3635" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="3638" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3638">
<pin_list>
<pin id="3639" dir="0" index="0" bw="8" slack="1"/>
<pin id="3640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3643" class="1005" name="exp_Z2P_m_1_reg_3643">
<pin_list>
<pin id="3644" dir="0" index="0" bw="44" slack="1"/>
<pin id="3645" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1 "/>
</bind>
</comp>

<comp id="3649" class="1005" name="tmp_26_reg_3649">
<pin_list>
<pin id="3650" dir="0" index="0" bw="40" slack="1"/>
<pin id="3651" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="3655" class="1005" name="zext_ln277_reg_3655">
<pin_list>
<pin id="3656" dir="0" index="0" bw="93" slack="1"/>
<pin id="3657" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln277 "/>
</bind>
</comp>

<comp id="3660" class="1005" name="zext_ln277_1_reg_3660">
<pin_list>
<pin id="3661" dir="0" index="0" bw="93" slack="1"/>
<pin id="3662" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln277_1 "/>
</bind>
</comp>

<comp id="3665" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3665">
<pin_list>
<pin id="3666" dir="0" index="0" bw="8" slack="1"/>
<pin id="3667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="3670" class="1005" name="tmp_27_reg_3670">
<pin_list>
<pin id="3671" dir="0" index="0" bw="36" slack="1"/>
<pin id="3672" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="3675" class="1005" name="exp_Z1_reg_3675">
<pin_list>
<pin id="3676" dir="0" index="0" bw="58" slack="3"/>
<pin id="3677" dir="1" index="1" bw="58" slack="3"/>
</pin_list>
<bind>
<opset="exp_Z1 "/>
</bind>
</comp>

<comp id="3680" class="1005" name="exp_Z1P_m_1_reg_3680">
<pin_list>
<pin id="3681" dir="0" index="0" bw="50" slack="1"/>
<pin id="3682" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1 "/>
</bind>
</comp>

<comp id="3685" class="1005" name="exp_Z1_hi_reg_3685">
<pin_list>
<pin id="3686" dir="0" index="0" bw="50" slack="1"/>
<pin id="3687" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi "/>
</bind>
</comp>

<comp id="3690" class="1005" name="zext_ln616_reg_3690">
<pin_list>
<pin id="3691" dir="0" index="0" bw="99" slack="1"/>
<pin id="3692" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616 "/>
</bind>
</comp>

<comp id="3695" class="1005" name="zext_ln616_1_reg_3695">
<pin_list>
<pin id="3696" dir="0" index="0" bw="99" slack="1"/>
<pin id="3697" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616_1 "/>
</bind>
</comp>

<comp id="3700" class="1005" name="add_ln616_reg_3700">
<pin_list>
<pin id="3701" dir="0" index="0" bw="58" slack="1"/>
<pin id="3702" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln616 "/>
</bind>
</comp>

<comp id="3705" class="1005" name="mul_ln616_reg_3705">
<pin_list>
<pin id="3706" dir="0" index="0" bw="99" slack="1"/>
<pin id="3707" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln616 "/>
</bind>
</comp>

<comp id="3710" class="1005" name="or_ln628_reg_3710">
<pin_list>
<pin id="3711" dir="0" index="0" bw="1" slack="1"/>
<pin id="3712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln628 "/>
</bind>
</comp>

<comp id="3716" class="1005" name="icmp_ln645_reg_3716">
<pin_list>
<pin id="3717" dir="0" index="0" bw="1" slack="1"/>
<pin id="3718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln645 "/>
</bind>
</comp>

<comp id="3721" class="1005" name="out_sig_reg_3721">
<pin_list>
<pin id="3722" dir="0" index="0" bw="52" slack="1"/>
<pin id="3723" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="out_sig "/>
</bind>
</comp>

<comp id="3726" class="1005" name="trunc_ln657_reg_3726">
<pin_list>
<pin id="3727" dir="0" index="0" bw="11" slack="1"/>
<pin id="3728" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln657 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="428"><net_src comp="28" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="14" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="18" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="488" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="506"><net_src comp="6" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="44" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="8" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="10" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="527" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="12" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="24" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="569"><net_src comp="553" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="575"><net_src comp="24" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="44" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="583"><net_src comp="26" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="22" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="206" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="306" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="665"><net_src comp="430" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="30" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="32" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="662" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="34" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="662" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="36" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="34" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="662" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="38" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="700"><net_src comp="40" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="662" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="42" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="694" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="713"><net_src comp="46" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="46" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="48" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="50" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="719" pin="4"/><net_sink comp="739" pin=2"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="756"><net_src comp="56" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="630" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="58" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="60" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="763"><net_src comp="630" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="62" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="630" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="60" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="64" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="66" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="68" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="70" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="789"><net_src comp="779" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="72" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="50" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="786" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="772" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="74" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="50" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="798" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="790" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="802" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="828"><net_src comp="798" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="78" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="840"><net_src comp="830" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="853"><net_src comp="841" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="80" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="82" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="84" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="871"><net_src comp="86" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="849" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="88" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="84" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="881"><net_src comp="90" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="849" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="883"><net_src comp="82" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="884"><net_src comp="92" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="892"><net_src comp="889" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="901"><net_src comp="94" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="50" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="893" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="96" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="98" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="904" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="896" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="911" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="100" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="52" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="935"><net_src comp="925" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="919" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="948"><net_src comp="102" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="104" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="951"><net_src comp="106" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="955"><net_src comp="936" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="108" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="52" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="966"><net_src comp="963" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="970"><net_src comp="956" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="50" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="972" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="112" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="78" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="993"><net_src comp="983" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="975" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="990" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1009"><net_src comp="114" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="116" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1014"><net_src comp="1004" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="998" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1027"><net_src comp="118" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1029"><net_src comp="120" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1030"><net_src comp="122" pin="0"/><net_sink comp="1021" pin=3"/></net>

<net id="1037"><net_src comp="124" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="1015" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1039"><net_src comp="120" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1040"><net_src comp="126" pin="0"/><net_sink comp="1031" pin=3"/></net>

<net id="1047"><net_src comp="128" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="1015" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1049"><net_src comp="130" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1050"><net_src comp="122" pin="0"/><net_sink comp="1041" pin=3"/></net>

<net id="1054"><net_src comp="1051" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1058"><net_src comp="1055" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1067"><net_src comp="132" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="50" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=2"/></net>

<net id="1075"><net_src comp="134" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="136" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="1070" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1062" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1077" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="138" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="140" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1101"><net_src comp="1091" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1085" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1114"><net_src comp="142" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1116"><net_src comp="144" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1117"><net_src comp="146" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1124"><net_src comp="148" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="1102" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1126"><net_src comp="144" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1127"><net_src comp="150" pin="0"/><net_sink comp="1118" pin=3"/></net>

<net id="1134"><net_src comp="152" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="1102" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="154" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="146" pin="0"/><net_sink comp="1128" pin=3"/></net>

<net id="1141"><net_src comp="1138" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1145"><net_src comp="1142" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1154"><net_src comp="132" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="50" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="156" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="158" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1167"><net_src comp="1157" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1171"><net_src comp="1149" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="160" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="70" pin="0"/><net_sink comp="1178" pin=2"/></net>

<net id="1188"><net_src comp="1178" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="1172" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1185" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1201"><net_src comp="162" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="164" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1204"><net_src comp="166" pin="0"/><net_sink comp="1195" pin=3"/></net>

<net id="1211"><net_src comp="168" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="1189" pin="2"/><net_sink comp="1205" pin=1"/></net>

<net id="1213"><net_src comp="164" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1214"><net_src comp="170" pin="0"/><net_sink comp="1205" pin=3"/></net>

<net id="1221"><net_src comp="172" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="1189" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1223"><net_src comp="146" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1224"><net_src comp="166" pin="0"/><net_sink comp="1215" pin=3"/></net>

<net id="1228"><net_src comp="1225" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1232"><net_src comp="1229" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1241"><net_src comp="132" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="50" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="1"/><net_sink comp="1236" pin=2"/></net>

<net id="1249"><net_src comp="174" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="176" pin="0"/><net_sink comp="1244" pin=2"/></net>

<net id="1254"><net_src comp="1244" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="1236" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1263"><net_src comp="1251" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1255" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1270"><net_src comp="178" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1271"><net_src comp="180" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1275"><net_src comp="1265" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1259" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1288"><net_src comp="182" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1290"><net_src comp="184" pin="0"/><net_sink comp="1282" pin=2"/></net>

<net id="1291"><net_src comp="186" pin="0"/><net_sink comp="1282" pin=3"/></net>

<net id="1298"><net_src comp="188" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="1276" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="1300"><net_src comp="184" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1301"><net_src comp="190" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1308"><net_src comp="192" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="1276" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1310"><net_src comp="166" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1311"><net_src comp="186" pin="0"/><net_sink comp="1302" pin=3"/></net>

<net id="1315"><net_src comp="1312" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1319"><net_src comp="1316" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1327"><net_src comp="1320" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="194" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="196" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1344"><net_src comp="198" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1349"><net_src comp="140" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="200" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="1323" pin="2"/><net_sink comp="1350" pin=1"/></net>

<net id="1357"><net_src comp="202" pin="0"/><net_sink comp="1350" pin=2"/></net>

<net id="1362"><net_src comp="1320" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="204" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1370"><net_src comp="1323" pin="2"/><net_sink comp="1364" pin=2"/></net>

<net id="1374"><net_src comp="1371" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1378"><net_src comp="1375" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1382"><net_src comp="1379" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1386"><net_src comp="1383" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1395"><net_src comp="132" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="50" pin="0"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="1387" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="1403"><net_src comp="208" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="44" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1408"><net_src comp="1398" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1390" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1417"><net_src comp="1405" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="1409" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1424"><net_src comp="210" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1425"><net_src comp="212" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1429"><net_src comp="1419" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1434"><net_src comp="1413" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="1426" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1439"><net_src comp="1436" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1446"><net_src comp="214" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="1430" pin="2"/><net_sink comp="1440" pin=1"/></net>

<net id="1448"><net_src comp="216" pin="0"/><net_sink comp="1440" pin=2"/></net>

<net id="1449"><net_src comp="218" pin="0"/><net_sink comp="1440" pin=3"/></net>

<net id="1456"><net_src comp="220" pin="0"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="1430" pin="2"/><net_sink comp="1450" pin=1"/></net>

<net id="1458"><net_src comp="130" pin="0"/><net_sink comp="1450" pin=2"/></net>

<net id="1459"><net_src comp="218" pin="0"/><net_sink comp="1450" pin=3"/></net>

<net id="1463"><net_src comp="1460" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1467"><net_src comp="1464" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1471"><net_src comp="1468" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1475"><net_src comp="482" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="495" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1484"><net_src comp="1472" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="1476" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="1489"><net_src comp="1486" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1494"><net_src comp="521" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1498"><net_src comp="534" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1502"><net_src comp="547" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1513"><net_src comp="1491" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="508" pin="3"/><net_sink comp="1509" pin=1"/></net>

<net id="1519"><net_src comp="1495" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1520"><net_src comp="1499" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1525"><net_src comp="1503" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="1506" pin="1"/><net_sink comp="1521" pin=1"/></net>

<net id="1534"><net_src comp="1527" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1521" pin="2"/><net_sink comp="1530" pin=1"/></net>

<net id="1542"><net_src comp="222" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="614" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1544"><net_src comp="224" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1545"><net_src comp="226" pin="0"/><net_sink comp="1536" pin=3"/></net>

<net id="1553"><net_src comp="1546" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1561"><net_src comp="1554" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1562"><net_src comp="1549" pin="2"/><net_sink comp="1557" pin=1"/></net>

<net id="1568"><net_src comp="228" pin="0"/><net_sink comp="1563" pin=0"/></net>

<net id="1569"><net_src comp="230" pin="0"/><net_sink comp="1563" pin=2"/></net>

<net id="1577"><net_src comp="1563" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1578"><net_src comp="1570" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1585"><net_src comp="232" pin="0"/><net_sink comp="1579" pin=0"/></net>

<net id="1586"><net_src comp="1573" pin="2"/><net_sink comp="1579" pin=1"/></net>

<net id="1587"><net_src comp="234" pin="0"/><net_sink comp="1579" pin=2"/></net>

<net id="1588"><net_src comp="236" pin="0"/><net_sink comp="1579" pin=3"/></net>

<net id="1597"><net_src comp="34" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="1589" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="36" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1605"><net_src comp="30" pin="0"/><net_sink comp="1600" pin=0"/></net>

<net id="1606"><net_src comp="1589" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="1607"><net_src comp="32" pin="0"/><net_sink comp="1600" pin=2"/></net>

<net id="1611"><net_src comp="1589" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1615"><net_src comp="1600" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1620"><net_src comp="1600" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="140" pin="0"/><net_sink comp="1616" pin=1"/></net>

<net id="1626"><net_src comp="50" pin="0"/><net_sink comp="1622" pin=1"/></net>

<net id="1631"><net_src comp="1622" pin="2"/><net_sink comp="1627" pin=1"/></net>

<net id="1640"><net_src comp="1600" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1641"><net_src comp="198" pin="0"/><net_sink comp="1636" pin=1"/></net>

<net id="1646"><net_src comp="1608" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1647"><net_src comp="46" pin="0"/><net_sink comp="1642" pin=1"/></net>

<net id="1652"><net_src comp="1636" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1653"><net_src comp="1642" pin="2"/><net_sink comp="1648" pin=1"/></net>

<net id="1658"><net_src comp="1608" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1659"><net_src comp="46" pin="0"/><net_sink comp="1654" pin=1"/></net>

<net id="1668"><net_src comp="1660" pin="2"/><net_sink comp="1664" pin=1"/></net>

<net id="1673"><net_src comp="1664" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1674"><net_src comp="50" pin="0"/><net_sink comp="1669" pin=1"/></net>

<net id="1679"><net_src comp="1669" pin="2"/><net_sink comp="1675" pin=1"/></net>

<net id="1686"><net_src comp="40" pin="0"/><net_sink comp="1680" pin=0"/></net>

<net id="1687"><net_src comp="1589" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1688"><net_src comp="32" pin="0"/><net_sink comp="1680" pin=2"/></net>

<net id="1689"><net_src comp="238" pin="0"/><net_sink comp="1680" pin=3"/></net>

<net id="1694"><net_src comp="1680" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1695"><net_src comp="240" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1699"><net_src comp="1690" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1704"><net_src comp="242" pin="0"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="1696" pin="1"/><net_sink comp="1700" pin=1"/></net>

<net id="1710"><net_src comp="1608" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="1700" pin="2"/><net_sink comp="1706" pin=1"/></net>

<net id="1716"><net_src comp="1706" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="46" pin="0"/><net_sink comp="1712" pin=1"/></net>

<net id="1722"><net_src comp="1632" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="1648" pin="2"/><net_sink comp="1718" pin=1"/></net>

<net id="1728"><net_src comp="1627" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1729"><net_src comp="1718" pin="2"/><net_sink comp="1724" pin=1"/></net>

<net id="1734"><net_src comp="1724" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1735"><net_src comp="1616" pin="2"/><net_sink comp="1730" pin=1"/></net>

<net id="1740"><net_src comp="1592" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1741"><net_src comp="50" pin="0"/><net_sink comp="1736" pin=1"/></net>

<net id="1746"><net_src comp="1648" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1747"><net_src comp="1736" pin="2"/><net_sink comp="1742" pin=1"/></net>

<net id="1752"><net_src comp="1648" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1753"><net_src comp="1592" pin="3"/><net_sink comp="1748" pin=1"/></net>

<net id="1758"><net_src comp="50" pin="0"/><net_sink comp="1754" pin=1"/></net>

<net id="1763"><net_src comp="244" pin="0"/><net_sink comp="1759" pin=0"/></net>

<net id="1764"><net_src comp="1612" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="1768"><net_src comp="1759" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1774"><net_src comp="246" pin="0"/><net_sink comp="1769" pin=0"/></net>

<net id="1775"><net_src comp="1608" pin="1"/><net_sink comp="1769" pin=1"/></net>

<net id="1776"><net_src comp="1765" pin="1"/><net_sink comp="1769" pin=2"/></net>

<net id="1781"><net_src comp="1742" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1782"><net_src comp="1754" pin="2"/><net_sink comp="1777" pin=1"/></net>

<net id="1787"><net_src comp="1748" pin="2"/><net_sink comp="1783" pin=1"/></net>

<net id="1792"><net_src comp="1660" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="1736" pin="2"/><net_sink comp="1788" pin=1"/></net>

<net id="1798"><net_src comp="1592" pin="3"/><net_sink comp="1794" pin=1"/></net>

<net id="1803"><net_src comp="1788" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1804"><net_src comp="1777" pin="2"/><net_sink comp="1799" pin=1"/></net>

<net id="1809"><net_src comp="1799" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1810"><net_src comp="1794" pin="2"/><net_sink comp="1805" pin=1"/></net>

<net id="1815"><net_src comp="1805" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1816"><net_src comp="1783" pin="2"/><net_sink comp="1811" pin=1"/></net>

<net id="1821"><net_src comp="1742" pin="2"/><net_sink comp="1817" pin=1"/></net>

<net id="1826"><net_src comp="1748" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1754" pin="2"/><net_sink comp="1822" pin=1"/></net>

<net id="1832"><net_src comp="1736" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1837"><net_src comp="1660" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1838"><net_src comp="1592" pin="3"/><net_sink comp="1833" pin=1"/></net>

<net id="1843"><net_src comp="1828" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1844"><net_src comp="1822" pin="2"/><net_sink comp="1839" pin=1"/></net>

<net id="1849"><net_src comp="1839" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1850"><net_src comp="1833" pin="2"/><net_sink comp="1845" pin=1"/></net>

<net id="1855"><net_src comp="1845" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1856"><net_src comp="1817" pin="2"/><net_sink comp="1851" pin=1"/></net>

<net id="1862"><net_src comp="248" pin="0"/><net_sink comp="1857" pin=0"/></net>

<net id="1863"><net_src comp="250" pin="0"/><net_sink comp="1857" pin=2"/></net>

<net id="1867"><net_src comp="1857" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1875"><net_src comp="1864" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1876"><net_src comp="1868" pin="1"/><net_sink comp="1871" pin=1"/></net>

<net id="1884"><net_src comp="1871" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1885"><net_src comp="1877" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="1892"><net_src comp="252" pin="0"/><net_sink comp="1886" pin=0"/></net>

<net id="1893"><net_src comp="1880" pin="2"/><net_sink comp="1886" pin=1"/></net>

<net id="1894"><net_src comp="254" pin="0"/><net_sink comp="1886" pin=2"/></net>

<net id="1895"><net_src comp="146" pin="0"/><net_sink comp="1886" pin=3"/></net>

<net id="1901"><net_src comp="54" pin="0"/><net_sink comp="1896" pin=0"/></net>

<net id="1902"><net_src comp="50" pin="0"/><net_sink comp="1896" pin=1"/></net>

<net id="1903"><net_src comp="1608" pin="1"/><net_sink comp="1896" pin=2"/></net>

<net id="1907"><net_src comp="1896" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1912"><net_src comp="176" pin="0"/><net_sink comp="1908" pin=0"/></net>

<net id="1913"><net_src comp="1904" pin="1"/><net_sink comp="1908" pin=1"/></net>

<net id="1919"><net_src comp="1592" pin="3"/><net_sink comp="1914" pin=0"/></net>

<net id="1920"><net_src comp="1908" pin="2"/><net_sink comp="1914" pin=1"/></net>

<net id="1921"><net_src comp="1904" pin="1"/><net_sink comp="1914" pin=2"/></net>

<net id="1926"><net_src comp="194" pin="0"/><net_sink comp="1922" pin=1"/></net>

<net id="1939"><net_src comp="1922" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1940"><net_src comp="256" pin="0"/><net_sink comp="1935" pin=1"/></net>

<net id="1946"><net_src comp="200" pin="0"/><net_sink comp="1941" pin=0"/></net>

<net id="1947"><net_src comp="1922" pin="2"/><net_sink comp="1941" pin=1"/></net>

<net id="1948"><net_src comp="202" pin="0"/><net_sink comp="1941" pin=2"/></net>

<net id="1953"><net_src comp="1941" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1954"><net_src comp="1935" pin="2"/><net_sink comp="1949" pin=1"/></net>

<net id="1959"><net_src comp="1949" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1960"><net_src comp="50" pin="0"/><net_sink comp="1955" pin=1"/></net>

<net id="1966"><net_src comp="258" pin="0"/><net_sink comp="1961" pin=0"/></net>

<net id="1967"><net_src comp="1935" pin="2"/><net_sink comp="1961" pin=1"/></net>

<net id="1968"><net_src comp="1955" pin="2"/><net_sink comp="1961" pin=2"/></net>

<net id="1980"><net_src comp="260" pin="0"/><net_sink comp="1969" pin=0"/></net>

<net id="1981"><net_src comp="262" pin="0"/><net_sink comp="1969" pin=1"/></net>

<net id="1982"><net_src comp="50" pin="0"/><net_sink comp="1969" pin=2"/></net>

<net id="1983"><net_src comp="264" pin="0"/><net_sink comp="1969" pin=3"/></net>

<net id="1984"><net_src comp="266" pin="0"/><net_sink comp="1969" pin=5"/></net>

<net id="1985"><net_src comp="52" pin="0"/><net_sink comp="1969" pin=6"/></net>

<net id="1986"><net_src comp="268" pin="0"/><net_sink comp="1969" pin=7"/></net>

<net id="1987"><net_src comp="1961" pin="3"/><net_sink comp="1969" pin=8"/></net>

<net id="1992"><net_src comp="1969" pin="9"/><net_sink comp="1988" pin=1"/></net>

<net id="1997"><net_src comp="1988" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1998"><net_src comp="50" pin="0"/><net_sink comp="1993" pin=1"/></net>

<net id="2003"><net_src comp="1993" pin="2"/><net_sink comp="1999" pin=1"/></net>

<net id="2008"><net_src comp="1931" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2009"><net_src comp="1999" pin="2"/><net_sink comp="2004" pin=1"/></net>

<net id="2014"><net_src comp="2004" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2015"><net_src comp="1927" pin="2"/><net_sink comp="2010" pin=1"/></net>

<net id="2019"><net_src comp="2016" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="2023"><net_src comp="2020" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="2028"><net_src comp="270" pin="0"/><net_sink comp="2024" pin=0"/></net>

<net id="2032"><net_src comp="2024" pin="2"/><net_sink comp="2029" pin=0"/></net>

<net id="2038"><net_src comp="272" pin="0"/><net_sink comp="2033" pin=0"/></net>

<net id="2039"><net_src comp="2024" pin="2"/><net_sink comp="2033" pin=1"/></net>

<net id="2040"><net_src comp="120" pin="0"/><net_sink comp="2033" pin=2"/></net>

<net id="2046"><net_src comp="2033" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2047"><net_src comp="2029" pin="1"/><net_sink comp="2041" pin=2"/></net>

<net id="2053"><net_src comp="274" pin="0"/><net_sink comp="2048" pin=0"/></net>

<net id="2054"><net_src comp="642" pin="2"/><net_sink comp="2048" pin=1"/></net>

<net id="2055"><net_src comp="186" pin="0"/><net_sink comp="2048" pin=2"/></net>

<net id="2060"><net_src comp="196" pin="0"/><net_sink comp="2056" pin=1"/></net>

<net id="2065"><net_src comp="196" pin="0"/><net_sink comp="2061" pin=1"/></net>

<net id="2070"><net_src comp="276" pin="0"/><net_sink comp="2066" pin=1"/></net>

<net id="2075"><net_src comp="2056" pin="2"/><net_sink comp="2071" pin=0"/></net>

<net id="2076"><net_src comp="50" pin="0"/><net_sink comp="2071" pin=1"/></net>

<net id="2081"><net_src comp="2066" pin="2"/><net_sink comp="2077" pin=0"/></net>

<net id="2082"><net_src comp="2071" pin="2"/><net_sink comp="2077" pin=1"/></net>

<net id="2087"><net_src comp="2077" pin="2"/><net_sink comp="2083" pin=0"/></net>

<net id="2088"><net_src comp="2061" pin="2"/><net_sink comp="2083" pin=1"/></net>

<net id="2094"><net_src comp="258" pin="0"/><net_sink comp="2089" pin=0"/></net>

<net id="2095"><net_src comp="2056" pin="2"/><net_sink comp="2089" pin=1"/></net>

<net id="2096"><net_src comp="2083" pin="2"/><net_sink comp="2089" pin=2"/></net>

<net id="2108"><net_src comp="260" pin="0"/><net_sink comp="2097" pin=0"/></net>

<net id="2109"><net_src comp="262" pin="0"/><net_sink comp="2097" pin=1"/></net>

<net id="2110"><net_src comp="50" pin="0"/><net_sink comp="2097" pin=2"/></net>

<net id="2111"><net_src comp="264" pin="0"/><net_sink comp="2097" pin=3"/></net>

<net id="2112"><net_src comp="266" pin="0"/><net_sink comp="2097" pin=5"/></net>

<net id="2113"><net_src comp="52" pin="0"/><net_sink comp="2097" pin=6"/></net>

<net id="2114"><net_src comp="268" pin="0"/><net_sink comp="2097" pin=7"/></net>

<net id="2115"><net_src comp="2089" pin="3"/><net_sink comp="2097" pin=8"/></net>

<net id="2120"><net_src comp="2097" pin="9"/><net_sink comp="2116" pin=1"/></net>

<net id="2129"><net_src comp="2121" pin="3"/><net_sink comp="2126" pin=0"/></net>

<net id="2133"><net_src comp="2126" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2138"><net_src comp="2130" pin="1"/><net_sink comp="2134" pin=1"/></net>

<net id="2143"><net_src comp="2130" pin="1"/><net_sink comp="2139" pin=1"/></net>

<net id="2147"><net_src comp="2134" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2151"><net_src comp="2139" pin="2"/><net_sink comp="2148" pin=0"/></net>

<net id="2157"><net_src comp="2144" pin="1"/><net_sink comp="2152" pin=1"/></net>

<net id="2158"><net_src comp="2148" pin="1"/><net_sink comp="2152" pin=2"/></net>

<net id="2165"><net_src comp="2159" pin="1"/><net_sink comp="2162" pin=0"/></net>

<net id="2170"><net_src comp="2162" pin="1"/><net_sink comp="2166" pin=1"/></net>

<net id="2177"><net_src comp="2171" pin="1"/><net_sink comp="2174" pin=0"/></net>

<net id="2182"><net_src comp="2174" pin="1"/><net_sink comp="2178" pin=1"/></net>

<net id="2187"><net_src comp="2174" pin="1"/><net_sink comp="2183" pin=1"/></net>

<net id="2193"><net_src comp="2178" pin="2"/><net_sink comp="2188" pin=1"/></net>

<net id="2194"><net_src comp="2183" pin="2"/><net_sink comp="2188" pin=2"/></net>

<net id="2200"><net_src comp="2188" pin="3"/><net_sink comp="2195" pin=1"/></net>

<net id="2201"><net_src comp="2166" pin="2"/><net_sink comp="2195" pin=2"/></net>

<net id="2205"><net_src comp="2195" pin="3"/><net_sink comp="2202" pin=0"/></net>

<net id="2209"><net_src comp="2202" pin="1"/><net_sink comp="2206" pin=0"/></net>

<net id="2216"><net_src comp="278" pin="0"/><net_sink comp="2210" pin=0"/></net>

<net id="2217"><net_src comp="2195" pin="3"/><net_sink comp="2210" pin=1"/></net>

<net id="2218"><net_src comp="280" pin="0"/><net_sink comp="2210" pin=2"/></net>

<net id="2219"><net_src comp="282" pin="0"/><net_sink comp="2210" pin=3"/></net>

<net id="2226"><net_src comp="284" pin="0"/><net_sink comp="2220" pin=0"/></net>

<net id="2227"><net_src comp="2195" pin="3"/><net_sink comp="2220" pin=1"/></net>

<net id="2228"><net_src comp="150" pin="0"/><net_sink comp="2220" pin=2"/></net>

<net id="2229"><net_src comp="286" pin="0"/><net_sink comp="2220" pin=3"/></net>

<net id="2235"><net_src comp="274" pin="0"/><net_sink comp="2230" pin=0"/></net>

<net id="2236"><net_src comp="2206" pin="1"/><net_sink comp="2230" pin=1"/></net>

<net id="2237"><net_src comp="286" pin="0"/><net_sink comp="2230" pin=2"/></net>

<net id="2241"><net_src comp="2220" pin="4"/><net_sink comp="2238" pin=0"/></net>

<net id="2249"><net_src comp="2242" pin="1"/><net_sink comp="2245" pin=1"/></net>

<net id="2254"><net_src comp="2242" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2265"><net_src comp="290" pin="0"/><net_sink comp="2260" pin=0"/></net>

<net id="2266"><net_src comp="292" pin="0"/><net_sink comp="2260" pin=2"/></net>

<net id="2270"><net_src comp="2260" pin="3"/><net_sink comp="2267" pin=0"/></net>

<net id="2274"><net_src comp="2255" pin="3"/><net_sink comp="2271" pin=0"/></net>

<net id="2279"><net_src comp="2271" pin="1"/><net_sink comp="2275" pin=1"/></net>

<net id="2286"><net_src comp="294" pin="0"/><net_sink comp="2280" pin=0"/></net>

<net id="2287"><net_src comp="296" pin="0"/><net_sink comp="2280" pin=2"/></net>

<net id="2288"><net_src comp="298" pin="0"/><net_sink comp="2280" pin=3"/></net>

<net id="2294"><net_src comp="300" pin="0"/><net_sink comp="2289" pin=0"/></net>

<net id="2295"><net_src comp="298" pin="0"/><net_sink comp="2289" pin=2"/></net>

<net id="2303"><net_src comp="2296" pin="1"/><net_sink comp="2299" pin=0"/></net>

<net id="2304"><net_src comp="302" pin="0"/><net_sink comp="2299" pin=1"/></net>

<net id="2309"><net_src comp="2280" pin="4"/><net_sink comp="2305" pin=0"/></net>

<net id="2310"><net_src comp="304" pin="0"/><net_sink comp="2305" pin=1"/></net>

<net id="2316"><net_src comp="2299" pin="2"/><net_sink comp="2311" pin=0"/></net>

<net id="2317"><net_src comp="2305" pin="2"/><net_sink comp="2311" pin=1"/></net>

<net id="2318"><net_src comp="2280" pin="4"/><net_sink comp="2311" pin=2"/></net>

<net id="2324"><net_src comp="2289" pin="3"/><net_sink comp="2319" pin=0"/></net>

<net id="2325"><net_src comp="2311" pin="3"/><net_sink comp="2319" pin=1"/></net>

<net id="2326"><net_src comp="2280" pin="4"/><net_sink comp="2319" pin=2"/></net>

<net id="2330"><net_src comp="2327" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="2337"><net_src comp="308" pin="0"/><net_sink comp="2331" pin=0"/></net>

<net id="2338"><net_src comp="609" pin="2"/><net_sink comp="2331" pin=1"/></net>

<net id="2339"><net_src comp="310" pin="0"/><net_sink comp="2331" pin=2"/></net>

<net id="2340"><net_src comp="88" pin="0"/><net_sink comp="2331" pin=3"/></net>

<net id="2351"><net_src comp="312" pin="0"/><net_sink comp="2345" pin=0"/></net>

<net id="2352"><net_src comp="2341" pin="2"/><net_sink comp="2345" pin=1"/></net>

<net id="2353"><net_src comp="38" pin="0"/><net_sink comp="2345" pin=2"/></net>

<net id="2354"><net_src comp="314" pin="0"/><net_sink comp="2345" pin=3"/></net>

<net id="2361"><net_src comp="312" pin="0"/><net_sink comp="2355" pin=0"/></net>

<net id="2362"><net_src comp="2341" pin="2"/><net_sink comp="2355" pin=1"/></net>

<net id="2363"><net_src comp="254" pin="0"/><net_sink comp="2355" pin=2"/></net>

<net id="2364"><net_src comp="58" pin="0"/><net_sink comp="2355" pin=3"/></net>

<net id="2371"><net_src comp="312" pin="0"/><net_sink comp="2365" pin=0"/></net>

<net id="2372"><net_src comp="2341" pin="2"/><net_sink comp="2365" pin=1"/></net>

<net id="2373"><net_src comp="316" pin="0"/><net_sink comp="2365" pin=2"/></net>

<net id="2374"><net_src comp="318" pin="0"/><net_sink comp="2365" pin=3"/></net>

<net id="2378"><net_src comp="2341" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2385"><net_src comp="312" pin="0"/><net_sink comp="2379" pin=0"/></net>

<net id="2386"><net_src comp="2341" pin="2"/><net_sink comp="2379" pin=1"/></net>

<net id="2387"><net_src comp="320" pin="0"/><net_sink comp="2379" pin=2"/></net>

<net id="2388"><net_src comp="144" pin="0"/><net_sink comp="2379" pin=3"/></net>

<net id="2392"><net_src comp="2379" pin="4"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="2397"><net_src comp="2365" pin="4"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="2405"><net_src comp="322" pin="0"/><net_sink comp="2399" pin=0"/></net>

<net id="2406"><net_src comp="560" pin="7"/><net_sink comp="2399" pin=1"/></net>

<net id="2407"><net_src comp="324" pin="0"/><net_sink comp="2399" pin=2"/></net>

<net id="2408"><net_src comp="326" pin="0"/><net_sink comp="2399" pin=3"/></net>

<net id="2415"><net_src comp="2399" pin="4"/><net_sink comp="2412" pin=0"/></net>

<net id="2420"><net_src comp="2409" pin="1"/><net_sink comp="2416" pin=0"/></net>

<net id="2421"><net_src comp="2412" pin="1"/><net_sink comp="2416" pin=1"/></net>

<net id="2428"><net_src comp="328" pin="0"/><net_sink comp="2422" pin=0"/></net>

<net id="2429"><net_src comp="330" pin="0"/><net_sink comp="2422" pin=2"/></net>

<net id="2433"><net_src comp="2422" pin="4"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="2438"><net_src comp="2435" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="2445"><net_src comp="332" pin="0"/><net_sink comp="2439" pin=0"/></net>

<net id="2446"><net_src comp="618" pin="2"/><net_sink comp="2439" pin=1"/></net>

<net id="2447"><net_src comp="280" pin="0"/><net_sink comp="2439" pin=2"/></net>

<net id="2448"><net_src comp="226" pin="0"/><net_sink comp="2439" pin=3"/></net>

<net id="2452"><net_src comp="2449" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2463"><net_src comp="2456" pin="1"/><net_sink comp="2459" pin=1"/></net>

<net id="2467"><net_src comp="2459" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2472"><net_src comp="2464" pin="1"/><net_sink comp="2468" pin=0"/></net>

<net id="2473"><net_src comp="2453" pin="1"/><net_sink comp="2468" pin=1"/></net>

<net id="2480"><net_src comp="334" pin="0"/><net_sink comp="2474" pin=0"/></net>

<net id="2481"><net_src comp="585" pin="3"/><net_sink comp="2474" pin=1"/></net>

<net id="2482"><net_src comp="336" pin="0"/><net_sink comp="2474" pin=2"/></net>

<net id="2483"><net_src comp="338" pin="0"/><net_sink comp="2474" pin=3"/></net>

<net id="2490"><net_src comp="340" pin="0"/><net_sink comp="2484" pin=0"/></net>

<net id="2491"><net_src comp="52" pin="0"/><net_sink comp="2484" pin=2"/></net>

<net id="2495"><net_src comp="2484" pin="4"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2500"><net_src comp="2497" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="2504"><net_src comp="2501" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="2511"><net_src comp="342" pin="0"/><net_sink comp="2505" pin=0"/></net>

<net id="2512"><net_src comp="622" pin="2"/><net_sink comp="2505" pin=1"/></net>

<net id="2513"><net_src comp="238" pin="0"/><net_sink comp="2505" pin=2"/></net>

<net id="2514"><net_src comp="344" pin="0"/><net_sink comp="2505" pin=3"/></net>

<net id="2522"><net_src comp="346" pin="0"/><net_sink comp="2515" pin=0"/></net>

<net id="2523"><net_src comp="52" pin="0"/><net_sink comp="2515" pin=2"/></net>

<net id="2524"><net_src comp="266" pin="0"/><net_sink comp="2515" pin=4"/></net>

<net id="2528"><net_src comp="2515" pin="5"/><net_sink comp="2525" pin=0"/></net>

<net id="2536"><net_src comp="2529" pin="1"/><net_sink comp="2532" pin=1"/></net>

<net id="2540"><net_src comp="2532" pin="2"/><net_sink comp="2537" pin=0"/></net>

<net id="2545"><net_src comp="2537" pin="1"/><net_sink comp="2541" pin=0"/></net>

<net id="2546"><net_src comp="2525" pin="1"/><net_sink comp="2541" pin=1"/></net>

<net id="2553"><net_src comp="348" pin="0"/><net_sink comp="2547" pin=0"/></net>

<net id="2554"><net_src comp="2541" pin="2"/><net_sink comp="2547" pin=1"/></net>

<net id="2555"><net_src comp="336" pin="0"/><net_sink comp="2547" pin=2"/></net>

<net id="2556"><net_src comp="38" pin="0"/><net_sink comp="2547" pin=3"/></net>

<net id="2563"><net_src comp="350" pin="0"/><net_sink comp="2557" pin=0"/></net>

<net id="2564"><net_src comp="598" pin="3"/><net_sink comp="2557" pin=1"/></net>

<net id="2565"><net_src comp="352" pin="0"/><net_sink comp="2557" pin=2"/></net>

<net id="2566"><net_src comp="238" pin="0"/><net_sink comp="2557" pin=3"/></net>

<net id="2570"><net_src comp="2567" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="2574"><net_src comp="2571" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2579"><net_src comp="354" pin="0"/><net_sink comp="2575" pin=1"/></net>

<net id="2585"><net_src comp="356" pin="0"/><net_sink comp="2580" pin=0"/></net>

<net id="2586"><net_src comp="358" pin="0"/><net_sink comp="2580" pin=2"/></net>

<net id="2594"><net_src comp="2580" pin="3"/><net_sink comp="2590" pin=0"/></net>

<net id="2595"><net_src comp="2587" pin="1"/><net_sink comp="2590" pin=1"/></net>

<net id="2601"><net_src comp="360" pin="0"/><net_sink comp="2596" pin=0"/></net>

<net id="2602"><net_src comp="2590" pin="2"/><net_sink comp="2596" pin=1"/></net>

<net id="2603"><net_src comp="362" pin="0"/><net_sink comp="2596" pin=2"/></net>

<net id="2608"><net_src comp="364" pin="0"/><net_sink comp="2604" pin=1"/></net>

<net id="2614"><net_src comp="2596" pin="3"/><net_sink comp="2609" pin=0"/></net>

<net id="2615"><net_src comp="2604" pin="2"/><net_sink comp="2609" pin=2"/></net>

<net id="2626"><net_src comp="366" pin="0"/><net_sink comp="2620" pin=0"/></net>

<net id="2627"><net_src comp="2609" pin="3"/><net_sink comp="2620" pin=1"/></net>

<net id="2628"><net_src comp="120" pin="0"/><net_sink comp="2620" pin=2"/></net>

<net id="2629"><net_src comp="310" pin="0"/><net_sink comp="2620" pin=3"/></net>

<net id="2634"><net_src comp="2620" pin="4"/><net_sink comp="2630" pin=0"/></net>

<net id="2635"><net_src comp="368" pin="0"/><net_sink comp="2630" pin=1"/></net>

<net id="2640"><net_src comp="2616" pin="2"/><net_sink comp="2636" pin=0"/></net>

<net id="2641"><net_src comp="2630" pin="2"/><net_sink comp="2636" pin=1"/></net>

<net id="2646"><net_src comp="2609" pin="3"/><net_sink comp="2642" pin=0"/></net>

<net id="2647"><net_src comp="370" pin="0"/><net_sink comp="2642" pin=1"/></net>

<net id="2654"><net_src comp="372" pin="0"/><net_sink comp="2648" pin=0"/></net>

<net id="2655"><net_src comp="2590" pin="2"/><net_sink comp="2648" pin=1"/></net>

<net id="2656"><net_src comp="184" pin="0"/><net_sink comp="2648" pin=2"/></net>

<net id="2657"><net_src comp="374" pin="0"/><net_sink comp="2648" pin=3"/></net>

<net id="2664"><net_src comp="372" pin="0"/><net_sink comp="2658" pin=0"/></net>

<net id="2665"><net_src comp="2590" pin="2"/><net_sink comp="2658" pin=1"/></net>

<net id="2666"><net_src comp="60" pin="0"/><net_sink comp="2658" pin=2"/></net>

<net id="2667"><net_src comp="376" pin="0"/><net_sink comp="2658" pin=3"/></net>

<net id="2673"><net_src comp="2596" pin="3"/><net_sink comp="2668" pin=0"/></net>

<net id="2674"><net_src comp="2648" pin="4"/><net_sink comp="2668" pin=1"/></net>

<net id="2675"><net_src comp="2658" pin="4"/><net_sink comp="2668" pin=2"/></net>

<net id="2679"><net_src comp="2609" pin="3"/><net_sink comp="2676" pin=0"/></net>

<net id="2685"><net_src comp="386" pin="0"/><net_sink comp="2680" pin=0"/></net>

<net id="2686"><net_src comp="388" pin="0"/><net_sink comp="2680" pin=2"/></net>

<net id="2690"><net_src comp="2680" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2695"><net_src comp="50" pin="0"/><net_sink comp="2691" pin=1"/></net>

<net id="2700"><net_src comp="50" pin="0"/><net_sink comp="2696" pin=1"/></net>

<net id="2706"><net_src comp="386" pin="0"/><net_sink comp="2701" pin=0"/></net>

<net id="2707"><net_src comp="390" pin="0"/><net_sink comp="2701" pin=2"/></net>

<net id="2711"><net_src comp="2701" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2717"><net_src comp="386" pin="0"/><net_sink comp="2712" pin=0"/></net>

<net id="2718"><net_src comp="392" pin="0"/><net_sink comp="2712" pin=2"/></net>

<net id="2722"><net_src comp="2712" pin="3"/><net_sink comp="2719" pin=0"/></net>

<net id="2727"><net_src comp="270" pin="0"/><net_sink comp="2723" pin=1"/></net>

<net id="2734"><net_src comp="394" pin="0"/><net_sink comp="2728" pin=0"/></net>

<net id="2735"><net_src comp="2723" pin="2"/><net_sink comp="2728" pin=2"/></net>

<net id="2739"><net_src comp="2728" pin="4"/><net_sink comp="2736" pin=0"/></net>

<net id="2748"><net_src comp="2740" pin="2"/><net_sink comp="2744" pin=0"/></net>

<net id="2749"><net_src comp="50" pin="0"/><net_sink comp="2744" pin=1"/></net>

<net id="2754"><net_src comp="2744" pin="2"/><net_sink comp="2750" pin=1"/></net>

<net id="2759"><net_src comp="50" pin="0"/><net_sink comp="2755" pin=1"/></net>

<net id="2764"><net_src comp="2755" pin="2"/><net_sink comp="2760" pin=1"/></net>

<net id="2769"><net_src comp="50" pin="0"/><net_sink comp="2765" pin=1"/></net>

<net id="2774"><net_src comp="2744" pin="2"/><net_sink comp="2770" pin=0"/></net>

<net id="2775"><net_src comp="2765" pin="2"/><net_sink comp="2770" pin=1"/></net>

<net id="2780"><net_src comp="2770" pin="2"/><net_sink comp="2776" pin=0"/></net>

<net id="2785"><net_src comp="2770" pin="2"/><net_sink comp="2781" pin=0"/></net>

<net id="2786"><net_src comp="2691" pin="2"/><net_sink comp="2781" pin=1"/></net>

<net id="2791"><net_src comp="2781" pin="2"/><net_sink comp="2787" pin=0"/></net>

<net id="2796"><net_src comp="2781" pin="2"/><net_sink comp="2792" pin=0"/></net>

<net id="2797"><net_src comp="2696" pin="2"/><net_sink comp="2792" pin=1"/></net>

<net id="2802"><net_src comp="2792" pin="2"/><net_sink comp="2798" pin=0"/></net>

<net id="2807"><net_src comp="2798" pin="2"/><net_sink comp="2803" pin=0"/></net>

<net id="2812"><net_src comp="50" pin="0"/><net_sink comp="2808" pin=1"/></net>

<net id="2817"><net_src comp="2798" pin="2"/><net_sink comp="2813" pin=0"/></net>

<net id="2818"><net_src comp="2808" pin="2"/><net_sink comp="2813" pin=1"/></net>

<net id="2823"><net_src comp="50" pin="0"/><net_sink comp="2819" pin=1"/></net>

<net id="2828"><net_src comp="2819" pin="2"/><net_sink comp="2824" pin=1"/></net>

<net id="2833"><net_src comp="2824" pin="2"/><net_sink comp="2829" pin=0"/></net>

<net id="2834"><net_src comp="2792" pin="2"/><net_sink comp="2829" pin=1"/></net>

<net id="2846"><net_src comp="396" pin="0"/><net_sink comp="2835" pin=0"/></net>

<net id="2847"><net_src comp="2750" pin="2"/><net_sink comp="2835" pin=2"/></net>

<net id="2848"><net_src comp="2760" pin="2"/><net_sink comp="2835" pin=3"/></net>

<net id="2849"><net_src comp="2776" pin="2"/><net_sink comp="2835" pin=4"/></net>

<net id="2850"><net_src comp="2787" pin="2"/><net_sink comp="2835" pin=5"/></net>

<net id="2851"><net_src comp="2803" pin="2"/><net_sink comp="2835" pin=6"/></net>

<net id="2852"><net_src comp="2813" pin="2"/><net_sink comp="2835" pin=7"/></net>

<net id="2853"><net_src comp="2829" pin="2"/><net_sink comp="2835" pin=8"/></net>

<net id="2877"><net_src comp="398" pin="0"/><net_sink comp="2854" pin=0"/></net>

<net id="2878"><net_src comp="400" pin="0"/><net_sink comp="2854" pin=1"/></net>

<net id="2879"><net_src comp="402" pin="0"/><net_sink comp="2854" pin=2"/></net>

<net id="2880"><net_src comp="404" pin="0"/><net_sink comp="2854" pin=3"/></net>

<net id="2881"><net_src comp="2687" pin="1"/><net_sink comp="2854" pin=4"/></net>

<net id="2882"><net_src comp="406" pin="0"/><net_sink comp="2854" pin=5"/></net>

<net id="2883"><net_src comp="408" pin="0"/><net_sink comp="2854" pin=6"/></net>

<net id="2884"><net_src comp="410" pin="0"/><net_sink comp="2854" pin=7"/></net>

<net id="2885"><net_src comp="2708" pin="1"/><net_sink comp="2854" pin=8"/></net>

<net id="2886"><net_src comp="412" pin="0"/><net_sink comp="2854" pin=9"/></net>

<net id="2887"><net_src comp="2719" pin="1"/><net_sink comp="2854" pin=10"/></net>

<net id="2888"><net_src comp="414" pin="0"/><net_sink comp="2854" pin=11"/></net>

<net id="2889"><net_src comp="2719" pin="1"/><net_sink comp="2854" pin=12"/></net>

<net id="2890"><net_src comp="416" pin="0"/><net_sink comp="2854" pin=13"/></net>

<net id="2891"><net_src comp="2708" pin="1"/><net_sink comp="2854" pin=14"/></net>

<net id="2892"><net_src comp="418" pin="0"/><net_sink comp="2854" pin=15"/></net>

<net id="2893"><net_src comp="2719" pin="1"/><net_sink comp="2854" pin=16"/></net>

<net id="2894"><net_src comp="420" pin="0"/><net_sink comp="2854" pin=17"/></net>

<net id="2895"><net_src comp="2736" pin="1"/><net_sink comp="2854" pin=18"/></net>

<net id="2896"><net_src comp="422" pin="0"/><net_sink comp="2854" pin=19"/></net>

<net id="2897"><net_src comp="2835" pin="9"/><net_sink comp="2854" pin=20"/></net>

<net id="2903"><net_src comp="2238" pin="1"/><net_sink comp="2898" pin=0"/></net>

<net id="2904"><net_src comp="288" pin="0"/><net_sink comp="2898" pin=1"/></net>

<net id="2905"><net_src comp="2267" pin="1"/><net_sink comp="2898" pin=2"/></net>

<net id="2906"><net_src comp="2898" pin="3"/><net_sink comp="2280" pin=1"/></net>

<net id="2907"><net_src comp="2898" pin="3"/><net_sink comp="2289" pin=1"/></net>

<net id="2908"><net_src comp="2898" pin="3"/><net_sink comp="2296" pin=0"/></net>

<net id="2912"><net_src comp="424" pin="2"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2917"><net_src comp="666" pin="3"/><net_sink comp="2914" pin=0"/></net>

<net id="2918"><net_src comp="2914" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="2919"><net_src comp="2914" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2920"><net_src comp="2914" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="2924"><net_src comp="674" pin="1"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="2926"><net_src comp="2921" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="2927"><net_src comp="2921" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="2928"><net_src comp="2921" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="2932"><net_src comp="678" pin="3"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="2934"><net_src comp="2929" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="2935"><net_src comp="2929" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="2939"><net_src comp="686" pin="3"/><net_sink comp="2936" pin=0"/></net>

<net id="2940"><net_src comp="2936" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="2941"><net_src comp="2936" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="2945"><net_src comp="704" pin="1"/><net_sink comp="2942" pin=0"/></net>

<net id="2946"><net_src comp="2942" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="2950"><net_src comp="436" pin="3"/><net_sink comp="2947" pin=0"/></net>

<net id="2951"><net_src comp="2947" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2955"><net_src comp="709" pin="2"/><net_sink comp="2952" pin=0"/></net>

<net id="2956"><net_src comp="2952" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="2957"><net_src comp="2952" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="2961"><net_src comp="714" pin="2"/><net_sink comp="2958" pin=0"/></net>

<net id="2962"><net_src comp="2958" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="2966"><net_src comp="739" pin="3"/><net_sink comp="2963" pin=0"/></net>

<net id="2967"><net_src comp="2963" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="2971"><net_src comp="443" pin="3"/><net_sink comp="2968" pin=0"/></net>

<net id="2972"><net_src comp="2968" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="2976"><net_src comp="746" pin="1"/><net_sink comp="2973" pin=0"/></net>

<net id="2977"><net_src comp="2973" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="2981"><net_src comp="630" pin="2"/><net_sink comp="2978" pin=0"/></net>

<net id="2982"><net_src comp="2978" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="2983"><net_src comp="2978" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="2987"><net_src comp="750" pin="4"/><net_sink comp="2984" pin=0"/></net>

<net id="2988"><net_src comp="2984" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="2989"><net_src comp="2984" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2993"><net_src comp="760" pin="1"/><net_sink comp="2990" pin=0"/></net>

<net id="2994"><net_src comp="2990" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="2998"><net_src comp="764" pin="3"/><net_sink comp="2995" pin=0"/></net>

<net id="2999"><net_src comp="2995" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="3003"><net_src comp="798" pin="1"/><net_sink comp="3000" pin=0"/></net>

<net id="3004"><net_src comp="3000" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="3008"><net_src comp="814" pin="3"/><net_sink comp="3005" pin=0"/></net>

<net id="3009"><net_src comp="3005" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="3013"><net_src comp="821" pin="1"/><net_sink comp="3010" pin=0"/></net>

<net id="3014"><net_src comp="3010" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="3018"><net_src comp="824" pin="2"/><net_sink comp="3015" pin=0"/></net>

<net id="3019"><net_src comp="3015" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="3023"><net_src comp="855" pin="4"/><net_sink comp="3020" pin=0"/></net>

<net id="3024"><net_src comp="3020" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="3025"><net_src comp="3020" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="3029"><net_src comp="865" pin="4"/><net_sink comp="3026" pin=0"/></net>

<net id="3030"><net_src comp="3026" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="3031"><net_src comp="3026" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="3035"><net_src comp="875" pin="4"/><net_sink comp="3032" pin=0"/></net>

<net id="3036"><net_src comp="3032" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="3040"><net_src comp="885" pin="1"/><net_sink comp="3037" pin=0"/></net>

<net id="3041"><net_src comp="3037" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="3045"><net_src comp="889" pin="1"/><net_sink comp="3042" pin=0"/></net>

<net id="3046"><net_src comp="3042" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="3050"><net_src comp="634" pin="2"/><net_sink comp="3047" pin=0"/></net>

<net id="3051"><net_src comp="3047" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="3055"><net_src comp="936" pin="2"/><net_sink comp="3052" pin=0"/></net>

<net id="3056"><net_src comp="3052" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="3060"><net_src comp="942" pin="4"/><net_sink comp="3057" pin=0"/></net>

<net id="3061"><net_src comp="3057" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="3062"><net_src comp="3057" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="3066"><net_src comp="952" pin="1"/><net_sink comp="3063" pin=0"/></net>

<net id="3067"><net_src comp="3063" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="3071"><net_src comp="956" pin="3"/><net_sink comp="3068" pin=0"/></net>

<net id="3072"><net_src comp="3068" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="3076"><net_src comp="963" pin="1"/><net_sink comp="3073" pin=0"/></net>

<net id="3077"><net_src comp="3073" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="3081"><net_src comp="967" pin="1"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="3086"><net_src comp="650" pin="2"/><net_sink comp="3083" pin=0"/></net>

<net id="3087"><net_src comp="3083" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="3091"><net_src comp="1021" pin="4"/><net_sink comp="3088" pin=0"/></net>

<net id="3092"><net_src comp="3088" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="3093"><net_src comp="3088" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="3097"><net_src comp="1031" pin="4"/><net_sink comp="3094" pin=0"/></net>

<net id="3098"><net_src comp="3094" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="3102"><net_src comp="1041" pin="4"/><net_sink comp="3099" pin=0"/></net>

<net id="3103"><net_src comp="3099" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="3104"><net_src comp="3099" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="3108"><net_src comp="1051" pin="1"/><net_sink comp="3105" pin=0"/></net>

<net id="3109"><net_src comp="3105" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="3113"><net_src comp="1055" pin="1"/><net_sink comp="3110" pin=0"/></net>

<net id="3114"><net_src comp="3110" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="3118"><net_src comp="658" pin="2"/><net_sink comp="3115" pin=0"/></net>

<net id="3119"><net_src comp="3115" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="3123"><net_src comp="1108" pin="4"/><net_sink comp="3120" pin=0"/></net>

<net id="3124"><net_src comp="3120" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="3125"><net_src comp="3120" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="3129"><net_src comp="1118" pin="4"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="3134"><net_src comp="1128" pin="4"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="3136"><net_src comp="3131" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="3140"><net_src comp="1138" pin="1"/><net_sink comp="3137" pin=0"/></net>

<net id="3141"><net_src comp="3137" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="3145"><net_src comp="1142" pin="1"/><net_sink comp="3142" pin=0"/></net>

<net id="3146"><net_src comp="3142" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="3150"><net_src comp="654" pin="2"/><net_sink comp="3147" pin=0"/></net>

<net id="3151"><net_src comp="3147" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="3155"><net_src comp="1195" pin="4"/><net_sink comp="3152" pin=0"/></net>

<net id="3156"><net_src comp="3152" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="3157"><net_src comp="3152" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="3161"><net_src comp="1205" pin="4"/><net_sink comp="3158" pin=0"/></net>

<net id="3162"><net_src comp="3158" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="3166"><net_src comp="1215" pin="4"/><net_sink comp="3163" pin=0"/></net>

<net id="3167"><net_src comp="3163" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="3168"><net_src comp="3163" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="3172"><net_src comp="1225" pin="1"/><net_sink comp="3169" pin=0"/></net>

<net id="3173"><net_src comp="3169" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="3177"><net_src comp="1229" pin="1"/><net_sink comp="3174" pin=0"/></net>

<net id="3178"><net_src comp="3174" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="3182"><net_src comp="646" pin="2"/><net_sink comp="3179" pin=0"/></net>

<net id="3183"><net_src comp="3179" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="3187"><net_src comp="1282" pin="4"/><net_sink comp="3184" pin=0"/></net>

<net id="3188"><net_src comp="3184" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="3189"><net_src comp="3184" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="3193"><net_src comp="1292" pin="4"/><net_sink comp="3190" pin=0"/></net>

<net id="3194"><net_src comp="3190" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="3198"><net_src comp="1302" pin="4"/><net_sink comp="3195" pin=0"/></net>

<net id="3199"><net_src comp="3195" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="3200"><net_src comp="3195" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="3204"><net_src comp="1312" pin="1"/><net_sink comp="3201" pin=0"/></net>

<net id="3205"><net_src comp="3201" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="3209"><net_src comp="1316" pin="1"/><net_sink comp="3206" pin=0"/></net>

<net id="3210"><net_src comp="3206" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="3214"><net_src comp="1335" pin="2"/><net_sink comp="3211" pin=0"/></net>

<net id="3215"><net_src comp="3211" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="3216"><net_src comp="3211" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="3220"><net_src comp="1340" pin="2"/><net_sink comp="3217" pin=0"/></net>

<net id="3221"><net_src comp="3217" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="3222"><net_src comp="3217" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="3226"><net_src comp="1345" pin="2"/><net_sink comp="3223" pin=0"/></net>

<net id="3227"><net_src comp="3223" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="3228"><net_src comp="3223" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="3229"><net_src comp="3223" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="3233"><net_src comp="1350" pin="3"/><net_sink comp="3230" pin=0"/></net>

<net id="3234"><net_src comp="3230" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="3235"><net_src comp="3230" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="3236"><net_src comp="3230" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="3240"><net_src comp="1364" pin="3"/><net_sink comp="3237" pin=0"/></net>

<net id="3241"><net_src comp="3237" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="3245"><net_src comp="1371" pin="1"/><net_sink comp="3242" pin=0"/></net>

<net id="3246"><net_src comp="3242" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="3250"><net_src comp="638" pin="2"/><net_sink comp="3247" pin=0"/></net>

<net id="3251"><net_src comp="3247" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="3255"><net_src comp="449" pin="3"/><net_sink comp="3252" pin=0"/></net>

<net id="3256"><net_src comp="3252" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="3260"><net_src comp="462" pin="3"/><net_sink comp="3257" pin=0"/></net>

<net id="3261"><net_src comp="3257" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="3265"><net_src comp="475" pin="3"/><net_sink comp="3262" pin=0"/></net>

<net id="3266"><net_src comp="3262" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="3270"><net_src comp="488" pin="3"/><net_sink comp="3267" pin=0"/></net>

<net id="3271"><net_src comp="3267" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="3275"><net_src comp="1440" pin="4"/><net_sink comp="3272" pin=0"/></net>

<net id="3276"><net_src comp="3272" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="3280"><net_src comp="1450" pin="4"/><net_sink comp="3277" pin=0"/></net>

<net id="3281"><net_src comp="3277" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="3285"><net_src comp="501" pin="3"/><net_sink comp="3282" pin=0"/></net>

<net id="3286"><net_src comp="3282" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="3290"><net_src comp="514" pin="3"/><net_sink comp="3287" pin=0"/></net>

<net id="3291"><net_src comp="3287" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="3295"><net_src comp="527" pin="3"/><net_sink comp="3292" pin=0"/></net>

<net id="3296"><net_src comp="3292" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="3300"><net_src comp="540" pin="3"/><net_sink comp="3297" pin=0"/></net>

<net id="3301"><net_src comp="3297" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="3305"><net_src comp="456" pin="3"/><net_sink comp="3302" pin=0"/></net>

<net id="3306"><net_src comp="3302" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="3310"><net_src comp="469" pin="3"/><net_sink comp="3307" pin=0"/></net>

<net id="3311"><net_src comp="3307" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="3315"><net_src comp="1480" pin="2"/><net_sink comp="3312" pin=0"/></net>

<net id="3316"><net_src comp="3312" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="3320"><net_src comp="1486" pin="1"/><net_sink comp="3317" pin=0"/></net>

<net id="3321"><net_src comp="3317" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="3322"><net_src comp="3317" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="3326"><net_src comp="1509" pin="2"/><net_sink comp="3323" pin=0"/></net>

<net id="3327"><net_src comp="3323" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="3331"><net_src comp="1515" pin="2"/><net_sink comp="3328" pin=0"/></net>

<net id="3332"><net_src comp="3328" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="3336"><net_src comp="1530" pin="2"/><net_sink comp="3333" pin=0"/></net>

<net id="3337"><net_src comp="3333" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="3341"><net_src comp="1536" pin="4"/><net_sink comp="3338" pin=0"/></net>

<net id="3342"><net_src comp="3338" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="3346"><net_src comp="604" pin="2"/><net_sink comp="3343" pin=0"/></net>

<net id="3347"><net_src comp="3343" pin="1"/><net_sink comp="1857" pin=1"/></net>

<net id="3351"><net_src comp="1557" pin="2"/><net_sink comp="3348" pin=0"/></net>

<net id="3352"><net_src comp="3348" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="3356"><net_src comp="1579" pin="4"/><net_sink comp="3353" pin=0"/></net>

<net id="3357"><net_src comp="3353" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="3361"><net_src comp="1600" pin="3"/><net_sink comp="3358" pin=0"/></net>

<net id="3362"><net_src comp="3358" pin="1"/><net_sink comp="2024" pin=1"/></net>

<net id="3366"><net_src comp="1612" pin="1"/><net_sink comp="3363" pin=0"/></net>

<net id="3367"><net_src comp="3363" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="3371"><net_src comp="1632" pin="2"/><net_sink comp="3368" pin=0"/></net>

<net id="3372"><net_src comp="3368" pin="1"/><net_sink comp="2750" pin=0"/></net>

<net id="3373"><net_src comp="3368" pin="1"/><net_sink comp="2765" pin=0"/></net>

<net id="3377"><net_src comp="1636" pin="2"/><net_sink comp="3374" pin=0"/></net>

<net id="3378"><net_src comp="3374" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="3382"><net_src comp="1648" pin="2"/><net_sink comp="3379" pin=0"/></net>

<net id="3383"><net_src comp="3379" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="3387"><net_src comp="1654" pin="2"/><net_sink comp="3384" pin=0"/></net>

<net id="3388"><net_src comp="3384" pin="1"/><net_sink comp="1927" pin=1"/></net>

<net id="3392"><net_src comp="1675" pin="2"/><net_sink comp="3389" pin=0"/></net>

<net id="3393"><net_src comp="3389" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="3394"><net_src comp="3389" pin="1"/><net_sink comp="2116" pin=0"/></net>

<net id="3398"><net_src comp="1712" pin="2"/><net_sink comp="3395" pin=0"/></net>

<net id="3399"><net_src comp="3395" pin="1"/><net_sink comp="1969" pin=4"/></net>

<net id="3403"><net_src comp="1730" pin="2"/><net_sink comp="3400" pin=0"/></net>

<net id="3404"><net_src comp="3400" pin="1"/><net_sink comp="2740" pin=1"/></net>

<net id="3405"><net_src comp="3400" pin="1"/><net_sink comp="2755" pin=0"/></net>

<net id="3406"><net_src comp="3400" pin="1"/><net_sink comp="2835" pin=1"/></net>

<net id="3410"><net_src comp="1769" pin="3"/><net_sink comp="3407" pin=0"/></net>

<net id="3411"><net_src comp="3407" pin="1"/><net_sink comp="2097" pin=4"/></net>

<net id="3415"><net_src comp="1811" pin="2"/><net_sink comp="3412" pin=0"/></net>

<net id="3416"><net_src comp="3412" pin="1"/><net_sink comp="2691" pin=0"/></net>

<net id="3417"><net_src comp="3412" pin="1"/><net_sink comp="2776" pin=1"/></net>

<net id="3421"><net_src comp="1851" pin="2"/><net_sink comp="3418" pin=0"/></net>

<net id="3422"><net_src comp="3418" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="3423"><net_src comp="3418" pin="1"/><net_sink comp="2787" pin=1"/></net>

<net id="3427"><net_src comp="1886" pin="4"/><net_sink comp="3424" pin=0"/></net>

<net id="3428"><net_src comp="3424" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="3432"><net_src comp="1914" pin="3"/><net_sink comp="3429" pin=0"/></net>

<net id="3433"><net_src comp="3429" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="3437"><net_src comp="1922" pin="2"/><net_sink comp="3434" pin=0"/></net>

<net id="3438"><net_src comp="3434" pin="1"/><net_sink comp="2041" pin=1"/></net>

<net id="3439"><net_src comp="3434" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="3440"><net_src comp="3434" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="3441"><net_src comp="3434" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="3442"><net_src comp="3434" pin="1"/><net_sink comp="2121" pin=2"/></net>

<net id="3443"><net_src comp="3434" pin="1"/><net_sink comp="2159" pin=0"/></net>

<net id="3447"><net_src comp="1941" pin="3"/><net_sink comp="3444" pin=0"/></net>

<net id="3448"><net_src comp="3444" pin="1"/><net_sink comp="2121" pin=0"/></net>

<net id="3449"><net_src comp="3444" pin="1"/><net_sink comp="2152" pin=0"/></net>

<net id="3450"><net_src comp="3444" pin="1"/><net_sink comp="2195" pin=0"/></net>

<net id="3451"><net_src comp="3444" pin="1"/><net_sink comp="2255" pin=0"/></net>

<net id="3455"><net_src comp="2010" pin="2"/><net_sink comp="3452" pin=0"/></net>

<net id="3456"><net_src comp="3452" pin="1"/><net_sink comp="2740" pin=0"/></net>

<net id="3457"><net_src comp="3452" pin="1"/><net_sink comp="2760" pin=0"/></net>

<net id="3461"><net_src comp="2016" pin="1"/><net_sink comp="3458" pin=0"/></net>

<net id="3462"><net_src comp="3458" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="3466"><net_src comp="2020" pin="1"/><net_sink comp="3463" pin=0"/></net>

<net id="3467"><net_src comp="3463" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="3471"><net_src comp="642" pin="2"/><net_sink comp="3468" pin=0"/></net>

<net id="3472"><net_src comp="3468" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="3473"><net_src comp="3468" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="3474"><net_src comp="3468" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="3475"><net_src comp="3468" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="3476"><net_src comp="3468" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="3477"><net_src comp="3468" pin="1"/><net_sink comp="2275" pin=0"/></net>

<net id="3481"><net_src comp="2029" pin="1"/><net_sink comp="3478" pin=0"/></net>

<net id="3482"><net_src comp="3478" pin="1"/><net_sink comp="2121" pin=1"/></net>

<net id="3486"><net_src comp="2033" pin="3"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="2188" pin=0"/></net>

<net id="3491"><net_src comp="2041" pin="3"/><net_sink comp="3488" pin=0"/></net>

<net id="3492"><net_src comp="3488" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="3496"><net_src comp="2048" pin="3"/><net_sink comp="3493" pin=0"/></net>

<net id="3497"><net_src comp="3493" pin="1"/><net_sink comp="2803" pin=1"/></net>

<net id="3498"><net_src comp="3493" pin="1"/><net_sink comp="2808" pin=0"/></net>

<net id="3502"><net_src comp="2061" pin="2"/><net_sink comp="3499" pin=0"/></net>

<net id="3503"><net_src comp="3499" pin="1"/><net_sink comp="2616" pin=0"/></net>

<net id="3507"><net_src comp="2116" pin="2"/><net_sink comp="3504" pin=0"/></net>

<net id="3508"><net_src comp="3504" pin="1"/><net_sink comp="2680" pin=1"/></net>

<net id="3509"><net_src comp="3504" pin="1"/><net_sink comp="2701" pin=1"/></net>

<net id="3510"><net_src comp="3504" pin="1"/><net_sink comp="2712" pin=1"/></net>

<net id="3511"><net_src comp="3504" pin="1"/><net_sink comp="2728" pin=1"/></net>

<net id="3515"><net_src comp="2126" pin="1"/><net_sink comp="3512" pin=0"/></net>

<net id="3516"><net_src comp="3512" pin="1"/><net_sink comp="2242" pin=0"/></net>

<net id="3520"><net_src comp="2152" pin="3"/><net_sink comp="3517" pin=0"/></net>

<net id="3521"><net_src comp="3517" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="3522"><net_src comp="3517" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="3526"><net_src comp="2210" pin="4"/><net_sink comp="3523" pin=0"/></net>

<net id="3527"><net_src comp="3523" pin="1"/><net_sink comp="2341" pin=0"/></net>

<net id="3531"><net_src comp="2230" pin="3"/><net_sink comp="3528" pin=0"/></net>

<net id="3532"><net_src comp="3528" pin="1"/><net_sink comp="2260" pin=1"/></net>

<net id="3536"><net_src comp="2238" pin="1"/><net_sink comp="3533" pin=0"/></net>

<net id="3537"><net_src comp="3533" pin="1"/><net_sink comp="2898" pin=0"/></net>

<net id="3541"><net_src comp="2245" pin="2"/><net_sink comp="3538" pin=0"/></net>

<net id="3542"><net_src comp="3538" pin="1"/><net_sink comp="2255" pin=1"/></net>

<net id="3546"><net_src comp="2250" pin="2"/><net_sink comp="3543" pin=0"/></net>

<net id="3547"><net_src comp="3543" pin="1"/><net_sink comp="2255" pin=2"/></net>

<net id="3551"><net_src comp="2267" pin="1"/><net_sink comp="3548" pin=0"/></net>

<net id="3552"><net_src comp="3548" pin="1"/><net_sink comp="2898" pin=0"/></net>

<net id="3556"><net_src comp="2275" pin="2"/><net_sink comp="3553" pin=0"/></net>

<net id="3557"><net_src comp="3553" pin="1"/><net_sink comp="2616" pin=1"/></net>

<net id="3561"><net_src comp="2319" pin="3"/><net_sink comp="3558" pin=0"/></net>

<net id="3562"><net_src comp="3558" pin="1"/><net_sink comp="2327" pin=0"/></net>

<net id="3563"><net_src comp="3558" pin="1"/><net_sink comp="2604" pin=0"/></net>

<net id="3564"><net_src comp="3558" pin="1"/><net_sink comp="2609" pin=1"/></net>

<net id="3568"><net_src comp="2327" pin="1"/><net_sink comp="3565" pin=0"/></net>

<net id="3569"><net_src comp="3565" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="3573"><net_src comp="2331" pin="4"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="2341" pin=1"/></net>

<net id="3578"><net_src comp="2345" pin="4"/><net_sink comp="3575" pin=0"/></net>

<net id="3579"><net_src comp="3575" pin="1"/><net_sink comp="2501" pin=0"/></net>

<net id="3583"><net_src comp="2355" pin="4"/><net_sink comp="3580" pin=0"/></net>

<net id="3584"><net_src comp="3580" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="3585"><net_src comp="3580" pin="1"/><net_sink comp="2484" pin=1"/></net>

<net id="3586"><net_src comp="3580" pin="1"/><net_sink comp="2515" pin=1"/></net>

<net id="3590"><net_src comp="2365" pin="4"/><net_sink comp="3587" pin=0"/></net>

<net id="3591"><net_src comp="3587" pin="1"/><net_sink comp="2422" pin=1"/></net>

<net id="3595"><net_src comp="2375" pin="1"/><net_sink comp="3592" pin=0"/></net>

<net id="3596"><net_src comp="3592" pin="1"/><net_sink comp="2409" pin=0"/></net>

<net id="3600"><net_src comp="553" pin="3"/><net_sink comp="3597" pin=0"/></net>

<net id="3601"><net_src comp="3597" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="3605"><net_src comp="570" pin="3"/><net_sink comp="3602" pin=0"/></net>

<net id="3606"><net_src comp="3602" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="3610"><net_src comp="2416" pin="2"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="2435" pin=0"/></net>

<net id="3612"><net_src comp="3607" pin="1"/><net_sink comp="2459" pin=0"/></net>

<net id="3616"><net_src comp="560" pin="3"/><net_sink comp="3613" pin=0"/></net>

<net id="3617"><net_src comp="3613" pin="1"/><net_sink comp="2422" pin=3"/></net>

<net id="3621"><net_src comp="2422" pin="4"/><net_sink comp="3618" pin=0"/></net>

<net id="3622"><net_src comp="3618" pin="1"/><net_sink comp="2453" pin=0"/></net>

<net id="3626"><net_src comp="2430" pin="1"/><net_sink comp="3623" pin=0"/></net>

<net id="3627"><net_src comp="3623" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="3631"><net_src comp="2435" pin="1"/><net_sink comp="3628" pin=0"/></net>

<net id="3632"><net_src comp="3628" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="3636"><net_src comp="2439" pin="4"/><net_sink comp="3633" pin=0"/></net>

<net id="3637"><net_src comp="3633" pin="1"/><net_sink comp="2456" pin=0"/></net>

<net id="3641"><net_src comp="578" pin="3"/><net_sink comp="3638" pin=0"/></net>

<net id="3642"><net_src comp="3638" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="3646"><net_src comp="2468" pin="2"/><net_sink comp="3643" pin=0"/></net>

<net id="3647"><net_src comp="3643" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="3648"><net_src comp="3643" pin="1"/><net_sink comp="2532" pin=0"/></net>

<net id="3652"><net_src comp="2474" pin="4"/><net_sink comp="3649" pin=0"/></net>

<net id="3653"><net_src comp="3649" pin="1"/><net_sink comp="2484" pin=3"/></net>

<net id="3654"><net_src comp="3649" pin="1"/><net_sink comp="2515" pin=3"/></net>

<net id="3658"><net_src comp="2492" pin="1"/><net_sink comp="3655" pin=0"/></net>

<net id="3659"><net_src comp="3655" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="3663"><net_src comp="2497" pin="1"/><net_sink comp="3660" pin=0"/></net>

<net id="3664"><net_src comp="3660" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="3668"><net_src comp="591" pin="3"/><net_sink comp="3665" pin=0"/></net>

<net id="3669"><net_src comp="3665" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="3673"><net_src comp="2505" pin="4"/><net_sink comp="3670" pin=0"/></net>

<net id="3674"><net_src comp="3670" pin="1"/><net_sink comp="2529" pin=0"/></net>

<net id="3678"><net_src comp="598" pin="3"/><net_sink comp="3675" pin=0"/></net>

<net id="3679"><net_src comp="3675" pin="1"/><net_sink comp="2575" pin=0"/></net>

<net id="3683"><net_src comp="2547" pin="4"/><net_sink comp="3680" pin=0"/></net>

<net id="3684"><net_src comp="3680" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="3688"><net_src comp="2557" pin="4"/><net_sink comp="3685" pin=0"/></net>

<net id="3689"><net_src comp="3685" pin="1"/><net_sink comp="2567" pin=0"/></net>

<net id="3693"><net_src comp="2567" pin="1"/><net_sink comp="3690" pin=0"/></net>

<net id="3694"><net_src comp="3690" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="3698"><net_src comp="2571" pin="1"/><net_sink comp="3695" pin=0"/></net>

<net id="3699"><net_src comp="3695" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="3703"><net_src comp="2575" pin="2"/><net_sink comp="3700" pin=0"/></net>

<net id="3704"><net_src comp="3700" pin="1"/><net_sink comp="2580" pin=1"/></net>

<net id="3708"><net_src comp="626" pin="2"/><net_sink comp="3705" pin=0"/></net>

<net id="3709"><net_src comp="3705" pin="1"/><net_sink comp="2587" pin=0"/></net>

<net id="3713"><net_src comp="2636" pin="2"/><net_sink comp="3710" pin=0"/></net>

<net id="3714"><net_src comp="3710" pin="1"/><net_sink comp="2798" pin=1"/></net>

<net id="3715"><net_src comp="3710" pin="1"/><net_sink comp="2819" pin=0"/></net>

<net id="3719"><net_src comp="2642" pin="2"/><net_sink comp="3716" pin=0"/></net>

<net id="3720"><net_src comp="3716" pin="1"/><net_sink comp="2824" pin=0"/></net>

<net id="3724"><net_src comp="2668" pin="3"/><net_sink comp="3721" pin=0"/></net>

<net id="3725"><net_src comp="3721" pin="1"/><net_sink comp="2728" pin=3"/></net>

<net id="3729"><net_src comp="2676" pin="1"/><net_sink comp="3726" pin=0"/></net>

<net id="3730"><net_src comp="3726" pin="1"/><net_sink comp="2723" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: exp | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_array | {48 49 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {48 49 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {48 49 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {48 49 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {47 48 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {47 48 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {47 48 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {47 48 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {73 74 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {66 67 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {69 70 }
  - Chain level:
	State 1
		bs_exp : 1
		bs_sig : 1
		tmp : 1
		tmp_5 : 1
		index0 : 1
		zext_ln502 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr : 3
		b_frac_tilde_inverse : 4
	State 2
		zext_ln485 : 1
		b_frac_2 : 2
	State 3
		mul_ln516 : 1
	State 4
	State 5
		a : 1
		trunc_ln39 : 1
		tmp_6 : 1
	State 6
		zext_ln42 : 1
		zext_ln42_2_cast : 2
		zext_ln42_1 : 1
		tmp_4 : 2
		zext_ln42_2 : 3
		select_ln42 : 4
		mul_ln44 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln44 : 1
		add_ln44 : 2
		sub_ln44 : 3
		z2 : 4
		a_1 : 4
		tmp_7 : 4
	State 12
		mul_ln44_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		eZ : 1
		zext_ln44_3 : 1
		zext_ln44_4 : 2
		add_ln44_1 : 3
		zext_ln44_7 : 1
		sub_ln44_1 : 4
		a_2 : 5
		trunc_ln39_1 : 5
	State 18
		zext_ln44_11 : 1
		mul_ln44_2 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
		eZ_1 : 1
		zext_ln44_8 : 1
		zext_ln44_9 : 2
		add_ln44_2 : 3
		zext_ln44_12 : 1
		sub_ln44_2 : 4
		z4 : 5
		tmp_8 : 5
		tmp_9 : 5
	State 24
		mul_ln44_3 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
		eZ_2 : 1
		zext_ln44_13 : 1
		zext_ln44_14 : 2
		add_ln44_3 : 3
		zext_ln44_17 : 1
		sub_ln44_3 : 4
		tmp_10 : 5
		tmp_11 : 5
		tmp_13 : 5
	State 30
		mul_ln44_4 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
		eZ_3 : 1
		zext_ln44_18 : 1
		zext_ln44_19 : 2
		add_ln44_4 : 3
		zext_ln44_22 : 1
		sub_ln44_4 : 4
		tmp_14 : 5
		tmp_15 : 5
		tmp_16 : 5
	State 36
		mul_ln44_5 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
		eZ_4 : 1
		zext_ln44_23 : 1
		zext_ln44_24 : 2
		add_ln44_5 : 3
		zext_ln44_27 : 1
		sub_ln44_5 : 4
		tmp_17 : 5
		tmp_18 : 5
		tmp_19 : 5
	State 42
		mul_ln44_6 : 1
	State 43
	State 44
	State 45
		b_exp : 1
		icmp_ln340 : 2
		x_is_1 : 3
		tmp_2 : 2
		b_exp_1 : 1
		b_exp_2 : 2
	State 46
		Elog2 : 1
	State 47
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr : 1
		logn_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr : 1
		logn_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr : 1
		logn_5 : 2
		eZ_5 : 1
		zext_ln44_28 : 1
		zext_ln44_29 : 2
		add_ln44_6 : 3
		zext_ln44_32 : 1
		sub_ln44_6 : 4
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr : 1
		logn_6 : 2
		tmp_20 : 5
		tmp_21 : 5
	State 48
		log_sum : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr : 1
		logn : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr : 1
		logn_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr : 1
		logn_2 : 2
		zext_ln194_5 : 1
		zext_ln194_6 : 1
		add_ln209_4 : 2
		mul_ln522 : 1
	State 49
		zext_ln194 : 1
		zext_ln194_1 : 1
		zext_ln194_2 : 1
		add_ln209 : 2
		add_ln209_1 : 2
		add_ln209_3 : 1
		add_ln209_5 : 2
		lshr_ln : 1
	State 50
		add_ln209_2 : 1
		log_sum_1 : 2
		sub_ln522 : 1
		lshr_ln522_1 : 2
	State 51
		es_sign : 1
		es_exp : 1
		es_sig : 1
		zext_ln486_1 : 2
		y_is_0 : 2
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		y_is_inf : 3
		icmp_ln18_2 : 2
		es_exp_cast : 1
		add_ln373 : 2
		zext_ln373 : 3
		lshr_ln373 : 4
		and_ln373_1 : 5
		icmp_ln373 : 5
		and_ln378 : 3
		or_ln378 : 3
		or_ln378_1 : 3
		y_is_pos : 2
		y_is_pinf : 3
		y_is_ninf : 3
		sub_ln422 : 3
		sext_ln422 : 4
		y_is_odd : 5
		and_ln431 : 3
		and_ln431_1 : 3
		and_ln431_2 : 2
		and_ln431_3 : 2
		or_ln431 : 3
		or_ln431_1 : 3
		or_ln431_2 : 3
		and_ln438 : 3
		and_ln438_1 : 3
		and_ln438_2 : 2
		and_ln438_3 : 2
		or_ln438 : 3
		or_ln438_1 : 3
		or_ln438_2 : 3
		sext_ln525 : 1
		add_ln525 : 2
		add_ln525_1 : 3
		log_base : 4
		e_frac : 2
		zext_ln532 : 3
		e_frac_1 : 4
		e_frac_2 : 5
	State 52
		icmp_ln372 : 1
		tmp_1 : 1
		or_ln373 : 2
		xor_ln373 : 2
		sel_tmp3 : 2
		y_is_int : 3
		or_ln386 : 4
		xor_ln386 : 4
		and_ln386 : 4
		or_ln386_1 : 4
		or_ln386_2 : 4
		m_frac_l : 1
	State 53
	State 54
	State 55
	State 56
		sext_ln545 : 1
		tmp_22 : 1
		select_ln553 : 2
		tmp_30 : 1
	State 57
		xor_ln421 : 1
		and_ln422 : 1
		and_ln422_1 : 1
		sel_tmp7 : 1
		y_is_odd_1 : 2
		r_sign : 3
		sext_ln545_1 : 1
		zext_ln545 : 2
		ashr_ln545 : 3
		shl_ln545 : 3
		trunc_ln545 : 4
		trunc_ln545_1 : 4
		m_fix_l : 5
		zext_ln552 : 1
		shl_ln552 : 2
		zext_ln553 : 1
		shl_ln553 : 2
		ashr_ln553 : 2
		select_ln553_1 : 3
		m_fix_0_in_in_v_v : 4
		empty : 5
		zext_ln549 : 6
		m_fix : 5
		m_fix_hi : 5
		tmp_23 : 7
		sext_ln563 : 6
		mul_ln563 : 7
	State 58
		shl_ln546 : 1
		ashr_ln546 : 1
	State 59
		sext_ln563_1 : 1
		add_ln563 : 2
		sext_ln628 : 1
		icmp_ln628 : 2
	State 60
		tmp_9_cast : 1
		tmp_24 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 61
		mul_ln568 : 1
	State 62
	State 63
	State 64
	State 65
		m_fix_a : 1
	State 66
		m_diff_hi : 1
		Z2 : 1
		Z3 : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln249 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load : 4
		zext_ln254 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 : 3
		f_Z3 : 4
	State 67
		f_Z4 : 1
		zext_ln250_1 : 2
		exp_Z4_m_1 : 3
	State 68
		zext_ln258 : 1
		mul_ln258 : 2
	State 69
		tmp_25 : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 1
		f_Z2 : 2
	State 70
		add_ln261 : 1
		zext_ln261 : 2
		exp_Z2P_m_1 : 3
		tmp_26 : 1
	State 71
		zext_ln277 : 1
		mul_ln277 : 2
	State 72
	State 73
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 1
		exp_Z1 : 2
		tmp_27 : 1
	State 74
		zext_ln280 : 1
		add_ln280 : 1
		zext_ln280_1 : 2
		exp_Z1P_m_1_l : 3
		exp_Z1P_m_1 : 4
		exp_Z1_hi : 1
	State 75
		mul_ln616 : 1
	State 76
	State 77
	State 78
		add_ln616_1 : 1
		tmp_28 : 2
		r_exp_2 : 3
		tmp_29 : 4
		icmp_ln628_1 : 5
		or_ln628 : 6
		icmp_ln645 : 4
		tmp_3 : 2
		tmp_12 : 2
		out_sig : 3
		trunc_ln657 : 4
	State 79
		bitcast_ln497 : 1
		bitcast_ln497_1 : 1
		bitcast_ln497_2 : 1
		t_3 : 1
		bitcast_ln497_3 : 2
		retval_2 : 1
		ret_ln661 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_604        |    5    |   441   |   256   |
|          |         grp_fu_609        |    4    |   441   |   256   |
|          |         grp_fu_614        |    5    |   197   |    86   |
|          |         grp_fu_618        |    6    |   219   |   155   |
|          |         grp_fu_622        |    9    |   234   |    84   |
|          |         grp_fu_626        |    9    |   238   |    86   |
|          |         grp_fu_630        |    3    |   300   |   144   |
|    mul   |         grp_fu_634        |    4    |   441   |   256   |
|          |         grp_fu_638        |    4    |   441   |   256   |
|          |         grp_fu_642        |    15   |   441   |   256   |
|          |         grp_fu_646        |    5    |   441   |   256   |
|          |         grp_fu_650        |    5    |   441   |   256   |
|          |         grp_fu_654        |    5    |   441   |   256   |
|          |         grp_fu_658        |    5    |   441   |   256   |
|          |         grp_fu_824        |    0    |   441   |   256   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln44_fu_841      |    0    |    0    |    76   |
|          |     add_ln44_1_fu_919     |    0    |    0    |    81   |
|          |     add_ln44_2_fu_998     |    0    |    0    |   101   |
|          |     add_ln44_3_fu_1085    |    0    |    0    |   120   |
|          |     add_ln44_4_fu_1172    |    0    |    0    |   125   |
|          |     add_ln44_5_fu_1259    |    0    |    0    |   130   |
|          |       b_exp_fu_1323       |    0    |    0    |    18   |
|          |      b_exp_1_fu_1358      |    0    |    0    |    18   |
|          |     add_ln44_6_fu_1413    |    0    |    0    |   135   |
|          |    add_ln209_4_fu_1480    |    0    |    0    |    89   |
|          |     add_ln209_fu_1509     |    0    |    0    |   116   |
|          |    add_ln209_1_fu_1515    |    0    |    0    |   109   |
|          |    add_ln209_3_fu_1521    |    0    |    0    |    92   |
|          |    add_ln209_5_fu_1530    |    0    |    0    |    93   |
|    add   |    add_ln209_2_fu_1549    |    0    |    0    |   109   |
|          |     log_sum_1_fu_1557     |    0    |    0    |   109   |
|          |     add_ln373_fu_1690     |    0    |    0    |    14   |
|          |     add_ln525_fu_1871     |    0    |    0    |   120   |
|          |    add_ln525_1_fu_1880    |    0    |    0    |   121   |
|          |       m_exp_fu_1922       |    0    |    0    |    18   |
|          |    add_ln563_1_fu_2305    |    0    |    0    |    20   |
|          |     exp_Z4_m_1_fu_2416    |    0    |    0    |    42   |
|          |     add_ln261_fu_2459     |    0    |    0    |    43   |
|          |    exp_Z2P_m_1_fu_2468    |    0    |    0    |    50   |
|          |     add_ln280_fu_2532     |    0    |    0    |    51   |
|          |   exp_Z1P_m_1_l_fu_2541   |    0    |    0    |    58   |
|          |     add_ln616_fu_2575     |    0    |    0    |    65   |
|          |    add_ln616_1_fu_2590    |    0    |    0    |   114   |
|          |      r_exp_1_fu_2604      |    0    |    0    |    20   |
|          |      out_exp_fu_2723      |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |     shl_ln545_fu_2139     |    0    |    0    |   435   |
|    shl   |     shl_ln552_fu_2166     |    0    |    0    |   435   |
|          |     shl_ln553_fu_2178     |    0    |    0    |   435   |
|          |     shl_ln546_fu_2245     |    0    |    0    |   431   |
|----------|---------------------------|---------|---------|---------|
|          |     ashr_ln545_fu_2134    |    0    |    0    |   435   |
|   ashr   |     ashr_ln553_fu_2183    |    0    |    0    |   435   |
|          |     ashr_ln546_fu_2250    |    0    |    0    |   431   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln44_fu_849      |    0    |    0    |    76   |
|          |     sub_ln44_1_fu_936     |    0    |    0    |    82   |
|          |     sub_ln44_2_fu_1015    |    0    |    0    |   102   |
|          |     sub_ln44_3_fu_1102    |    0    |    0    |   121   |
|          |     sub_ln44_4_fu_1189    |    0    |    0    |   126   |
|    sub   |     sub_ln44_5_fu_1276    |    0    |    0    |   131   |
|          |     sub_ln44_6_fu_1430    |    0    |    0    |   136   |
|          |     sub_ln522_fu_1573     |    0    |    0    |   124   |
|          |     sub_ln422_fu_1759     |    0    |    0    |    19   |
|          |      e_frac_1_fu_1908     |    0    |    0    |    60   |
|          |     sub_ln545_fu_2024     |    0    |    0    |    18   |
|          |     sub_ln574_fu_2341     |    0    |    0    |    66   |
|----------|---------------------------|---------|---------|---------|
|          |      b_frac_2_fu_739      |    0    |    0    |    54   |
|          |     select_ln42_fu_814    |    0    |    0    |    76   |
|          |      b_exp_2_fu_1364      |    0    |    0    |    12   |
|          |      e_frac_2_fu_1914     |    0    |    0    |    54   |
|          |    select_ln553_fu_2041   |    0    |    0    |    12   |
|          |    select_ln545_fu_2121   |    0    |    0    |    12   |
|  select  |      m_fix_l_fu_2152      |    0    |    0    |   130   |
|          |   select_ln553_1_fu_2188  |    0    |    0    |   131   |
|          | m_fix_0_in_in_v_v_fu_2195 |    0    |    0    |   131   |
|          |     m_fix_back_fu_2255    |    0    |    0    |   130   |
|          |    select_ln563_fu_2311   |    0    |    0    |    13   |
|          |       r_exp_fu_2319       |    0    |    0    |    13   |
|          |      r_exp_2_fu_2609      |    0    |    0    |    13   |
|          |      out_sig_fu_2668      |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|          |    icmp_ln340_1_fu_709    |    0    |    0    |    59   |
|          |     icmp_ln18_4_fu_714    |    0    |    0    |    59   |
|          |     icmp_ln340_fu_1329    |    0    |    0    |    19   |
|          |    icmp_ln18_3_fu_1340    |    0    |    0    |    18   |
|          |       x_is_0_fu_1345      |    0    |    0    |    18   |
|          |       y_is_0_fu_1616      |    0    |    0    |    18   |
|          |     icmp_ln18_fu_1636     |    0    |    0    |    18   |
|          |    icmp_ln18_1_fu_1642    |    0    |    0    |    59   |
|   icmp   |    icmp_ln18_2_fu_1654    |    0    |    0    |    59   |
|          |     icmp_ln373_fu_1712    |    0    |    0    |    59   |
|          |     icmp_ln372_fu_1935    |    0    |    0    |    19   |
|          |     icmp_ln421_fu_2056    |    0    |    0    |    19   |
|          |     icmp_ln422_fu_2061    |    0    |    0    |    19   |
|          |    icmp_ln422_1_fu_2066   |    0    |    0    |    19   |
|          |     icmp_ln628_fu_2275    |    0    |    0    |   138   |
|          |     icmp_ln563_fu_2299    |    0    |    0    |    25   |
|          |    icmp_ln628_1_fu_2630   |    0    |    0    |    11   |
|          |     icmp_ln645_fu_2642    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |       x_is_1_fu_1335      |    0    |    0    |    2    |
|          |      x_is_p1_fu_1627      |    0    |    0    |    2    |
|          |      x_is_n1_fu_1632      |    0    |    0    |    2    |
|          |      y_is_inf_fu_1648     |    0    |    0    |    2    |
|          |      x_is_inf_fu_1660     |    0    |    0    |    2    |
|          |      x_is_neg_fu_1675     |    0    |    0    |    2    |
|          |    and_ln373_1_fu_1706    |    0    |    0    |    52   |
|          |     and_ln378_fu_1718     |    0    |    0    |    2    |
|          |     y_is_pinf_fu_1742     |    0    |    0    |    2    |
|          |     y_is_ninf_fu_1748     |    0    |    0    |    2    |
|          |     and_ln431_fu_1777     |    0    |    0    |    2    |
|          |    and_ln431_1_fu_1783    |    0    |    0    |    2    |
|          |    and_ln431_2_fu_1788    |    0    |    0    |    2    |
|          |    and_ln431_3_fu_1794    |    0    |    0    |    2    |
|          |     and_ln438_fu_1817     |    0    |    0    |    2    |
|          |    and_ln438_1_fu_1822    |    0    |    0    |    2    |
|          |    and_ln438_2_fu_1828    |    0    |    0    |    2    |
|          |    and_ln438_3_fu_1833    |    0    |    0    |    2    |
|    and   |      y_is_NaN_fu_1927     |    0    |    0    |    2    |
|          |      x_is_NaN_fu_1931     |    0    |    0    |    2    |
|          |     and_ln386_fu_1999     |    0    |    0    |    2    |
|          |     and_ln422_fu_2077     |    0    |    0    |    2    |
|          |    and_ln422_1_fu_2083    |    0    |    0    |    2    |
|          |       r_sign_fu_2116      |    0    |    0    |    2    |
|          |     and_ln628_fu_2616     |    0    |    0    |    2    |
|          |     and_ln342_fu_2750     |    0    |    0    |    2    |
|          |    and_ln386_1_fu_2760    |    0    |    0    |    2    |
|          |    and_ln342_1_fu_2770    |    0    |    0    |    2    |
|          |    and_ln431_4_fu_2776    |    0    |    0    |    2    |
|          |    and_ln431_5_fu_2781    |    0    |    0    |    2    |
|          |    and_ln438_4_fu_2787    |    0    |    0    |    2    |
|          |    and_ln438_5_fu_2792    |    0    |    0    |    2    |
|          |    and_ln628_1_fu_2798    |    0    |    0    |    2    |
|          |     and_ln629_fu_2803     |    0    |    0    |    2    |
|          |    and_ln629_1_fu_2813    |    0    |    0    |    2    |
|          |     and_ln645_fu_2824     |    0    |    0    |    2    |
|          |    and_ln645_1_fu_2829    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      y_is_int_fu_1969     |    0    |    0    |    9    |
| sparsemux|     y_is_odd_1_fu_2097    |    0    |    0    |    9    |
|          |      retval_2_fu_2854     |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln357_fu_1664     |    0    |    0    |    2    |
|          |      or_ln378_fu_1724     |    0    |    0    |    2    |
|          |     or_ln378_1_fu_1730    |    0    |    0    |    2    |
|          |      or_ln431_fu_1799     |    0    |    0    |    2    |
|          |     or_ln431_1_fu_1805    |    0    |    0    |    2    |
|          |     or_ln431_2_fu_1811    |    0    |    0    |    2    |
|          |      or_ln438_fu_1839     |    0    |    0    |    2    |
|    or    |     or_ln438_1_fu_1845    |    0    |    0    |    2    |
|          |     or_ln438_2_fu_1851    |    0    |    0    |    2    |
|          |      or_ln373_fu_1949     |    0    |    0    |    2    |
|          |      or_ln386_fu_1988     |    0    |    0    |    2    |
|          |     or_ln386_1_fu_2004    |    0    |    0    |    2    |
|          |     or_ln386_2_fu_2010    |    0    |    0    |    2    |
|          |      or_ln628_fu_2636     |    0    |    0    |    2    |
|          |     or_ln386_3_fu_2740    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     xor_ln341_fu_1622     |    0    |    0    |    2    |
|          |     xor_ln357_fu_1669     |    0    |    0    |    2    |
|          |      y_is_pos_fu_1736     |    0    |    0    |    2    |
|          |  x_abs_greater_1_fu_1754  |    0    |    0    |    2    |
|          |     xor_ln373_fu_1955     |    0    |    0    |    2    |
|          |     xor_ln386_fu_1993     |    0    |    0    |    2    |
|    xor   |     xor_ln421_fu_2071     |    0    |    0    |    2    |
|          |     xor_ln431_fu_2691     |    0    |    0    |    2    |
|          |     xor_ln438_fu_2696     |    0    |    0    |    2    |
|          |    xor_ln386_1_fu_2744    |    0    |    0    |    2    |
|          |    xor_ln386_2_fu_2755    |    0    |    0    |    2    |
|          |     xor_ln342_fu_2765     |    0    |    0    |    2    |
|          |     xor_ln629_fu_2808     |    0    |    0    |    2    |
|          |     xor_ln628_fu_2819     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_678        |    0    |    0    |    0    |
|          |        tmp_5_fu_686       |    0    |    0    |    0    |
|          |        tmp_6_fu_764       |    0    |    0    |    0    |
|          |       tmp_2_fu_1350       |    0    |    0    |    0    |
|          |      es_sign_fu_1592      |    0    |    0    |    0    |
| bitselect|      y_is_odd_fu_1769     |    0    |    0    |    17   |
|          |       tmp_1_fu_1941       |    0    |    0    |    0    |
|          |       tmp_22_fu_2033      |    0    |    0    |    0    |
|          |       tmp_30_fu_2048      |    0    |    0    |    0    |
|          |       tmp_23_fu_2230      |    0    |    0    |    0    |
|          |       tmp_24_fu_2289      |    0    |    0    |    0    |
|          |       tmp_28_fu_2596      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   lshr   |     lshr_ln373_fu_1700    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_2898        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |    exp_read_read_fu_424   |    0    |    0    |    0    |
|          |   base_read_read_fu_430   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_exp_fu_666       |    0    |    0    |    0    |
|          |       index0_fu_694       |    0    |    0    |    0    |
|          |          a_fu_750         |    0    |    0    |    0    |
|          |         z2_fu_855         |    0    |    0    |    0    |
|          |         a_1_fu_865        |    0    |    0    |    0    |
|          |        tmp_7_fu_875       |    0    |    0    |    0    |
|          |         a_2_fu_942        |    0    |    0    |    0    |
|          |         z4_fu_1021        |    0    |    0    |    0    |
|          |       tmp_8_fu_1031       |    0    |    0    |    0    |
|          |       tmp_9_fu_1041       |    0    |    0    |    0    |
|          |       tmp_10_fu_1108      |    0    |    0    |    0    |
|          |       tmp_11_fu_1118      |    0    |    0    |    0    |
|          |       tmp_13_fu_1128      |    0    |    0    |    0    |
|          |       tmp_14_fu_1195      |    0    |    0    |    0    |
|          |       tmp_15_fu_1205      |    0    |    0    |    0    |
|          |       tmp_16_fu_1215      |    0    |    0    |    0    |
|          |       tmp_17_fu_1282      |    0    |    0    |    0    |
|          |       tmp_18_fu_1292      |    0    |    0    |    0    |
|          |       tmp_19_fu_1302      |    0    |    0    |    0    |
|          |       tmp_20_fu_1440      |    0    |    0    |    0    |
|          |       tmp_21_fu_1450      |    0    |    0    |    0    |
|partselect|      lshr_ln_fu_1536      |    0    |    0    |    0    |
|          |    lshr_ln522_1_fu_1579   |    0    |    0    |    0    |
|          |       es_exp_fu_1600      |    0    |    0    |    0    |
|          |    es_exp_cast_fu_1680    |    0    |    0    |    0    |
|          |      log_base_fu_1886     |    0    |    0    |    0    |
|          |       m_fix_fu_2210       |    0    |    0    |    0    |
|          |      m_fix_hi_fu_2220     |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_2280    |    0    |    0    |    0    |
|          |      m_fix_a_fu_2331      |    0    |    0    |    0    |
|          |     m_diff_hi_fu_2345     |    0    |    0    |    0    |
|          |         Z2_fu_2355        |    0    |    0    |    0    |
|          |         Z3_fu_2365        |    0    |    0    |    0    |
|          |       Z4_ind_fu_2379      |    0    |    0    |    0    |
|          |        f_Z4_fu_2399       |    0    |    0    |    0    |
|          |       tmp_25_fu_2439      |    0    |    0    |    0    |
|          |       tmp_26_fu_2474      |    0    |    0    |    0    |
|          |       tmp_27_fu_2505      |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_fu_2547    |    0    |    0    |    0    |
|          |     exp_Z1_hi_fu_2557     |    0    |    0    |    0    |
|          |       tmp_29_fu_2620      |    0    |    0    |    0    |
|          |       tmp_3_fu_2648       |    0    |    0    |    0    |
|          |       tmp_12_fu_2658      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       bs_sig_fu_674       |    0    |    0    |    0    |
|          |     trunc_ln39_fu_760     |    0    |    0    |    0    |
|          |    trunc_ln39_1_fu_952    |    0    |    0    |    0    |
|          |       es_sig_fu_1608      |    0    |    0    |    0    |
|   trunc  |    trunc_ln545_fu_2144    |    0    |    0    |    0    |
|          |   trunc_ln545_1_fu_2148   |    0    |    0    |    0    |
|          |       empty_fu_2202       |    0    |    0    |    0    |
|          |    trunc_ln563_fu_2296    |    0    |    0    |    0    |
|          |         Z4_fu_2375        |    0    |    0    |    0    |
|          |    trunc_ln657_fu_2676    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln502_fu_704     |    0    |    0    |    0    |
|          |     zext_ln485_fu_735     |    0    |    0    |    0    |
|          |     zext_ln516_fu_746     |    0    |    0    |    0    |
|          |      zext_ln42_fu_786     |    0    |    0    |    0    |
|          |     zext_ln42_1_fu_798    |    0    |    0    |    0    |
|          |     zext_ln42_2_fu_810    |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_821    |    0    |    0    |    0    |
|          |      zext_ln44_fu_837     |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_846    |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_885    |    0    |    0    |    0    |
|          |     zext_ln44_6_fu_889    |    0    |    0    |    0    |
|          |      zext_ln40_fu_893     |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_911    |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_915    |    0    |    0    |    0    |
|          |     zext_ln44_7_fu_932    |    0    |    0    |    0    |
|          |    zext_ln44_10_fu_963    |    0    |    0    |    0    |
|          |    zext_ln44_11_fu_967    |    0    |    0    |    0    |
|          |     zext_ln40_1_fu_972    |    0    |    0    |    0    |
|          |     zext_ln44_8_fu_990    |    0    |    0    |    0    |
|          |     zext_ln44_9_fu_994    |    0    |    0    |    0    |
|          |    zext_ln44_12_fu_1011   |    0    |    0    |    0    |
|          |    zext_ln44_15_fu_1051   |    0    |    0    |    0    |
|          |    zext_ln44_16_fu_1055   |    0    |    0    |    0    |
|          |    zext_ln40_2_fu_1059    |    0    |    0    |    0    |
|          |    zext_ln44_13_fu_1077   |    0    |    0    |    0    |
|          |    zext_ln44_14_fu_1081   |    0    |    0    |    0    |
|          |    zext_ln44_17_fu_1098   |    0    |    0    |    0    |
|          |    zext_ln44_20_fu_1138   |    0    |    0    |    0    |
|          |    zext_ln44_21_fu_1142   |    0    |    0    |    0    |
|          |    zext_ln40_3_fu_1146    |    0    |    0    |    0    |
|          |    zext_ln44_18_fu_1164   |    0    |    0    |    0    |
|          |    zext_ln44_19_fu_1168   |    0    |    0    |    0    |
|          |    zext_ln44_22_fu_1185   |    0    |    0    |    0    |
|          |    zext_ln44_25_fu_1225   |    0    |    0    |    0    |
|          |    zext_ln44_26_fu_1229   |    0    |    0    |    0    |
|          |    zext_ln40_4_fu_1233    |    0    |    0    |    0    |
|          |    zext_ln44_23_fu_1251   |    0    |    0    |    0    |
|          |    zext_ln44_24_fu_1255   |    0    |    0    |    0    |
|          |    zext_ln44_27_fu_1272   |    0    |    0    |    0    |
|          |    zext_ln44_30_fu_1312   |    0    |    0    |    0    |
|          |    zext_ln44_31_fu_1316   |    0    |    0    |    0    |
|          |     zext_ln486_fu_1320    |    0    |    0    |    0    |
|          |    zext_ln46_3_fu_1375    |    0    |    0    |    0    |
|          |    zext_ln46_4_fu_1379    |    0    |    0    |    0    |
|          |    zext_ln46_5_fu_1383    |    0    |    0    |    0    |
|          |    zext_ln40_5_fu_1387    |    0    |    0    |    0    |
|   zext   |    zext_ln44_28_fu_1405   |    0    |    0    |    0    |
|          |    zext_ln44_29_fu_1409   |    0    |    0    |    0    |
|          |    zext_ln44_32_fu_1426   |    0    |    0    |    0    |
|          |    zext_ln46_6_fu_1436    |    0    |    0    |    0    |
|          |     zext_ln46_fu_1460     |    0    |    0    |    0    |
|          |    zext_ln46_1_fu_1464    |    0    |    0    |    0    |
|          |    zext_ln46_2_fu_1468    |    0    |    0    |    0    |
|          |    zext_ln194_5_fu_1472   |    0    |    0    |    0    |
|          |    zext_ln194_6_fu_1476   |    0    |    0    |    0    |
|          |     zext_ln522_fu_1486    |    0    |    0    |    0    |
|          |     zext_ln194_fu_1491    |    0    |    0    |    0    |
|          |    zext_ln194_1_fu_1495   |    0    |    0    |    0    |
|          |    zext_ln194_2_fu_1499   |    0    |    0    |    0    |
|          |    zext_ln194_3_fu_1503   |    0    |    0    |    0    |
|          |    zext_ln194_4_fu_1506   |    0    |    0    |    0    |
|          |    zext_ln209_1_fu_1527   |    0    |    0    |    0    |
|          |     zext_ln209_fu_1546    |    0    |    0    |    0    |
|          |    zext_ln209_2_fu_1554   |    0    |    0    |    0    |
|          |    zext_ln522_1_fu_1570   |    0    |    0    |    0    |
|          |    zext_ln486_1_fu_1612   |    0    |    0    |    0    |
|          |     zext_ln373_fu_1696    |    0    |    0    |    0    |
|          |     zext_ln525_fu_1877    |    0    |    0    |    0    |
|          |     zext_ln532_fu_1904    |    0    |    0    |    0    |
|          |     zext_ln545_fu_2130    |    0    |    0    |    0    |
|          |     zext_ln552_fu_2162    |    0    |    0    |    0    |
|          |     zext_ln553_fu_2174    |    0    |    0    |    0    |
|          |     zext_ln549_fu_2206    |    0    |    0    |    0    |
|          |     zext_ln546_fu_2242    |    0    |    0    |    0    |
|          |     zext_ln249_fu_2389    |    0    |    0    |    0    |
|          |     zext_ln254_fu_2394    |    0    |    0    |    0    |
|          |     zext_ln250_fu_2409    |    0    |    0    |    0    |
|          |    zext_ln250_1_fu_2412   |    0    |    0    |    0    |
|          |     zext_ln258_fu_2430    |    0    |    0    |    0    |
|          |    zext_ln258_1_fu_2435   |    0    |    0    |    0    |
|          |     zext_ln273_fu_2449    |    0    |    0    |    0    |
|          |     zext_ln255_fu_2453    |    0    |    0    |    0    |
|          |    zext_ln261_1_fu_2456   |    0    |    0    |    0    |
|          |     zext_ln261_fu_2464    |    0    |    0    |    0    |
|          |     zext_ln277_fu_2492    |    0    |    0    |    0    |
|          |    zext_ln277_1_fu_2497   |    0    |    0    |    0    |
|          |     zext_ln611_fu_2501    |    0    |    0    |    0    |
|          |     zext_ln280_fu_2525    |    0    |    0    |    0    |
|          |    zext_ln280_2_fu_2529   |    0    |    0    |    0    |
|          |    zext_ln280_1_fu_2537   |    0    |    0    |    0    |
|          |     zext_ln616_fu_2567    |    0    |    0    |    0    |
|          |    zext_ln616_1_fu_2571   |    0    |    0    |    0    |
|          |    zext_ln616_2_fu_2587   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       b_frac_fu_719       |    0    |    0    |    0    |
|          |      b_frac_1_fu_728      |    0    |    0    |    0    |
|          |         z1_fu_772         |    0    |    0    |    0    |
|          |        tmp_s_fu_779       |    0    |    0    |    0    |
|          |  zext_ln42_2_cast_fu_790  |    0    |    0    |    0    |
|          |        tmp_4_fu_802       |    0    |    0    |    0    |
|          |       shl_ln_fu_830       |    0    |    0    |    0    |
|          |         eZ_fu_896         |    0    |    0    |    0    |
|          |     shl_ln44_1_fu_904     |    0    |    0    |    0    |
|          |     shl_ln44_2_fu_925     |    0    |    0    |    0    |
|          |         z3_fu_956         |    0    |    0    |    0    |
|          |        eZ_1_fu_975        |    0    |    0    |    0    |
|          |     shl_ln44_4_fu_983     |    0    |    0    |    0    |
|          |     shl_ln44_5_fu_1004    |    0    |    0    |    0    |
|          |        eZ_2_fu_1062       |    0    |    0    |    0    |
|          |     shl_ln44_6_fu_1070    |    0    |    0    |    0    |
|          |     shl_ln44_7_fu_1091    |    0    |    0    |    0    |
|          |        eZ_3_fu_1149       |    0    |    0    |    0    |
|          |     shl_ln44_8_fu_1157    |    0    |    0    |    0    |
|          |     shl_ln44_9_fu_1178    |    0    |    0    |    0    |
|bitconcatenate|        eZ_4_fu_1236       |    0    |    0    |    0    |
|          |     shl_ln44_s_fu_1244    |    0    |    0    |    0    |
|          |     shl_ln44_3_fu_1265    |    0    |    0    |    0    |
|          |        eZ_5_fu_1390       |    0    |    0    |    0    |
|          |    shl_ln44_10_fu_1398    |    0    |    0    |    0    |
|          |    shl_ln44_11_fu_1419    |    0    |    0    |    0    |
|          |      shl_ln1_fu_1563      |    0    |    0    |    0    |
|          |      shl_ln2_fu_1857      |    0    |    0    |    0    |
|          |       e_frac_fu_1896      |    0    |    0    |    0    |
|          |      sel_tmp3_fu_1961     |    0    |    0    |    0    |
|          |      sel_tmp7_fu_2089     |    0    |    0    |    0    |
|          |      shl_ln3_fu_2260      |    0    |    0    |    0    |
|          |     exp_Z3_m_1_fu_2422    |    0    |    0    |    0    |
|          |     exp_Z2_m_1_fu_2484    |    0    |    0    |    0    |
|          |       and_ln_fu_2515      |    0    |    0    |    0    |
|          |      shl_ln4_fu_2580      |    0    |    0    |    0    |
|          |         t_fu_2680         |    0    |    0    |    0    |
|          |        t_1_fu_2701        |    0    |    0    |    0    |
|          |        t_2_fu_2712        |    0    |    0    |    0    |
|          |        t_3_fu_2728        |    0    |    0    |    0    |
|          |      sel_tmp_fu_2835      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln494_fu_1371    |    0    |    0    |    0    |
|          |     sext_ln422_fu_1765    |    0    |    0    |    0    |
|          |     sext_ln525_fu_1864    |    0    |    0    |    0    |
|          |    sext_ln525_1_fu_1868   |    0    |    0    |    0    |
|          |     sext_ln539_fu_2016    |    0    |    0    |    0    |
|          |    sext_ln539_1_fu_2020   |    0    |    0    |    0    |
|   sext   |     sext_ln545_fu_2029    |    0    |    0    |    0    |
|          |    sext_ln545_1_fu_2126   |    0    |    0    |    0    |
|          |     sext_ln552_fu_2159    |    0    |    0    |    0    |
|          |     sext_ln553_fu_2171    |    0    |    0    |    0    |
|          |     sext_ln563_fu_2238    |    0    |    0    |    0    |
|          |    sext_ln563_1_fu_2267   |    0    |    0    |    0    |
|          |     sext_ln628_fu_2271    |    0    |    0    |    0    |
|          |     sext_ln568_fu_2327    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    85   |   5598  |  11246  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------+--------+
|                                                                                 |   FF   |
+---------------------------------------------------------------------------------+--------+
|                                  Elog2_reg_3343                                 |   90   |
|                                   Z2_reg_3580                                   |    8   |
|                                   Z3_reg_3587                                   |    8   |
|                                   Z4_reg_3592                                   |   35   |
|                                   a_1_reg_3026                                  |    6   |
|                                   a_2_reg_3057                                  |    6   |
|                                    a_reg_2984                                   |    4   |
|                               add_ln209_1_reg_3328                              |   103  |
|                               add_ln209_4_reg_3312                              |   83   |
|                               add_ln209_5_reg_3333                              |   93   |
|                                add_ln209_reg_3323                               |   109  |
|                                add_ln616_reg_3700                               |   58   |
|                               ashr_ln546_reg_3543                               |   130  |
|                                 b_exp_2_reg_3237                                |   12   |
|                                b_frac_2_reg_2963                                |   54   |
|                          b_frac_tilde_inverse_reg_2968                          |    6   |
|                                 bs_exp_reg_2914                                 |   11   |
|                                 bs_sig_reg_2921                                 |   52   |
|                                e_frac_2_reg_3429                                |   54   |
|                                 es_exp_reg_3358                                 |   11   |
|                               exp_Z1P_m_1_reg_3680                              |   50   |
|                                exp_Z1_hi_reg_3685                               |   50   |
|                                 exp_Z1_reg_3675                                 |   58   |
|                               exp_Z2P_m_1_reg_3643                              |   44   |
|                               exp_Z3_m_1_reg_3618                               |   43   |
|                               exp_Z4_m_1_reg_3607                               |   36   |
|                                exp_read_reg_2909                                |   64   |
|                                  f_Z3_reg_3613                                  |   26   |
|                               icmp_ln18_2_reg_3384                              |    1   |
|                               icmp_ln18_3_reg_3217                              |    1   |
|                               icmp_ln18_4_reg_2958                              |    1   |
|                                icmp_ln18_reg_3374                               |    1   |
|                              icmp_ln340_1_reg_2952                              |    1   |
|                               icmp_ln373_reg_3395                               |    1   |
|                               icmp_ln422_reg_3499                               |    1   |
|                               icmp_ln628_reg_3553                               |    1   |
|                               icmp_ln645_reg_3716                               |    1   |
|                                log_base_reg_3424                                |   78   |
|                                log_sum_1_reg_3348                               |   109  |
|                                 logn_3_reg_3302                                 |   92   |
|                                 logn_4_reg_3307                                 |   87   |
|                              lshr_ln522_1_reg_3353                              |   72   |
|                                 lshr_ln_reg_3338                                |   78   |
|                                m_diff_hi_reg_3575                               |    8   |
|                                  m_exp_reg_3434                                 |   12   |
|                                 m_fix_a_reg_3570                                |   59   |
|                                 m_fix_l_reg_3517                                |   130  |
|                                  m_fix_reg_3523                                 |   59   |
|                                m_frac_l_reg_3468                                |   131  |
|                               mul_ln44_1_reg_3047                               |   79   |
|                               mul_ln44_2_reg_3083                               |   89   |
|                               mul_ln44_3_reg_3115                               |   97   |
|                               mul_ln44_4_reg_3147                               |   92   |
|                               mul_ln44_5_reg_3179                               |   87   |
|                               mul_ln44_6_reg_3247                               |   82   |
|                                mul_ln44_reg_3015                                |   75   |
|                                mul_ln516_reg_2978                               |   54   |
|                                mul_ln616_reg_3705                               |   99   |
|                               or_ln378_1_reg_3400                               |    1   |
|                               or_ln386_2_reg_3452                               |    1   |
|                               or_ln431_2_reg_3412                               |    1   |
|                               or_ln438_2_reg_3418                               |    1   |
|                                or_ln628_reg_3710                                |    1   |
|                                 out_sig_reg_3721                                |   52   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_3282        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_2947  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_3297|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr_reg_3252|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr_reg_3257|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr_reg_3262|    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr_reg_3267|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_3287|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_3292|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_3665    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_3638     |    8   |
|    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_3602    |    8   |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_3597     |    8   |
|                                  r_exp_reg_3558                                 |   13   |
|                                 r_sign_reg_3504                                 |    1   |
|                               select_ln42_reg_3005                              |   76   |
|                              select_ln553_reg_3488                              |   12   |
|                               sext_ln494_reg_3242                               |   90   |
|                              sext_ln539_1_reg_3463                              |   131  |
|                               sext_ln539_reg_3458                               |   131  |
|                              sext_ln545_1_reg_3512                              |   32   |
|                               sext_ln545_reg_3478                               |   12   |
|                              sext_ln563_1_reg_3548                              |   31   |
|                               sext_ln563_reg_3533                               |   31   |
|                               sext_ln568_reg_3565                               |   71   |
|                                shl_ln546_reg_3538                               |   130  |
|                               sub_ln44_1_reg_3052                               |   82   |
|                                 tmp_10_reg_3120                                 |   87   |
|                                 tmp_11_reg_3126                                 |   81   |
|                                 tmp_13_reg_3131                                 |    6   |
|                                 tmp_14_reg_3152                                 |   82   |
|                                 tmp_15_reg_3158                                 |   76   |
|                                 tmp_16_reg_3163                                 |    6   |
|                                 tmp_17_reg_3184                                 |   77   |
|                                 tmp_18_reg_3190                                 |   71   |
|                                 tmp_19_reg_3195                                 |    6   |
|                                  tmp_1_reg_3444                                 |    1   |
|                                 tmp_20_reg_3272                                 |   72   |
|                                 tmp_21_reg_3277                                 |   40   |
|                                 tmp_22_reg_3483                                 |    1   |
|                                 tmp_23_reg_3528                                 |    1   |
|                                 tmp_25_reg_3633                                 |   20   |
|                                 tmp_26_reg_3649                                 |   40   |
|                                 tmp_27_reg_3670                                 |   36   |
|                                  tmp_2_reg_3230                                 |    1   |
|                                 tmp_30_reg_3493                                 |    1   |
|                                  tmp_5_reg_2936                                 |    1   |
|                                  tmp_6_reg_2995                                 |    1   |
|                                  tmp_7_reg_3032                                 |   67   |
|                                  tmp_8_reg_3094                                 |   86   |
|                                  tmp_9_reg_3099                                 |    6   |
|                                   tmp_reg_2929                                  |    1   |
|                              trunc_ln39_1_reg_3063                              |   76   |
|                               trunc_ln39_reg_2990                               |   50   |
|                               trunc_ln657_reg_3726                              |   11   |
|                                 x_is_0_reg_3223                                 |    1   |
|                                 x_is_1_reg_3211                                 |    1   |
|                                 x_is_n1_reg_3368                                |    1   |
|                                x_is_neg_reg_3389                                |    1   |
|                                y_is_inf_reg_3379                                |    1   |
|                                y_is_odd_reg_3407                                |    1   |
|                                   z2_reg_3020                                   |   73   |
|                                   z3_reg_3068                                   |   83   |
|                                   z4_reg_3088                                   |   92   |
|                              zext_ln258_1_reg_3628                              |   79   |
|                               zext_ln258_reg_3623                               |   79   |
|                              zext_ln277_1_reg_3660                              |   93   |
|                               zext_ln277_reg_3655                               |   93   |
|                               zext_ln42_1_reg_3000                              |   75   |
|                              zext_ln44_10_reg_3073                              |   89   |
|                              zext_ln44_11_reg_3078                              |   89   |
|                              zext_ln44_15_reg_3105                              |   97   |
|                              zext_ln44_16_reg_3110                              |   97   |
|                               zext_ln44_1_reg_3010                              |   75   |
|                              zext_ln44_20_reg_3137                              |   92   |
|                              zext_ln44_21_reg_3142                              |   92   |
|                              zext_ln44_25_reg_3169                              |   87   |
|                              zext_ln44_26_reg_3174                              |   87   |
|                              zext_ln44_30_reg_3201                              |   82   |
|                              zext_ln44_31_reg_3206                              |   82   |
|                               zext_ln44_5_reg_3037                              |   79   |
|                               zext_ln44_6_reg_3042                              |   79   |
|                              zext_ln486_1_reg_3363                              |   12   |
|                               zext_ln502_reg_2942                               |   64   |
|                               zext_ln516_reg_2973                               |   54   |
|                               zext_ln522_reg_3317                               |   79   |
|                              zext_ln616_1_reg_3695                              |   99   |
|                               zext_ln616_reg_3690                               |   99   |
+---------------------------------------------------------------------------------+--------+
|                                      Total                                      |  7177  |
+---------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_443 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_456 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_469 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_482 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_495 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_508 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_521 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_534 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_547 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_560 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_560 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_585 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_598 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_604    |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|     grp_fu_609    |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_614    |  p0  |   2  |  40  |   80   ||    0    ||    9    |
|     grp_fu_614    |  p1  |   2  |  40  |   80   ||    0    ||    9    |
|     grp_fu_618    |  p0  |   2  |  43  |   86   ||    0    ||    9    |
|     grp_fu_618    |  p1  |   2  |  36  |   72   ||    0    ||    9    |
|     grp_fu_622    |  p0  |   2  |  49  |   98   ||    0    ||    9    |
|     grp_fu_622    |  p1  |   2  |  44  |   88   ||    0    ||    9    |
|     grp_fu_626    |  p0  |   2  |  50  |   100  ||    0    ||    9    |
|     grp_fu_626    |  p1  |   2  |  50  |   100  ||    0    ||    9    |
|     grp_fu_630    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_634    |  p0  |   2  |  73  |   146  ||    0    ||    9    |
|     grp_fu_634    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_638    |  p0  |   2  |  77  |   154  ||    0    ||    9    |
|     grp_fu_638    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_642    |  p0  |   2  |  78  |   156  ||    0    ||    9    |
|     grp_fu_642    |  p1  |   2  |  54  |   108  ||    0    ||    9    |
|     grp_fu_646    |  p0  |   2  |  82  |   164  ||    0    ||    9    |
|     grp_fu_646    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_650    |  p0  |   2  |  83  |   166  ||    0    ||    9    |
|     grp_fu_650    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_654    |  p0  |   2  |  87  |   174  ||    0    ||    9    |
|     grp_fu_654    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_658    |  p0  |   2  |  92  |   184  ||    0    ||    9    |
|     grp_fu_658    |  p1  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_824    |  p0  |   2  |  71  |   142  ||    0    ||    9    |
|     grp_fu_824    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|    grp_fu_2898    |  p0  |   3  |  16  |   48   ||    0    ||    15   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  2440  || 53.1977 ||    0    ||   375   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   85   |    -   |  5598  |  11246 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   53   |    0   |   375  |
|  Register |    -   |    -   |  7177  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   85   |   53   |  12775 |  11621 |
+-----------+--------+--------+--------+--------+
