strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2077390>",
		fillcolor=firebrick,
		label="16:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2077390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"16:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1cd8890>",
		fillcolor=firebrick,
		label="28:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1cd8890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc207dd10>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2066650>",
		fillcolor=firebrick,
		label="20:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2066650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['slowena', 'q']",
		label="(!slowena && (q != 9))",
		lineno=19];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc2066550>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "21:IF"	[cond="['slowena', 'q']",
		label="!((!slowena && (q != 9)))",
		lineno=19];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4dc20f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc2077090>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:AL" -> "15:IF"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc1cd8c10>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "28:NS"	[cond="['slowena']",
		label="!(slowena)",
		lineno=25];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1cd8dd0>",
		fillcolor=firebrick,
		label="26:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1cd8dd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:IF" -> "26:NS"	[cond="['slowena']",
		label=slowena,
		lineno=25];
	"20:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"26:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2086510>",
		fillcolor=firebrick,
		label="24:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2086510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc2086150>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "25:IF"	[cond="['slowena', 'q']",
		label="!((!slowena && (q == 9)))",
		lineno=23];
	"23:IF" -> "24:NS"	[cond="['slowena', 'q']",
		label="(!slowena && (q == 9))",
		lineno=23];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dc1dcee90>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "19:IF"	[cond="['slowena', 'q']",
		label="!((slowena && (q != 9)))",
		lineno=17];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1dce290>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc1dce290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q != 9))",
		lineno=17];
	"18:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "23:IF"	[cond="['slowena', 'q']",
		label="!((slowena && (q == 9)))",
		lineno=21];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2481610>",
		fillcolor=firebrick,
		label="22:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dc2481610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q == 9))",
		lineno=21];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:IF" -> "17:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"22:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"Leaf_14:AL" -> "14:AL";
}
