{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 20:32:33 2021 " "Info: Processing started: Fri Dec 17 20:32:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light-behavior " "Info: Found design unit 1: traffic_light-behavior" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Info: Found entity 1: traffic_light" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behavior " "Info: Found design unit 1: Counter-behavior" {  } { { "Counter.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/Counter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/Counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Info: Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset traffic_light.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at traffic_light.vhd(18): object \"reset\" assigned a value but never read" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complete traffic_light.vhd(26) " "Warning (10492): VHDL Process Statement warning at traffic_light.vhd(26): signal \"complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 traffic_light.vhd(27) " "Warning (10492): VHDL Process Statement warning at traffic_light.vhd(27): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count1 traffic_light.vhd(29) " "Warning (10492): VHDL Process Statement warning at traffic_light.vhd(29): signal \"count1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complete traffic_light.vhd(52) " "Warning (10492): VHDL Process Statement warning at traffic_light.vhd(52): signal \"complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count1 traffic_light.vhd(24) " "Warning (10631): VHDL Process Statement warning at traffic_light.vhd(24): inferring latch(es) for signal or variable \"count1\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable traffic_light.vhd(24) " "Warning (10631): VHDL Process Statement warning at traffic_light.vhd(24): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable traffic_light.vhd(24) " "Info (10041): Inferred latch for \"enable\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[0\] traffic_light.vhd(24) " "Info (10041): Inferred latch for \"count1\[0\]\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[1\] traffic_light.vhd(24) " "Info (10041): Inferred latch for \"count1\[1\]\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[2\] traffic_light.vhd(24) " "Info (10041): Inferred latch for \"count1\[2\]\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[3\] traffic_light.vhd(24) " "Info (10041): Inferred latch for \"count1\[3\]\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count1\[4\] traffic_light.vhd(24) " "Info (10041): Inferred latch for \"count1\[4\]\" at traffic_light.vhd(24)" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[4\] " "Warning: Latch count1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.red " "Warning: Ports D and ENA on the latch are fed by the same signal state.red" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[3\] " "Warning: Latch count1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.red " "Warning: Ports D and ENA on the latch are fed by the same signal state.red" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[2\] " "Warning: Latch count1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.red " "Warning: Ports D and ENA on the latch are fed by the same signal state.red" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[1\] " "Warning: Latch count1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.red " "Warning: Ports D and ENA on the latch are fed by the same signal state.red" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "count1\[0\] " "Warning: Latch count1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.red " "Warning: Ports D and ENA on the latch are fed by the same signal state.red" {  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "traffic_light.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw3/VHDL code/traffic_light.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 20:32:33 2021 " "Info: Processing ended: Fri Dec 17 20:32:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
