Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 16:55:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.528        0.000                      0                   39        0.263        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.528        0.000                      0                   39        0.263        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.090ns (24.554%)  route 3.349ns (75.446%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.152     9.472    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.596 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.596    U_fnd_cntl/U_Clk_Divider/r_counter_0[18]
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.029    15.124    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.116ns (24.993%)  route 3.349ns (75.007%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.152     9.472    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.622 r  U_fnd_cntl/U_Clk_Divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.622    U_fnd_cntl/U_Clk_Divider/r_counter_0[21]
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.075    15.170    U_fnd_cntl/U_Clk_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.090ns (25.067%)  route 3.258ns (74.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.061     9.381    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.505 r  U_fnd_cntl/U_Clk_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.505    U_fnd_cntl/U_Clk_Divider/r_counter_0[22]
    SLICE_X61Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDCE (Setup_fdce_C_D)        0.029    15.123    U_fnd_cntl/U_Clk_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.084ns (24.964%)  route 3.258ns (75.036%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.061     9.381    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y12         LUT2 (Prop_lut2_I0_O)        0.118     9.499 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.499    U_fnd_cntl/U_Clk_Divider/r_counter_0[23]
    SLICE_X61Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDCE (Setup_fdce_C_D)        0.075    15.169    U_fnd_cntl/U_Clk_Divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.090ns (25.442%)  route 3.194ns (74.558%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.997     9.317    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  U_fnd_cntl/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.441    U_fnd_cntl/U_Clk_Divider/r_counter_0[15]
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.031    15.127    U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.090ns (25.472%)  route 3.189ns (74.528%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.992     9.312    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.436 r  U_fnd_cntl/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.436    U_fnd_cntl/U_Clk_Divider/r_counter_0[14]
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.029    15.125    U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.118ns (25.926%)  route 3.194ns (74.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.997     9.317    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.152     9.469 r  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.469    U_fnd_cntl/U_Clk_Divider/r_counter_0[16]
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.075    15.171    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.116ns (25.922%)  route 3.189ns (74.078%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.992     9.312    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I0_O)        0.150     9.462 r  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.462    U_fnd_cntl/U_Clk_Divider/r_counter_0[17]
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.075    15.171    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.090ns (25.883%)  route 3.121ns (74.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.924     9.244    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.368    U_fnd_cntl/U_Clk_Divider/r_counter_0[19]
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.031    15.126    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.085ns (25.795%)  route 3.121ns (74.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.826     6.401    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299     6.700 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5/O
                         net (fo=1, routed)           0.797     7.497    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_5_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.196    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.320 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.924     9.244    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.119     9.363 r  U_fnd_cntl/U_Clk_Divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.363    U_fnd_cntl/U_Clk_Divider/r_counter_0[20]
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.515    14.856    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.075    15.170    U_fnd_cntl/U_Clk_Divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X61Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_fnd_cntl/U_Clk_Divider/r_counter_0[0]
    SLICE_X61Y6          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.991    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y6          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y6          FDCE (Hold_fdce_C_D)         0.091     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q
                         net (fo=3, routed)           0.180     1.798    U_fnd_cntl/U_Clk_Divider/CLK
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  U_fnd_cntl/U_Clk_Divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_fnd_cntl/U_Clk_Divider/r_clk_i_1_n_0
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.091     1.567    U_fnd_cntl/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_counter_10000/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_10000/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    U_counter_10000/clk_IBUF_BUFG
    SLICE_X62Y0          FDCE                                         r  U_counter_10000/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  U_counter_10000/r_counter_reg[0]/Q
                         net (fo=13, routed)          0.197     1.817    U_counter_10000/Q[0]
    SLICE_X62Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  U_counter_10000/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    U_counter_10000/r_counter[0]
    SLICE_X62Y0          FDCE                                         r  U_counter_10000/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    U_counter_10000/clk_IBUF_BUFG
    SLICE_X62Y0          FDCE                                         r  U_counter_10000/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X62Y0          FDCE (Hold_fdce_C_D)         0.091     1.570    U_counter_10000/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.277ns (57.388%)  route 0.206ns (42.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.100     1.704    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.098     1.802 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.106     1.908    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.051     1.959 r  U_fnd_cntl/U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_fnd_cntl/U_Clk_Divider/r_counter_0[4]
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.107     1.583    U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.271ns (56.851%)  route 0.206ns (43.149%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.100     1.704    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.098     1.802 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.106     1.908    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  U_fnd_cntl/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.953    U_fnd_cntl/U_Clk_Divider/r_counter_0[3]
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.092     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.274ns (50.390%)  route 0.270ns (49.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.100     1.704    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.098     1.802 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.170     1.972    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.048     2.020 r  U_fnd_cntl/U_Clk_Divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.020    U_fnd_cntl/U_Clk_Divider/r_counter_0[5]
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.107     1.583    U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.275ns (50.389%)  route 0.271ns (49.611%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.100     1.704    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.098     1.802 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.171     1.973    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.049     2.022 r  U_fnd_cntl/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.022    U_fnd_cntl/U_Clk_Divider/r_counter_0[2]
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.107     1.583    U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.271ns (50.022%)  route 0.271ns (49.978%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.128     1.604 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.100     1.704    U_fnd_cntl/U_Clk_Divider/r_counter[2]
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.098     1.802 r  U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.171     1.973    U_fnd_cntl/U_Clk_Divider/r_counter[23]_i_2_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  U_fnd_cntl/U_Clk_Divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    U_fnd_cntl/U_Clk_Divider/r_counter_0[1]
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y7          FDCE (Hold_fdce_C_D)         0.092     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.065     1.681    U_fnd_cntl/U_Clk_Divider/r_counter[19]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.791 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.952    U_fnd_cntl/U_Clk_Divider/data0[19]
    SLICE_X61Y11         LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.060    U_fnd_cntl/U_Clk_Divider/r_counter_0[19]
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDCE (Hold_fdce_C_D)         0.092     1.567    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.065     1.682    U_fnd_cntl/U_Clk_Divider/r_counter[11]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.792 r  U_fnd_cntl/U_Clk_Divider/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.953    U_fnd_cntl/U_Clk_Divider/data0[11]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.108     2.061 r  U_fnd_cntl/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_cntl/U_Clk_Divider/r_counter_0[11]
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.092     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y0    U_counter_10000/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    U_counter_10000/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    U_counter_10000/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    U_counter_10000/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y2    U_counter_10000/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y0    U_counter_10000/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y0    U_counter_10000/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y0    U_counter_10000/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y1    U_counter_10000/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_fnd_cntl/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y0    U_counter_10000/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    U_counter_10000/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    U_counter_10000/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    U_counter_10000/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    U_counter_10000/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y0    U_counter_10000/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y0    U_counter_10000/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y0    U_counter_10000/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y1    U_counter_10000/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y1    U_counter_10000/r_counter_reg[5]/C



