module Counter (
    input clk, //input clock
    input rst, //input reset
    output reg [5:0] count //output 6-bit count
);
    always @(posedge clk, negedge rst) begin //synchronous always block with two sensitivity list items
        if (~rst) begin //reset condition
            count <= 6'b0; //reset count to 0
        end else begin //non-reset condition
            count <= count + 1; //increment count by 1
        end
    end
endmodule