# RISC-V Reference SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

## <ins>**SoC Tapeout Program VSD**</ins>  

This repository contains weekly tasks that track my progress **week by week**.  
This program teaches us how to use **Open-Source Tools** to design a System-on-Chip (SoC) from basic RTL to GDS.

--- 

## üìÖ Weekwise Tasks

| Task | Day | Description | Status |
|------|-----|-------------|--------|
| [**Week 0**](Week0/README.md) | - | üõ†Ô∏è [Tools Installation](Week0/README.md) ‚Äî Installed **Yosys**, **Iverilog**, and **gtkWave** | ‚úÖ Done |
| **Week1** | [Day1](Week1/Day1/README.md) | üìö [Introduction](Week1/Day1/README.md) - **Verilog RTL Design** and **Synthesis** | ‚úÖ Done |
|           | [Day2](Week1/Day2/README.md) | üèõÔ∏è [Libraries and Approach](Week1/Day2/README.md) - **Timing Libraries** and **Synthesis Approaches** | ‚úÖ Done |
|           | [Day3](Week1/Day3/README.md) | üîß [Optimization](Week1/Day3/README.md) - **Combinational** and **Sequential Optimization** | ‚úÖ Done |
|           | [Day4](Week1/Day4/README.md) | üî¨ [Simulation](Week1/Day4/README.md) - **Gate-Level Simulation (GLS)** and **Synthesis Simulation Mismatches**| ‚úÖ Done |
|           | [Day5](Week1/Day5/README.md) | ‚öôÔ∏è [Optimization in Synthesis](Week1/Day5/README.md) - **If, Case Construct**, **For Loop** and **For Generate** | ‚úÖ Done |

---

## üôè **Acknowledgment**

<div align="center">

### üèÜ **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for giving me the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.
