{C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MuxMem

Top level modules:
	MuxMem

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegDst

Top level modules:
	RegDst

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/Control.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/Control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Instr_Reg.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Instr_Reg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/PCSource.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/PCSource.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PCSource

Top level modules:
	PCSource

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/ula32.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/ula32.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Banco_reg.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Banco_reg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/RegDesloc.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/RegDesloc.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MemtoReg

Top level modules:
	MemtoReg

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Memoria.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Memoria.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALUSrcA

Top level modules:
	ALUSrcA

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Registrador.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/given_components/Registrador.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALUSrcB

Top level modules:
	ALUSrcB

} {} {}} {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/Iord.v} {1 {vlog -work work -stats=none {C:/Users/Yves/Desktop/projetoCPU/project components/made_components/Iord.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Iord

Top level modules:
	Iord

} {} {}}
