#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5d8d80757a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5d8d807bacf0 .scope module, "test_exception_at_d4" "test_exception_at_d4" 3 3;
 .timescale -9 -12;
v0x5d8d80813f60_0 .var "clk", 0 0;
v0x5d8d80814020_0 .var/i "cycle_count", 31 0;
v0x5d8d80814100_0 .net "instr_out", 31 0, L_0x5d8d807df800;  1 drivers
v0x5d8d808141d0_0 .net "pc_out", 31 0, L_0x5d8d8075b840;  1 drivers
v0x5d8d808142a0_0 .var "reset_n", 0 0;
S_0x5d8d807bb070 .scope module, "dut" "rv32i_core_pipelined" 3 15, 4 7 0, S_0x5d8d807bacf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "pc_out";
    .port_info 3 /OUTPUT 32 "instr_out";
P_0x5d8d807e5440 .param/l "DMEM_SIZE" 0 4 10, +C4<00000000000000000100000000000000>;
P_0x5d8d807e5480 .param/l "IMEM_SIZE" 0 4 9, +C4<00000000000000000001000000000000>;
P_0x5d8d807e54c0 .param/str "MEM_FILE" 0 4 11, "tests/riscv-compliance/rv32ui-p-add.hex";
P_0x5d8d807e5500 .param/l "RESET_VECTOR" 0 4 8, C4<00000000000000000000000000000000>;
L_0x5d8d8075b840 .functor BUFZ 32, v0x5d8d80805ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8d807df800 .functor BUFZ 32, L_0x5d8d80826130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8d80763030 .functor BUFZ 1, v0x5d8d807f7bc0_0, C4<0>, C4<0>, C4<0>;
L_0x5d8d80798bb0 .functor AND 1, v0x5d8d807fa6e0_0, v0x5d8d807fb470_0, C4<1>, C4<1>;
L_0x5d8d807d1600 .functor OR 1, L_0x5d8d80763030, L_0x5d8d80798bb0, C4<0>, C4<0>;
L_0x5d8d807e60a0 .functor OR 1, L_0x5d8d807d1600, v0x5d8d806d0640_0, C4<0>, C4<0>;
L_0x5d8d80824e90 .functor OR 1, L_0x5d8d80763030, L_0x5d8d80798bb0, C4<0>, C4<0>;
L_0x5d8d80824f90 .functor OR 1, L_0x5d8d80824e90, L_0x5d8d8082f4f0, C4<0>, C4<0>;
L_0x5d8d80825050 .functor OR 1, L_0x5d8d80824f90, v0x5d8d806d0640_0, C4<0>, C4<0>;
L_0x5d8d8082b100 .functor BUFZ 1, L_0x5d8d80829d90, C4<0>, C4<0>, C4<0>;
L_0x5d8d8082b220 .functor BUFZ 1, L_0x5d8d8082a620, C4<0>, C4<0>, C4<0>;
L_0x5d8d8082b290 .functor BUFZ 1, L_0x5d8d8082aff0, C4<0>, C4<0>, C4<0>;
L_0x5d8d8082c410 .functor AND 1, v0x5d8d80804f30_0, L_0x5d8d8082c870, C4<1>, C4<1>;
L_0x5d8d8082cba0 .functor AND 1, L_0x5d8d8082c410, L_0x5d8d8082cb00, C4<1>, C4<1>;
L_0x5d8d8082b300 .functor AND 1, v0x5d8d80804f30_0, L_0x5d8d8082d0d0, C4<1>, C4<1>;
L_0x5d8d8082d260 .functor AND 1, L_0x5d8d8082b300, L_0x5d8d8082d1c0, C4<1>, C4<1>;
L_0x5d8d8082d630 .functor AND 1, L_0x5d8d8082e710, L_0x5d8d8082e7b0, C4<1>, C4<1>;
L_0x5d8d8082eb10 .functor AND 1, v0x5d8d807e7480_0, L_0x5d8d8082ea20, C4<1>, C4<1>;
L_0x5d8d8082f600 .functor OR 1, L_0x5d8d8082ff00, L_0x5d8d80830030, C4<0>, C4<0>;
L_0x772220356f90 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5d8d80831c30 .functor AND 32, L_0x5d8d80831f60, L_0x772220356f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5d8d80835390 .functor AND 1, v0x5d8d807feb80_0, v0x5d8d80801010_0, C4<1>, C4<1>;
L_0x5d8d80835450 .functor AND 1, v0x5d8d807ffa30_0, v0x5d8d80801010_0, C4<1>, C4<1>;
L_0x5d8d80836fa0 .functor AND 1, L_0x5d8d80834f40, v0x5d8d807feb80_0, C4<1>, C4<1>;
L_0x5d8d80837010 .functor OR 1, v0x5d8d807ff260_0, L_0x5d8d80836fa0, C4<0>, C4<0>;
L_0x5d8d808371a0 .functor AND 1, L_0x5d8d80837010, v0x5d8d80801010_0, C4<1>, C4<1>;
L_0x5d8d80837350 .functor AND 1, v0x5d8d807fa860_0, v0x5d8d807fb470_0, C4<1>, C4<1>;
L_0x5d8d808374f0 .functor AND 1, v0x5d8d807fab70_0, v0x5d8d807fb470_0, C4<1>, C4<1>;
L_0x5d8d80837840 .functor AND 1, v0x5d8d807fab70_0, L_0x5d8d80837600, C4<1>, C4<1>;
L_0x5d8d80837a90 .functor AND 1, v0x5d8d807fb210_0, L_0x5d8d808379f0, C4<1>, C4<1>;
L_0x5d8d80838920 .functor AND 1, v0x5d8d807fb470_0, L_0x5d8d80839090, C4<1>, C4<1>;
v0x5d8d80808250_0 .net *"_ivl_101", 0 0, L_0x5d8d8082e710;  1 drivers
L_0x772220356b58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808350_0 .net/2u *"_ivl_102", 4 0, L_0x772220356b58;  1 drivers
v0x5d8d80808430_0 .net *"_ivl_104", 0 0, L_0x5d8d8082e7b0;  1 drivers
v0x5d8d808084d0_0 .net *"_ivl_109", 0 0, L_0x5d8d8082ea20;  1 drivers
L_0x772220356c30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808590_0 .net/2u *"_ivl_112", 31 0, L_0x772220356c30;  1 drivers
L_0x772220356c78 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808670_0 .net/2u *"_ivl_116", 6 0, L_0x772220356c78;  1 drivers
v0x5d8d80808750_0 .net *"_ivl_118", 0 0, L_0x5d8d8082f7f0;  1 drivers
v0x5d8d80808810_0 .net *"_ivl_12", 31 0, L_0x5d8d80824750;  1 drivers
L_0x772220356cc0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5d8d808088f0_0 .net/2u *"_ivl_120", 6 0, L_0x772220356cc0;  1 drivers
v0x5d8d808089d0_0 .net *"_ivl_122", 0 0, L_0x5d8d8082f930;  1 drivers
L_0x772220356d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808a90_0 .net/2u *"_ivl_124", 31 0, L_0x772220356d08;  1 drivers
v0x5d8d80808b70_0 .net *"_ivl_126", 31 0, L_0x5d8d8082fb20;  1 drivers
L_0x772220356d50 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808c50_0 .net/2u *"_ivl_130", 6 0, L_0x772220356d50;  1 drivers
v0x5d8d80808d30_0 .net *"_ivl_132", 0 0, L_0x5d8d8082ff00;  1 drivers
L_0x772220356d98 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5d8d80808df0_0 .net/2u *"_ivl_134", 6 0, L_0x772220356d98;  1 drivers
v0x5d8d80808ed0_0 .net *"_ivl_136", 0 0, L_0x5d8d80830030;  1 drivers
v0x5d8d80808f90_0 .net *"_ivl_14", 31 0, L_0x5d8d80824850;  1 drivers
L_0x772220356de0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5d8d80809070_0 .net/2u *"_ivl_140", 1 0, L_0x772220356de0;  1 drivers
v0x5d8d80809150_0 .net *"_ivl_142", 0 0, L_0x5d8d808302e0;  1 drivers
L_0x772220356e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5d8d80809210_0 .net/2u *"_ivl_144", 1 0, L_0x772220356e28;  1 drivers
v0x5d8d808092f0_0 .net *"_ivl_146", 0 0, L_0x5d8d80830420;  1 drivers
v0x5d8d808093b0_0 .net *"_ivl_148", 31 0, L_0x5d8d80830120;  1 drivers
v0x5d8d80809490_0 .net *"_ivl_150", 31 0, L_0x5d8d80830690;  1 drivers
L_0x772220356e70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5d8d80809570_0 .net/2u *"_ivl_154", 1 0, L_0x772220356e70;  1 drivers
v0x5d8d80809650_0 .net *"_ivl_156", 0 0, L_0x5d8d80830a50;  1 drivers
L_0x772220356eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5d8d80809710_0 .net/2u *"_ivl_158", 1 0, L_0x772220356eb8;  1 drivers
v0x5d8d808097f0_0 .net *"_ivl_16", 31 0, L_0x5d8d80824a10;  1 drivers
v0x5d8d808098d0_0 .net *"_ivl_160", 0 0, L_0x5d8d80830ce0;  1 drivers
v0x5d8d80809990_0 .net *"_ivl_162", 31 0, L_0x5d8d80830dd0;  1 drivers
L_0x772220356f48 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5d8d80809a70_0 .net/2u *"_ivl_170", 6 0, L_0x772220356f48;  1 drivers
v0x5d8d80809b50_0 .net *"_ivl_172", 0 0, L_0x5d8d80831cf0;  1 drivers
v0x5d8d80809c10_0 .net *"_ivl_174", 31 0, L_0x5d8d80831f60;  1 drivers
v0x5d8d80809cf0_0 .net/2u *"_ivl_176", 31 0, L_0x772220356f90;  1 drivers
v0x5d8d80809fe0_0 .net *"_ivl_178", 31 0, L_0x5d8d80831c30;  1 drivers
v0x5d8d8080a0c0_0 .net *"_ivl_180", 31 0, L_0x5d8d8082ec70;  1 drivers
v0x5d8d8080a1a0_0 .net *"_ivl_191", 0 0, L_0x5d8d80836fa0;  1 drivers
v0x5d8d8080a260_0 .net *"_ivl_192", 0 0, L_0x5d8d80837010;  1 drivers
v0x5d8d8080a340_0 .net *"_ivl_20", 0 0, L_0x5d8d807d1600;  1 drivers
v0x5d8d8080a420_0 .net *"_ivl_205", 0 0, L_0x5d8d80837600;  1 drivers
v0x5d8d8080a4e0_0 .net *"_ivl_209", 0 0, L_0x5d8d808379f0;  1 drivers
v0x5d8d8080a5a0_0 .net *"_ivl_213", 0 0, L_0x5d8d80839090;  1 drivers
L_0x772220357d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080a660_0 .net/2u *"_ivl_216", 1 0, L_0x772220357d58;  1 drivers
v0x5d8d8080a740_0 .net *"_ivl_218", 0 0, L_0x5d8d80839870;  1 drivers
L_0x772220357da0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080a800_0 .net/2u *"_ivl_220", 1 0, L_0x772220357da0;  1 drivers
v0x5d8d8080a8e0_0 .net *"_ivl_222", 0 0, L_0x5d8d808399b0;  1 drivers
L_0x772220357de8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080a9a0_0 .net/2u *"_ivl_224", 1 0, L_0x772220357de8;  1 drivers
v0x5d8d8080aa80_0 .net *"_ivl_226", 0 0, L_0x5d8d80839c60;  1 drivers
L_0x772220357e30 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080ab40_0 .net/2u *"_ivl_228", 1 0, L_0x772220357e30;  1 drivers
v0x5d8d8080ac20_0 .net *"_ivl_230", 0 0, L_0x5d8d80839d00;  1 drivers
L_0x772220357e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080ace0_0 .net/2u *"_ivl_232", 31 0, L_0x772220357e78;  1 drivers
v0x5d8d8080adc0_0 .net *"_ivl_234", 31 0, L_0x5d8d80839fc0;  1 drivers
v0x5d8d8080aea0_0 .net *"_ivl_236", 31 0, L_0x5d8d8083a150;  1 drivers
v0x5d8d8080af80_0 .net *"_ivl_238", 31 0, L_0x5d8d8083a4c0;  1 drivers
v0x5d8d8080b060_0 .net *"_ivl_24", 0 0, L_0x5d8d80824e90;  1 drivers
v0x5d8d8080b140_0 .net *"_ivl_26", 0 0, L_0x5d8d80824f90;  1 drivers
L_0x7722203568d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080b220_0 .net/2u *"_ivl_36", 4 0, L_0x7722203568d0;  1 drivers
v0x5d8d8080b300_0 .net *"_ivl_38", 0 0, L_0x5d8d8082c870;  1 drivers
L_0x772220356018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080b3c0_0 .net/2u *"_ivl_4", 31 0, L_0x772220356018;  1 drivers
v0x5d8d8080b4a0_0 .net *"_ivl_41", 0 0, L_0x5d8d8082c410;  1 drivers
v0x5d8d8080b560_0 .net *"_ivl_42", 0 0, L_0x5d8d8082cb00;  1 drivers
v0x5d8d8080b620_0 .net *"_ivl_45", 0 0, L_0x5d8d8082cba0;  1 drivers
L_0x772220356918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080b6e0_0 .net/2u *"_ivl_48", 4 0, L_0x772220356918;  1 drivers
v0x5d8d8080b7c0_0 .net *"_ivl_50", 0 0, L_0x5d8d8082d0d0;  1 drivers
v0x5d8d8080b880_0 .net *"_ivl_53", 0 0, L_0x5d8d8082b300;  1 drivers
v0x5d8d8080b940_0 .net *"_ivl_54", 0 0, L_0x5d8d8082d1c0;  1 drivers
v0x5d8d8080be10_0 .net *"_ivl_57", 0 0, L_0x5d8d8082d260;  1 drivers
L_0x772220356960 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080bed0_0 .net/2u *"_ivl_60", 2 0, L_0x772220356960;  1 drivers
v0x5d8d8080bfb0_0 .net *"_ivl_62", 0 0, L_0x5d8d8082d4f0;  1 drivers
L_0x7722203569a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080c070_0 .net/2u *"_ivl_64", 2 0, L_0x7722203569a8;  1 drivers
v0x5d8d8080c150_0 .net *"_ivl_66", 0 0, L_0x5d8d8082d6a0;  1 drivers
L_0x7722203569f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080c210_0 .net/2u *"_ivl_68", 2 0, L_0x7722203569f0;  1 drivers
v0x5d8d8080c2f0_0 .net *"_ivl_70", 0 0, L_0x5d8d8082d790;  1 drivers
L_0x772220356a38 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080c3b0_0 .net/2u *"_ivl_72", 2 0, L_0x772220356a38;  1 drivers
v0x5d8d8080c490_0 .net *"_ivl_74", 0 0, L_0x5d8d8082d8b0;  1 drivers
L_0x772220356a80 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080c550_0 .net/2u *"_ivl_76", 2 0, L_0x772220356a80;  1 drivers
v0x5d8d8080c630_0 .net *"_ivl_78", 0 0, L_0x5d8d8082d9a0;  1 drivers
L_0x772220356ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080c6f0_0 .net/2u *"_ivl_80", 31 0, L_0x772220356ac8;  1 drivers
v0x5d8d8080c7d0_0 .net *"_ivl_82", 31 0, L_0x5d8d8082db20;  1 drivers
v0x5d8d8080c8b0_0 .net *"_ivl_84", 31 0, L_0x5d8d8082dc60;  1 drivers
v0x5d8d8080c990_0 .net *"_ivl_86", 31 0, L_0x5d8d8082de40;  1 drivers
v0x5d8d8080ca70_0 .net *"_ivl_88", 31 0, L_0x5d8d8082df80;  1 drivers
L_0x772220356b10 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d8080cb50_0 .net/2u *"_ivl_94", 26 0, L_0x772220356b10;  1 drivers
v0x5d8d8080cc30_0 .net *"_ivl_96", 31 0, L_0x5d8d8082e410;  1 drivers
v0x5d8d8080cd10_0 .net "clk", 0 0, v0x5d8d80813f60_0;  1 drivers
v0x5d8d8080cdb0_0 .net "disable_forward_a", 0 0, L_0x5d8d8082f600;  1 drivers
v0x5d8d8080ce70_0 .net "ex_alu_lt", 0 0, L_0x5d8d80831830;  1 drivers
v0x5d8d8080cf10_0 .net "ex_alu_ltu", 0 0, L_0x5d8d808319c0;  1 drivers
v0x5d8d8080cfb0_0 .net "ex_alu_operand_a", 31 0, L_0x5d8d8082fcb0;  1 drivers
v0x5d8d8080d050_0 .net "ex_alu_operand_a_forwarded", 31 0, L_0x5d8d80830910;  1 drivers
v0x5d8d8080d110_0 .net "ex_alu_operand_b", 31 0, L_0x5d8d808311b0;  1 drivers
v0x5d8d8080d1d0_0 .net "ex_alu_result", 31 0, v0x5d8d806512e0_0;  1 drivers
v0x5d8d8080d2c0_0 .net "ex_alu_zero", 0 0, L_0x5d8d80831790;  1 drivers
v0x5d8d8080d360_0 .net "ex_branch_target", 31 0, L_0x5d8d80831b90;  1 drivers
v0x5d8d8080d420_0 .net "ex_csr_rdata", 31 0, v0x5d8d807ec530_0;  1 drivers
v0x5d8d8080d530_0 .net "ex_illegal_csr", 0 0, L_0x5d8d80834f40;  1 drivers
v0x5d8d8080d5d0_0 .net "ex_jump_target", 31 0, L_0x5d8d80832390;  1 drivers
v0x5d8d8080d690_0 .net "ex_pc_plus_4", 31 0, L_0x5d8d8082f560;  1 drivers
v0x5d8d8080d750_0 .net "ex_rs2_data_forwarded", 31 0, L_0x5d8d80831070;  1 drivers
v0x5d8d8080d840_0 .net "ex_take_branch", 0 0, v0x5d8d806d0640_0;  1 drivers
v0x5d8d8080d8e0_0 .net "exception", 0 0, v0x5d8d807f7bc0_0;  1 drivers
v0x5d8d8080d9d0_0 .net "exception_code", 4 0, v0x5d8d807f7c60_0;  1 drivers
v0x5d8d8080dac0_0 .net "exception_pc", 31 0, v0x5d8d807f7d30_0;  1 drivers
v0x5d8d8080dbd0_0 .net "exception_val", 31 0, v0x5d8d807f7e00_0;  1 drivers
v0x5d8d8080dce0_0 .net "exmem_alu_result", 31 0, v0x5d8d807f9c80_0;  1 drivers
v0x5d8d8080dda0_0 .net "exmem_csr_addr", 11 0, v0x5d8d807f9f00_0;  1 drivers
v0x5d8d8080de60_0 .net "exmem_csr_rdata", 31 0, v0x5d8d807fa0d0_0;  1 drivers
v0x5d8d8080df00_0 .net "exmem_csr_we", 0 0, v0x5d8d807fa250_0;  1 drivers
v0x5d8d8080dfa0_0 .net "exmem_funct3", 2 0, v0x5d8d807fa3d0_0;  1 drivers
v0x5d8d8080e040_0 .net "exmem_instruction", 31 0, v0x5d8d807fa5a0_0;  1 drivers
v0x5d8d8080e150_0 .net "exmem_is_mret", 0 0, v0x5d8d807fa6e0_0;  1 drivers
v0x5d8d8080e1f0_0 .net "exmem_mem_read", 0 0, v0x5d8d807fa860_0;  1 drivers
v0x5d8d8080e2e0_0 .net "exmem_mem_write", 0 0, v0x5d8d807fab70_0;  1 drivers
v0x5d8d8080e380_0 .net "exmem_mem_write_data", 31 0, v0x5d8d807faa00_0;  1 drivers
v0x5d8d8080e470_0 .net "exmem_pc", 31 0, v0x5d8d807fad20_0;  1 drivers
v0x5d8d8080e560_0 .net "exmem_pc_plus_4", 31 0, v0x5d8d807faeb0_0;  1 drivers
v0x5d8d8080e670_0 .net "exmem_rd_addr", 4 0, v0x5d8d807fb070_0;  1 drivers
v0x5d8d8080e730_0 .net "exmem_reg_write", 0 0, v0x5d8d807fb210_0;  1 drivers
v0x5d8d8080e820_0 .net "exmem_valid", 0 0, v0x5d8d807fb470_0;  1 drivers
v0x5d8d8080e910_0 .net "exmem_wb_sel", 1 0, v0x5d8d807fb7f0_0;  1 drivers
v0x5d8d8080ea20_0 .net "flush_idex", 0 0, L_0x5d8d80825050;  1 drivers
v0x5d8d8080eac0_0 .net "flush_idex_hazard", 0 0, L_0x5d8d8082f4f0;  1 drivers
v0x5d8d8080eb60_0 .net "flush_ifid", 0 0, L_0x5d8d807e60a0;  1 drivers
v0x5d8d8080ec00_0 .net "forward_a", 1 0, v0x5d8d807fc1b0_0;  1 drivers
v0x5d8d8080eca0_0 .net "forward_b", 1 0, v0x5d8d807fc280_0;  1 drivers
v0x5d8d8080ed40_0 .net "id_alu_control", 3 0, v0x5d8d806419f0_0;  1 drivers
v0x5d8d8080ee30_0 .net "id_alu_src", 0 0, v0x5d8d807e7240_0;  1 drivers
v0x5d8d8080ef20_0 .net "id_branch", 0 0, v0x5d8d807e7320_0;  1 drivers
v0x5d8d8080f010_0 .net "id_csr_addr", 11 0, L_0x5d8d8082e260;  1 drivers
v0x5d8d8080f0b0_0 .net "id_csr_src", 0 0, v0x5d8d807e73c0_0;  1 drivers
v0x5d8d8080f9b0_0 .net "id_csr_wdata", 31 0, L_0x5d8d8082e500;  1 drivers
v0x5d8d8080fa50_0 .net "id_csr_we", 0 0, v0x5d8d807e7480_0;  1 drivers
v0x5d8d8080faf0_0 .net "id_csr_we_actual", 0 0, L_0x5d8d8082eb10;  1 drivers
v0x5d8d8080fb90_0 .net "id_csr_write_suppress", 0 0, L_0x5d8d8082d630;  1 drivers
v0x5d8d8080fc30_0 .net "id_funct3", 2 0, L_0x5d8d808265b0;  1 drivers
v0x5d8d8080fcd0_0 .net "id_funct7", 6 0, L_0x5d8d80826930;  1 drivers
v0x5d8d8080fd70_0 .net "id_illegal_inst", 0 0, v0x5d8d807e7750_0;  1 drivers
v0x5d8d8080fe60_0 .net "id_imm_b", 31 0, L_0x5d8d808280c0;  1 drivers
v0x5d8d8080ff00_0 .net "id_imm_i", 31 0, L_0x5d8d80826e90;  1 drivers
v0x5d8d8080ffa0_0 .net "id_imm_j", 31 0, L_0x5d8d80828de0;  1 drivers
v0x5d8d80810040_0 .net "id_imm_s", 31 0, L_0x5d8d80827560;  1 drivers
v0x5d8d808100e0_0 .net "id_imm_sel", 2 0, v0x5d8d807e7810_0;  1 drivers
v0x5d8d80810180_0 .net "id_imm_u", 31 0, L_0x5d8d808284a0;  1 drivers
v0x5d8d80810250_0 .net "id_immediate", 31 0, L_0x5d8d8082dd00;  1 drivers
v0x5d8d80810320_0 .net "id_is_csr_dec", 0 0, L_0x5d8d80825760;  1 drivers
v0x5d8d80810410_0 .net "id_is_ebreak", 0 0, L_0x5d8d8082b220;  1 drivers
v0x5d8d808104b0_0 .net "id_is_ebreak_dec", 0 0, L_0x5d8d8082a620;  1 drivers
v0x5d8d808105a0_0 .net "id_is_ecall", 0 0, L_0x5d8d8082b100;  1 drivers
v0x5d8d80810640_0 .net "id_is_ecall_dec", 0 0, L_0x5d8d80829d90;  1 drivers
v0x5d8d80810730_0 .net "id_is_mret", 0 0, L_0x5d8d8082b290;  1 drivers
v0x5d8d808107d0_0 .net "id_is_mret_dec", 0 0, L_0x5d8d8082aff0;  1 drivers
v0x5d8d808108c0_0 .net "id_jump", 0 0, v0x5d8d807e7bf0_0;  1 drivers
v0x5d8d808109b0_0 .net "id_mem_read", 0 0, v0x5d8d807e7cb0_0;  1 drivers
v0x5d8d80810aa0_0 .net "id_mem_write", 0 0, v0x5d8d807e7d70_0;  1 drivers
v0x5d8d80810b90_0 .net "id_opcode", 6 0, L_0x5d8d80826350;  1 drivers
v0x5d8d80810c30_0 .net "id_rd", 4 0, L_0x5d8d80826510;  1 drivers
v0x5d8d80810d20_0 .net "id_reg_write", 0 0, v0x5d8d807e7f10_0;  1 drivers
v0x5d8d80810e10_0 .net "id_rs1", 4 0, L_0x5d8d808266e0;  1 drivers
v0x5d8d80810eb0_0 .net "id_rs1_data", 31 0, L_0x5d8d8082cd30;  1 drivers
v0x5d8d80810f50_0 .net "id_rs1_data_raw", 31 0, L_0x5d8d8082bb40;  1 drivers
v0x5d8d80810ff0_0 .net "id_rs2", 4 0, L_0x5d8d80826780;  1 drivers
v0x5d8d80811120_0 .net "id_rs2_data", 31 0, L_0x5d8d8082d3b0;  1 drivers
v0x5d8d808111e0_0 .net "id_rs2_data_raw", 31 0, L_0x5d8d8082c610;  1 drivers
v0x5d8d80811280_0 .net "id_wb_sel", 1 0, v0x5d8d807e7fd0_0;  1 drivers
v0x5d8d80811320_0 .net "idex_alu_control", 3 0, v0x5d8d807fe1e0_0;  1 drivers
v0x5d8d808113e0_0 .net "idex_alu_src", 0 0, v0x5d8d807fe3b0_0;  1 drivers
v0x5d8d80811480_0 .net "idex_branch", 0 0, v0x5d8d807fe540_0;  1 drivers
v0x5d8d80811570_0 .net "idex_csr_addr", 11 0, v0x5d8d807fe750_0;  1 drivers
v0x5d8d80811610_0 .net "idex_csr_src", 0 0, v0x5d8d807fe890_0;  1 drivers
v0x5d8d808116b0_0 .net "idex_csr_wdata", 31 0, v0x5d8d807fe9f0_0;  1 drivers
v0x5d8d808117a0_0 .net "idex_csr_we", 0 0, v0x5d8d807feb80_0;  1 drivers
v0x5d8d80811890_0 .net "idex_funct3", 2 0, v0x5d8d807fef10_0;  1 drivers
v0x5d8d808119e0_0 .net "idex_funct7", 6 0, v0x5d8d807ff0e0_0;  1 drivers
v0x5d8d80811aa0_0 .net "idex_illegal_inst", 0 0, v0x5d8d807ff260_0;  1 drivers
v0x5d8d80811b40_0 .net "idex_imm", 31 0, v0x5d8d807ff3e0_0;  1 drivers
v0x5d8d80811be0_0 .net "idex_instruction", 31 0, v0x5d8d807ff580_0;  1 drivers
v0x5d8d80811c80_0 .net "idex_is_ebreak", 0 0, v0x5d8d807ff730_0;  1 drivers
v0x5d8d80811d20_0 .net "idex_is_ecall", 0 0, v0x5d8d807ff8b0_0;  1 drivers
v0x5d8d80811dc0_0 .net "idex_is_mret", 0 0, v0x5d8d807ffa30_0;  1 drivers
v0x5d8d80811e60_0 .net "idex_jump", 0 0, v0x5d8d807ffdb0_0;  1 drivers
v0x5d8d80811f50_0 .net "idex_mem_read", 0 0, v0x5d8d807fff50_0;  1 drivers
v0x5d8d80811ff0_0 .net "idex_mem_write", 0 0, v0x5d8d808000e0_0;  1 drivers
v0x5d8d808120e0_0 .net "idex_opcode", 6 0, v0x5d8d808002a0_0;  1 drivers
v0x5d8d80812180_0 .net "idex_pc", 31 0, v0x5d8d808003e0_0;  1 drivers
v0x5d8d80812220_0 .net "idex_rd_addr", 4 0, v0x5d8d80800590_0;  1 drivers
v0x5d8d808122c0_0 .net "idex_reg_write", 0 0, v0x5d8d80800720_0;  1 drivers
v0x5d8d808123b0_0 .net "idex_rs1_addr", 4 0, v0x5d8d808009a0_0;  1 drivers
v0x5d8d808124a0_0 .net "idex_rs1_data", 31 0, v0x5d8d80800b00_0;  1 drivers
v0x5d8d80812560_0 .net "idex_rs2_addr", 4 0, v0x5d8d80800cf0_0;  1 drivers
v0x5d8d80812650_0 .net "idex_rs2_data", 31 0, v0x5d8d80800e70_0;  1 drivers
v0x5d8d80812710_0 .net "idex_valid", 0 0, v0x5d8d80801010_0;  1 drivers
v0x5d8d808127b0_0 .net "idex_wb_sel", 1 0, v0x5d8d808011c0_0;  1 drivers
v0x5d8d808128a0_0 .net "if_instruction", 31 0, L_0x5d8d80826130;  1 drivers
v0x5d8d808129b0_0 .net "ifid_instruction", 31 0, v0x5d8d80801f10_0;  1 drivers
v0x5d8d80812a70_0 .net "ifid_pc", 31 0, v0x5d8d808020e0_0;  1 drivers
v0x5d8d80812b80_0 .net "ifid_valid", 0 0, v0x5d8d808022f0_0;  1 drivers
v0x5d8d80812c70_0 .net "instr_out", 31 0, L_0x5d8d807df800;  alias, 1 drivers
v0x5d8d80812d50_0 .net "mem_read_data", 31 0, v0x5d8d807f5030_0;  1 drivers
v0x5d8d80812e60_0 .net "mem_write_gated", 0 0, L_0x5d8d80837840;  1 drivers
v0x5d8d80812f00_0 .net "memwb_alu_result", 31 0, v0x5d8d80804680_0;  1 drivers
v0x5d8d80812fa0_0 .net "memwb_csr_rdata", 31 0, v0x5d8d808048d0_0;  1 drivers
v0x5d8d80813040_0 .net "memwb_mem_read_data", 31 0, v0x5d8d80804aa0_0;  1 drivers
v0x5d8d808130e0_0 .net "memwb_pc_plus_4", 31 0, v0x5d8d80804c50_0;  1 drivers
v0x5d8d80813180_0 .net "memwb_rd_addr", 4 0, v0x5d8d80804dd0_0;  1 drivers
v0x5d8d80813220_0 .net "memwb_reg_write", 0 0, v0x5d8d80804f30_0;  1 drivers
v0x5d8d808132c0_0 .net "memwb_valid", 0 0, v0x5d8d808051d0_0;  1 drivers
v0x5d8d80813360_0 .net "memwb_wb_sel", 1 0, v0x5d8d80805490_0;  1 drivers
v0x5d8d80813400_0 .net "mepc", 31 0, v0x5d8d807ed160_0;  1 drivers
v0x5d8d808134a0_0 .net "mret_flush", 0 0, L_0x5d8d80798bb0;  1 drivers
v0x5d8d80813540_0 .net "mstatus_mie", 0 0, L_0x5d8d80835280;  1 drivers
v0x5d8d80813610_0 .net "pc_current", 31 0, v0x5d8d80805ae0_0;  1 drivers
v0x5d8d80813740_0 .net "pc_next", 31 0, L_0x5d8d80824bd0;  1 drivers
v0x5d8d80813830_0 .net "pc_out", 31 0, L_0x5d8d8075b840;  alias, 1 drivers
v0x5d8d808138f0_0 .net "pc_plus_4", 31 0, L_0x5d8d80824590;  1 drivers
v0x5d8d808139d0_0 .net "reg_write_gated", 0 0, L_0x5d8d80837a90;  1 drivers
v0x5d8d80813aa0_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  1 drivers
v0x5d8d80813b40_0 .net "stall_ifid", 0 0, L_0x5d8d8082f440;  1 drivers
v0x5d8d80813be0_0 .net "stall_pc", 0 0, L_0x5d8d8082f380;  1 drivers
v0x5d8d80813cd0_0 .net "trap_flush", 0 0, L_0x5d8d80763030;  1 drivers
v0x5d8d80813d70_0 .net "trap_vector", 31 0, v0x5d8d807edd20_0;  1 drivers
v0x5d8d80813e30_0 .net "wb_data", 31 0, L_0x5d8d8083a650;  1 drivers
L_0x5d8d80824590 .arith/sum 32, v0x5d8d80805ae0_0, L_0x772220356018;
L_0x5d8d80824750 .functor MUXZ 32, L_0x5d8d80831b90, L_0x5d8d80832390, v0x5d8d807ffdb0_0, C4<>;
L_0x5d8d80824850 .functor MUXZ 32, L_0x5d8d80824590, L_0x5d8d80824750, v0x5d8d806d0640_0, C4<>;
L_0x5d8d80824a10 .functor MUXZ 32, L_0x5d8d80824850, v0x5d8d807ed160_0, L_0x5d8d80798bb0, C4<>;
L_0x5d8d80824bd0 .functor MUXZ 32, L_0x5d8d80824a10, v0x5d8d807edd20_0, L_0x5d8d80763030, C4<>;
L_0x5d8d8082c870 .cmp/ne 5, v0x5d8d80804dd0_0, L_0x7722203568d0;
L_0x5d8d8082cb00 .cmp/eq 5, v0x5d8d80804dd0_0, L_0x5d8d808266e0;
L_0x5d8d8082cd30 .functor MUXZ 32, L_0x5d8d8082bb40, L_0x5d8d8083a650, L_0x5d8d8082cba0, C4<>;
L_0x5d8d8082d0d0 .cmp/ne 5, v0x5d8d80804dd0_0, L_0x772220356918;
L_0x5d8d8082d1c0 .cmp/eq 5, v0x5d8d80804dd0_0, L_0x5d8d80826780;
L_0x5d8d8082d3b0 .functor MUXZ 32, L_0x5d8d8082c610, L_0x5d8d8083a650, L_0x5d8d8082d260, C4<>;
L_0x5d8d8082d4f0 .cmp/eq 3, v0x5d8d807e7810_0, L_0x772220356960;
L_0x5d8d8082d6a0 .cmp/eq 3, v0x5d8d807e7810_0, L_0x7722203569a8;
L_0x5d8d8082d790 .cmp/eq 3, v0x5d8d807e7810_0, L_0x7722203569f0;
L_0x5d8d8082d8b0 .cmp/eq 3, v0x5d8d807e7810_0, L_0x772220356a38;
L_0x5d8d8082d9a0 .cmp/eq 3, v0x5d8d807e7810_0, L_0x772220356a80;
L_0x5d8d8082db20 .functor MUXZ 32, L_0x772220356ac8, L_0x5d8d80828de0, L_0x5d8d8082d9a0, C4<>;
L_0x5d8d8082dc60 .functor MUXZ 32, L_0x5d8d8082db20, L_0x5d8d808284a0, L_0x5d8d8082d8b0, C4<>;
L_0x5d8d8082de40 .functor MUXZ 32, L_0x5d8d8082dc60, L_0x5d8d808280c0, L_0x5d8d8082d790, C4<>;
L_0x5d8d8082df80 .functor MUXZ 32, L_0x5d8d8082de40, L_0x5d8d80827560, L_0x5d8d8082d6a0, C4<>;
L_0x5d8d8082dd00 .functor MUXZ 32, L_0x5d8d8082df80, L_0x5d8d80826e90, L_0x5d8d8082d4f0, C4<>;
L_0x5d8d8082e260 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d8082e410 .concat [ 5 27 0 0], L_0x5d8d808266e0, L_0x772220356b10;
L_0x5d8d8082e500 .functor MUXZ 32, L_0x5d8d8082cd30, L_0x5d8d8082e410, v0x5d8d807e73c0_0, C4<>;
L_0x5d8d8082e710 .part L_0x5d8d808265b0, 1, 1;
L_0x5d8d8082e7b0 .cmp/eq 5, L_0x5d8d808266e0, L_0x772220356b58;
L_0x5d8d8082ea20 .reduce/nor L_0x5d8d8082d630;
L_0x5d8d8082f560 .arith/sum 32, v0x5d8d808003e0_0, L_0x772220356c30;
L_0x5d8d8082f7f0 .cmp/eq 7, v0x5d8d808002a0_0, L_0x772220356c78;
L_0x5d8d8082f930 .cmp/eq 7, v0x5d8d808002a0_0, L_0x772220356cc0;
L_0x5d8d8082fb20 .functor MUXZ 32, v0x5d8d80800b00_0, L_0x772220356d08, L_0x5d8d8082f930, C4<>;
L_0x5d8d8082fcb0 .functor MUXZ 32, L_0x5d8d8082fb20, v0x5d8d808003e0_0, L_0x5d8d8082f7f0, C4<>;
L_0x5d8d8082ff00 .cmp/eq 7, v0x5d8d808002a0_0, L_0x772220356d50;
L_0x5d8d80830030 .cmp/eq 7, v0x5d8d808002a0_0, L_0x772220356d98;
L_0x5d8d808302e0 .cmp/eq 2, v0x5d8d807fc1b0_0, L_0x772220356de0;
L_0x5d8d80830420 .cmp/eq 2, v0x5d8d807fc1b0_0, L_0x772220356e28;
L_0x5d8d80830120 .functor MUXZ 32, L_0x5d8d8082fcb0, L_0x5d8d8083a650, L_0x5d8d80830420, C4<>;
L_0x5d8d80830690 .functor MUXZ 32, L_0x5d8d80830120, v0x5d8d807f9c80_0, L_0x5d8d808302e0, C4<>;
L_0x5d8d80830910 .functor MUXZ 32, L_0x5d8d80830690, L_0x5d8d8082fcb0, L_0x5d8d8082f600, C4<>;
L_0x5d8d80830a50 .cmp/eq 2, v0x5d8d807fc280_0, L_0x772220356e70;
L_0x5d8d80830ce0 .cmp/eq 2, v0x5d8d807fc280_0, L_0x772220356eb8;
L_0x5d8d80830dd0 .functor MUXZ 32, v0x5d8d80800e70_0, L_0x5d8d8083a650, L_0x5d8d80830ce0, C4<>;
L_0x5d8d80831070 .functor MUXZ 32, L_0x5d8d80830dd0, v0x5d8d807f9c80_0, L_0x5d8d80830a50, C4<>;
L_0x5d8d808311b0 .functor MUXZ 32, L_0x5d8d80831070, v0x5d8d807ff3e0_0, v0x5d8d807fe3b0_0, C4<>;
L_0x5d8d80831b90 .arith/sum 32, v0x5d8d808003e0_0, v0x5d8d807ff3e0_0;
L_0x5d8d80831cf0 .cmp/eq 7, v0x5d8d808002a0_0, L_0x772220356f48;
L_0x5d8d80831f60 .arith/sum 32, L_0x5d8d80830910, v0x5d8d807ff3e0_0;
L_0x5d8d8082ec70 .arith/sum 32, v0x5d8d808003e0_0, v0x5d8d807ff3e0_0;
L_0x5d8d80832390 .functor MUXZ 32, L_0x5d8d8082ec70, L_0x5d8d80831c30, L_0x5d8d80831cf0, C4<>;
L_0x5d8d80837600 .reduce/nor v0x5d8d807f7bc0_0;
L_0x5d8d808379f0 .reduce/nor v0x5d8d807f7bc0_0;
L_0x5d8d80839090 .reduce/nor v0x5d8d807f7bc0_0;
L_0x5d8d80839870 .cmp/eq 2, v0x5d8d80805490_0, L_0x772220357d58;
L_0x5d8d808399b0 .cmp/eq 2, v0x5d8d80805490_0, L_0x772220357da0;
L_0x5d8d80839c60 .cmp/eq 2, v0x5d8d80805490_0, L_0x772220357de8;
L_0x5d8d80839d00 .cmp/eq 2, v0x5d8d80805490_0, L_0x772220357e30;
L_0x5d8d80839fc0 .functor MUXZ 32, L_0x772220357e78, v0x5d8d808048d0_0, L_0x5d8d80839d00, C4<>;
L_0x5d8d8083a150 .functor MUXZ 32, L_0x5d8d80839fc0, v0x5d8d80804c50_0, L_0x5d8d80839c60, C4<>;
L_0x5d8d8083a4c0 .functor MUXZ 32, L_0x5d8d8083a150, v0x5d8d80804aa0_0, L_0x5d8d808399b0, C4<>;
L_0x5d8d8083a650 .functor MUXZ 32, L_0x5d8d8083a4c0, v0x5d8d80804680_0, L_0x5d8d80839870, C4<>;
S_0x5d8d807d4f00 .scope module, "alu_inst" "alu" 4 479, 5 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_unsigned";
L_0x5d8d808314f0 .functor BUFZ 32, L_0x5d8d80830910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8d808315f0 .functor BUFZ 32, L_0x5d8d808311b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x772220356f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80798d70_0 .net/2u *"_ivl_6", 31 0, L_0x772220356f00;  1 drivers
v0x5d8d807c1fe0_0 .net "alu_control", 3 0, v0x5d8d807fe1e0_0;  alias, 1 drivers
v0x5d8d807d1780_0 .net "less_than", 0 0, L_0x5d8d80831830;  alias, 1 drivers
v0x5d8d806cabe0_0 .net "less_than_unsigned", 0 0, L_0x5d8d808319c0;  alias, 1 drivers
v0x5d8d80688d10_0 .net "operand_a", 31 0, L_0x5d8d80830910;  alias, 1 drivers
v0x5d8d8067e0b0_0 .net "operand_b", 31 0, L_0x5d8d808311b0;  alias, 1 drivers
v0x5d8d806512e0_0 .var "result", 31 0;
v0x5d8d806c63f0_0 .net "shamt", 4 0, L_0x5d8d80831660;  1 drivers
v0x5d8d806c64d0_0 .net/s "signed_a", 31 0, L_0x5d8d808314f0;  1 drivers
v0x5d8d806c65b0_0 .net/s "signed_b", 31 0, L_0x5d8d808315f0;  1 drivers
v0x5d8d806c6690_0 .net "zero", 0 0, L_0x5d8d80831790;  alias, 1 drivers
E_0x5d8d80642ef0/0 .event edge, v0x5d8d807c1fe0_0, v0x5d8d80688d10_0, v0x5d8d8067e0b0_0, v0x5d8d806c63f0_0;
E_0x5d8d80642ef0/1 .event edge, v0x5d8d806c64d0_0, v0x5d8d806c65b0_0;
E_0x5d8d80642ef0 .event/or E_0x5d8d80642ef0/0, E_0x5d8d80642ef0/1;
L_0x5d8d80831660 .part L_0x5d8d808311b0, 0, 5;
L_0x5d8d80831790 .cmp/eq 32, v0x5d8d806512e0_0, L_0x772220356f00;
L_0x5d8d80831830 .cmp/gt.s 32, L_0x5d8d808315f0, L_0x5d8d808314f0;
L_0x5d8d808319c0 .cmp/gt 32, L_0x5d8d808311b0, L_0x5d8d80830910;
S_0x5d8d80792220 .scope module, "branch_inst" "branch_unit" 4 490, 6 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "take_branch";
L_0x5d8d80831ab0 .functor BUFZ 32, L_0x5d8d80830910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8d80831b20 .functor BUFZ 32, L_0x5d8d80831070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d8d806cdae0_0 .net "branch", 0 0, v0x5d8d807fe540_0;  alias, 1 drivers
v0x5d8d806cdbc0_0 .net "funct3", 2 0, v0x5d8d807fef10_0;  alias, 1 drivers
v0x5d8d806cdca0_0 .net "jump", 0 0, v0x5d8d807ffdb0_0;  alias, 1 drivers
v0x5d8d806d0280_0 .net "rs1_data", 31 0, L_0x5d8d80830910;  alias, 1 drivers
v0x5d8d806d0370_0 .net "rs2_data", 31 0, L_0x5d8d80831070;  alias, 1 drivers
v0x5d8d806d0480_0 .net/s "signed_rs1", 31 0, L_0x5d8d80831ab0;  1 drivers
v0x5d8d806d0560_0 .net/s "signed_rs2", 31 0, L_0x5d8d80831b20;  1 drivers
v0x5d8d806d0640_0 .var "take_branch", 0 0;
E_0x5d8d807994c0/0 .event edge, v0x5d8d806cdca0_0, v0x5d8d806cdae0_0, v0x5d8d806cdbc0_0, v0x5d8d80688d10_0;
E_0x5d8d807994c0/1 .event edge, v0x5d8d806d0370_0, v0x5d8d806d0480_0, v0x5d8d806d0560_0;
E_0x5d8d807994c0 .event/or E_0x5d8d807994c0/0, E_0x5d8d807994c0/1;
S_0x5d8d807925a0 .scope module, "control_inst" "control" 4 281, 7 7 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "is_csr";
    .port_info 4 /INPUT 1 "is_ecall";
    .port_info 5 /INPUT 1 "is_ebreak";
    .port_info 6 /INPUT 1 "is_mret";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 4 "alu_control";
    .port_info 13 /OUTPUT 1 "alu_src";
    .port_info 14 /OUTPUT 2 "wb_sel";
    .port_info 15 /OUTPUT 3 "imm_sel";
    .port_info 16 /OUTPUT 1 "csr_we";
    .port_info 17 /OUTPUT 1 "csr_src";
    .port_info 18 /OUTPUT 1 "illegal_inst";
P_0x5d8d806d6ae0 .param/l "IMM_B" 1 7 53, C4<010>;
P_0x5d8d806d6b20 .param/l "IMM_I" 1 7 51, C4<000>;
P_0x5d8d806d6b60 .param/l "IMM_J" 1 7 55, C4<100>;
P_0x5d8d806d6ba0 .param/l "IMM_S" 1 7 52, C4<001>;
P_0x5d8d806d6be0 .param/l "IMM_U" 1 7 54, C4<011>;
P_0x5d8d806d6c20 .param/l "OP_AUIPC" 1 7 39, C4<0010111>;
P_0x5d8d806d6c60 .param/l "OP_BRANCH" 1 7 42, C4<1100011>;
P_0x5d8d806d6ca0 .param/l "OP_FENCE" 1 7 47, C4<0001111>;
P_0x5d8d806d6ce0 .param/l "OP_IMM" 1 7 45, C4<0010011>;
P_0x5d8d806d6d20 .param/l "OP_JAL" 1 7 40, C4<1101111>;
P_0x5d8d806d6d60 .param/l "OP_JALR" 1 7 41, C4<1100111>;
P_0x5d8d806d6da0 .param/l "OP_LOAD" 1 7 43, C4<0000011>;
P_0x5d8d806d6de0 .param/l "OP_LUI" 1 7 38, C4<0110111>;
P_0x5d8d806d6e20 .param/l "OP_OP" 1 7 46, C4<0110011>;
P_0x5d8d806d6e60 .param/l "OP_STORE" 1 7 44, C4<0100011>;
P_0x5d8d806d6ea0 .param/l "OP_SYSTEM" 1 7 48, C4<1110011>;
v0x5d8d806419f0_0 .var "alu_control", 3 0;
v0x5d8d807e7240_0 .var "alu_src", 0 0;
v0x5d8d807e7320_0 .var "branch", 0 0;
v0x5d8d807e73c0_0 .var "csr_src", 0 0;
v0x5d8d807e7480_0 .var "csr_we", 0 0;
v0x5d8d807e7590_0 .net "funct3", 2 0, L_0x5d8d808265b0;  alias, 1 drivers
v0x5d8d807e7670_0 .net "funct7", 6 0, L_0x5d8d80826930;  alias, 1 drivers
v0x5d8d807e7750_0 .var "illegal_inst", 0 0;
v0x5d8d807e7810_0 .var "imm_sel", 2 0;
v0x5d8d807e78f0_0 .net "is_csr", 0 0, L_0x5d8d80825760;  alias, 1 drivers
v0x5d8d807e79b0_0 .net "is_ebreak", 0 0, L_0x5d8d8082a620;  alias, 1 drivers
v0x5d8d807e7a70_0 .net "is_ecall", 0 0, L_0x5d8d80829d90;  alias, 1 drivers
v0x5d8d807e7b30_0 .net "is_mret", 0 0, L_0x5d8d8082aff0;  alias, 1 drivers
v0x5d8d807e7bf0_0 .var "jump", 0 0;
v0x5d8d807e7cb0_0 .var "mem_read", 0 0;
v0x5d8d807e7d70_0 .var "mem_write", 0 0;
v0x5d8d807e7e30_0 .net "opcode", 6 0, L_0x5d8d80826350;  alias, 1 drivers
v0x5d8d807e7f10_0 .var "reg_write", 0 0;
v0x5d8d807e7fd0_0 .var "wb_sel", 1 0;
E_0x5d8d806433f0/0 .event edge, v0x5d8d807e7e30_0, v0x5d8d807e7590_0, v0x5d8d807e7670_0, v0x5d8d807e78f0_0;
E_0x5d8d806433f0/1 .event edge, v0x5d8d807e7a70_0, v0x5d8d807e79b0_0, v0x5d8d807e7b30_0;
E_0x5d8d806433f0 .event/or E_0x5d8d806433f0/0, E_0x5d8d806433f0/1;
S_0x5d8d80792920 .scope function.vec4.s4, "get_alu_control" "get_alu_control" 7 58, 7 58 0, S_0x5d8d807925a0;
 .timescale -9 -12;
v0x5d8d80641690_0 .var "f3", 2 0;
v0x5d8d80641790_0 .var "f7", 6 0;
; Variable get_alu_control is vec4 return value of scope S_0x5d8d80792920
v0x5d8d80641930_0 .var "is_reg_op", 0 0;
TD_test_exception_at_d4.dut.control_inst.get_alu_control ;
    %load/vec4 v0x5d8d80641690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x5d8d80641930_0;
    %load/vec4 v0x5d8d80641790_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_0.11 ;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 4, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 5, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x5d8d80641790_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 6, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
T_0.13 ;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 9, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_alu_control (store_vec4_to_lval)
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x5d8d80757730 .scope module, "csr_file_inst" "csr_file" 4 510, 8 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /INPUT 3 "csr_op";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /OUTPUT 32 "csr_rdata";
    .port_info 7 /INPUT 1 "trap_entry";
    .port_info 8 /INPUT 32 "trap_pc";
    .port_info 9 /INPUT 5 "trap_cause";
    .port_info 10 /INPUT 32 "trap_val";
    .port_info 11 /OUTPUT 32 "trap_vector";
    .port_info 12 /INPUT 1 "mret";
    .port_info 13 /OUTPUT 32 "mepc_out";
    .port_info 14 /OUTPUT 1 "mstatus_mie";
    .port_info 15 /OUTPUT 1 "illegal_csr";
P_0x5d8d807e83b0 .param/l "CSR_MARCHID" 1 8 39, C4<111100010010>;
P_0x5d8d807e83f0 .param/l "CSR_MCAUSE" 1 8 52, C4<001101000010>;
P_0x5d8d807e8430 .param/l "CSR_MEPC" 1 8 51, C4<001101000001>;
P_0x5d8d807e8470 .param/l "CSR_MHARTID" 1 8 41, C4<111100010100>;
P_0x5d8d807e84b0 .param/l "CSR_MIE" 1 8 46, C4<001100000100>;
P_0x5d8d807e84f0 .param/l "CSR_MIMPID" 1 8 40, C4<111100010011>;
P_0x5d8d807e8530 .param/l "CSR_MIP" 1 8 54, C4<001101000100>;
P_0x5d8d807e8570 .param/l "CSR_MISA" 1 8 45, C4<001100000001>;
P_0x5d8d807e85b0 .param/l "CSR_MSCRATCH" 1 8 50, C4<001101000000>;
P_0x5d8d807e85f0 .param/l "CSR_MSTATUS" 1 8 44, C4<001100000000>;
P_0x5d8d807e8630 .param/l "CSR_MTVAL" 1 8 53, C4<001101000011>;
P_0x5d8d807e8670 .param/l "CSR_MTVEC" 1 8 47, C4<001100000101>;
P_0x5d8d807e86b0 .param/l "CSR_MVENDORID" 1 8 38, C4<111100010001>;
P_0x5d8d807e86f0 .param/l "CSR_RC" 1 8 59, C4<011>;
P_0x5d8d807e8730 .param/l "CSR_RCI" 1 8 62, C4<111>;
P_0x5d8d807e8770 .param/l "CSR_RS" 1 8 58, C4<010>;
P_0x5d8d807e87b0 .param/l "CSR_RSI" 1 8 61, C4<110>;
P_0x5d8d807e87f0 .param/l "CSR_RW" 1 8 57, C4<001>;
P_0x5d8d807e8830 .param/l "CSR_RWI" 1 8 60, C4<101>;
L_0x5d8d80832190 .functor OR 1, L_0x5d8d808327a0, L_0x5d8d808328d0, C4<0>, C4<0>;
L_0x5d8d80832b50 .functor OR 1, L_0x5d8d80832190, L_0x5d8d80832a60, C4<0>, C4<0>;
L_0x5d8d80832d50 .functor OR 1, L_0x5d8d80832b50, L_0x5d8d80832c60, C4<0>, C4<0>;
L_0x5d8d80832f90 .functor OR 1, L_0x5d8d80832d50, L_0x5d8d80832e60, C4<0>, C4<0>;
L_0x5d8d808332d0 .functor OR 1, L_0x5d8d808330a0, L_0x5d8d80833190, C4<0>, C4<0>;
L_0x5d8d808334d0 .functor OR 1, L_0x5d8d808332d0, L_0x5d8d808333e0, C4<0>, C4<0>;
L_0x5d8d80833710 .functor OR 1, L_0x5d8d808334d0, L_0x5d8d80833620, C4<0>, C4<0>;
L_0x5d8d808338c0 .functor OR 1, L_0x5d8d80833710, L_0x5d8d808337d0, C4<0>, C4<0>;
L_0x5d8d80833b80 .functor OR 1, L_0x5d8d808338c0, L_0x5d8d80833a20, C4<0>, C4<0>;
L_0x5d8d80833d80 .functor OR 1, L_0x5d8d80833b80, L_0x5d8d80833c90, C4<0>, C4<0>;
L_0x5d8d80833b10 .functor OR 1, L_0x5d8d80833d80, L_0x5d8d80833e90, C4<0>, C4<0>;
L_0x5d8d80834140 .functor OR 1, L_0x5d8d80833b10, L_0x5d8d80834050, C4<0>, C4<0>;
L_0x5d8d80834440 .functor OR 1, L_0x5d8d80834140, L_0x5d8d808342c0, C4<0>, C4<0>;
L_0x5d8d80834640 .functor OR 1, L_0x5d8d80834440, L_0x5d8d80834550, C4<0>, C4<0>;
L_0x5d8d80834250 .functor OR 1, L_0x5d8d80834640, L_0x5d8d808347d0, C4<0>, C4<0>;
L_0x5d8d80834af0 .functor OR 1, L_0x5d8d80834250, L_0x5d8d80834a00, C4<0>, C4<0>;
L_0x5d8d80834e30 .functor OR 1, L_0x5d8d80834c90, L_0x5d8d80832f90, C4<0>, C4<0>;
L_0x5d8d80834f40 .functor AND 1, L_0x5d8d80835390, L_0x5d8d80834e30, C4<1>, C4<1>;
L_0x5d8d80835280 .functor BUFZ 1, v0x5d8d807ed900_0, C4<0>, C4<0>, C4<0>;
L_0x772220357140 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80648040_0 .net/2u *"_ivl_10", 18 0, L_0x772220357140;  1 drivers
L_0x772220357650 .functor BUFT 1, C4<111100010001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e93a0_0 .net/2u *"_ivl_100", 11 0, L_0x772220357650;  1 drivers
v0x5d8d807e9480_0 .net *"_ivl_102", 0 0, L_0x5d8d808342c0;  1 drivers
v0x5d8d807e9520_0 .net *"_ivl_105", 0 0, L_0x5d8d80834440;  1 drivers
L_0x772220357698 .functor BUFT 1, C4<111100010010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e95e0_0 .net/2u *"_ivl_106", 11 0, L_0x772220357698;  1 drivers
v0x5d8d807e9710_0 .net *"_ivl_108", 0 0, L_0x5d8d80834550;  1 drivers
v0x5d8d807e97d0_0 .net *"_ivl_111", 0 0, L_0x5d8d80834640;  1 drivers
L_0x7722203576e0 .functor BUFT 1, C4<111100010011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e9890_0 .net/2u *"_ivl_112", 11 0, L_0x7722203576e0;  1 drivers
v0x5d8d807e9970_0 .net *"_ivl_114", 0 0, L_0x5d8d808347d0;  1 drivers
v0x5d8d807e9a30_0 .net *"_ivl_117", 0 0, L_0x5d8d80834250;  1 drivers
L_0x772220357728 .functor BUFT 1, C4<111100010100>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e9af0_0 .net/2u *"_ivl_118", 11 0, L_0x772220357728;  1 drivers
L_0x772220357188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e9bd0_0 .net/2u *"_ivl_12", 2 0, L_0x772220357188;  1 drivers
v0x5d8d807e9cb0_0 .net *"_ivl_120", 0 0, L_0x5d8d80834a00;  1 drivers
v0x5d8d807e9d70_0 .net *"_ivl_125", 0 0, L_0x5d8d80834c90;  1 drivers
v0x5d8d807e9e30_0 .net *"_ivl_127", 0 0, L_0x5d8d80834e30;  1 drivers
L_0x7722203571d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e9ef0_0 .net/2u *"_ivl_14", 2 0, L_0x7722203571d0;  1 drivers
L_0x772220357218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807e9fd0_0 .net/2u *"_ivl_16", 2 0, L_0x772220357218;  1 drivers
L_0x772220357260 .functor BUFT 1, C4<001100000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ea1c0_0 .net/2u *"_ivl_20", 11 0, L_0x772220357260;  1 drivers
v0x5d8d807ea2a0_0 .net *"_ivl_22", 0 0, L_0x5d8d808327a0;  1 drivers
L_0x7722203572a8 .functor BUFT 1, C4<111100010001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ea360_0 .net/2u *"_ivl_24", 11 0, L_0x7722203572a8;  1 drivers
v0x5d8d807ea440_0 .net *"_ivl_26", 0 0, L_0x5d8d808328d0;  1 drivers
v0x5d8d807ea500_0 .net *"_ivl_29", 0 0, L_0x5d8d80832190;  1 drivers
L_0x7722203572f0 .functor BUFT 1, C4<111100010010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ea5c0_0 .net/2u *"_ivl_30", 11 0, L_0x7722203572f0;  1 drivers
v0x5d8d807ea6a0_0 .net *"_ivl_32", 0 0, L_0x5d8d80832a60;  1 drivers
v0x5d8d807ea760_0 .net *"_ivl_35", 0 0, L_0x5d8d80832b50;  1 drivers
L_0x772220357338 .functor BUFT 1, C4<111100010011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ea820_0 .net/2u *"_ivl_36", 11 0, L_0x772220357338;  1 drivers
v0x5d8d807ea900_0 .net *"_ivl_38", 0 0, L_0x5d8d80832c60;  1 drivers
v0x5d8d807ea9c0_0 .net *"_ivl_41", 0 0, L_0x5d8d80832d50;  1 drivers
L_0x772220357380 .functor BUFT 1, C4<111100010100>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eaa80_0 .net/2u *"_ivl_42", 11 0, L_0x772220357380;  1 drivers
v0x5d8d807eab60_0 .net *"_ivl_44", 0 0, L_0x5d8d80832e60;  1 drivers
L_0x7722203573c8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eac20_0 .net/2u *"_ivl_48", 11 0, L_0x7722203573c8;  1 drivers
v0x5d8d807ead00_0 .net *"_ivl_50", 0 0, L_0x5d8d808330a0;  1 drivers
L_0x772220357410 .functor BUFT 1, C4<001100000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eadc0_0 .net/2u *"_ivl_52", 11 0, L_0x772220357410;  1 drivers
v0x5d8d807eb0b0_0 .net *"_ivl_54", 0 0, L_0x5d8d80833190;  1 drivers
v0x5d8d807eb170_0 .net *"_ivl_57", 0 0, L_0x5d8d808332d0;  1 drivers
L_0x772220357458 .functor BUFT 1, C4<001100000100>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eb230_0 .net/2u *"_ivl_58", 11 0, L_0x772220357458;  1 drivers
v0x5d8d807eb310_0 .net *"_ivl_60", 0 0, L_0x5d8d808333e0;  1 drivers
v0x5d8d807eb3d0_0 .net *"_ivl_63", 0 0, L_0x5d8d808334d0;  1 drivers
L_0x7722203574a0 .functor BUFT 1, C4<001100000101>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eb490_0 .net/2u *"_ivl_64", 11 0, L_0x7722203574a0;  1 drivers
v0x5d8d807eb570_0 .net *"_ivl_66", 0 0, L_0x5d8d80833620;  1 drivers
v0x5d8d807eb630_0 .net *"_ivl_69", 0 0, L_0x5d8d80833710;  1 drivers
L_0x7722203574e8 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eb6f0_0 .net/2u *"_ivl_70", 11 0, L_0x7722203574e8;  1 drivers
v0x5d8d807eb7d0_0 .net *"_ivl_72", 0 0, L_0x5d8d808337d0;  1 drivers
v0x5d8d807eb890_0 .net *"_ivl_75", 0 0, L_0x5d8d808338c0;  1 drivers
L_0x772220357530 .functor BUFT 1, C4<001101000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eb950_0 .net/2u *"_ivl_76", 11 0, L_0x772220357530;  1 drivers
v0x5d8d807eba30_0 .net *"_ivl_78", 0 0, L_0x5d8d80833a20;  1 drivers
v0x5d8d807ebaf0_0 .net *"_ivl_81", 0 0, L_0x5d8d80833b80;  1 drivers
L_0x772220357578 .functor BUFT 1, C4<001101000010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ebbb0_0 .net/2u *"_ivl_82", 11 0, L_0x772220357578;  1 drivers
v0x5d8d807ebc90_0 .net *"_ivl_84", 0 0, L_0x5d8d80833c90;  1 drivers
v0x5d8d807ebd50_0 .net *"_ivl_87", 0 0, L_0x5d8d80833d80;  1 drivers
L_0x7722203575c0 .functor BUFT 1, C4<001101000011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ebe10_0 .net/2u *"_ivl_88", 11 0, L_0x7722203575c0;  1 drivers
v0x5d8d807ebef0_0 .net *"_ivl_90", 0 0, L_0x5d8d80833e90;  1 drivers
v0x5d8d807ebfb0_0 .net *"_ivl_93", 0 0, L_0x5d8d80833b10;  1 drivers
L_0x772220357608 .functor BUFT 1, C4<001101000100>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ec070_0 .net/2u *"_ivl_94", 11 0, L_0x772220357608;  1 drivers
v0x5d8d807ec150_0 .net *"_ivl_96", 0 0, L_0x5d8d80834050;  1 drivers
v0x5d8d807ec210_0 .net *"_ivl_99", 0 0, L_0x5d8d80834140;  1 drivers
v0x5d8d807ec2d0_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d807ec390_0 .net "csr_addr", 11 0, v0x5d8d807fe750_0;  alias, 1 drivers
v0x5d8d807ec470_0 .net "csr_op", 2 0, v0x5d8d807fef10_0;  alias, 1 drivers
v0x5d8d807ec530_0 .var "csr_rdata", 31 0;
v0x5d8d807ec5f0_0 .net "csr_read_only", 0 0, L_0x5d8d80832f90;  1 drivers
v0x5d8d807ec6b0_0 .net "csr_valid", 0 0, L_0x5d8d80834af0;  1 drivers
v0x5d8d807ec770_0 .net "csr_wdata", 31 0, v0x5d8d807fe9f0_0;  alias, 1 drivers
v0x5d8d807ec850_0 .net "csr_we", 0 0, L_0x5d8d80835390;  1 drivers
v0x5d8d807ec910_0 .var "csr_write_value", 31 0;
v0x5d8d807ece00_0 .net "illegal_csr", 0 0, L_0x5d8d80834f40;  alias, 1 drivers
L_0x772220357068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ecec0_0 .net "marchid", 31 0, L_0x772220357068;  1 drivers
v0x5d8d807ecfa0_0 .var "mcause_r", 31 0;
v0x5d8d807ed080_0 .net "mepc_out", 31 0, v0x5d8d807ed160_0;  alias, 1 drivers
v0x5d8d807ed160_0 .var "mepc_r", 31 0;
L_0x7722203570f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ed240_0 .net "mhartid", 31 0, L_0x7722203570f8;  1 drivers
v0x5d8d807ed320_0 .var "mie_r", 31 0;
L_0x7722203570b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ed400_0 .net "mimpid", 31 0, L_0x7722203570b0;  1 drivers
v0x5d8d807ed4e0_0 .var "mip_r", 31 0;
L_0x772220356fd8 .functor BUFT 1, C4<01000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ed5c0_0 .net "misa", 31 0, L_0x772220356fd8;  1 drivers
v0x5d8d807ed6a0_0 .net "mret", 0 0, L_0x5d8d80835450;  1 drivers
v0x5d8d807ed760_0 .var "mscratch_r", 31 0;
v0x5d8d807ed840_0 .net "mstatus_mie", 0 0, L_0x5d8d80835280;  alias, 1 drivers
v0x5d8d807ed900_0 .var "mstatus_mie_r", 0 0;
v0x5d8d807ed9c0_0 .var "mstatus_mpie_r", 0 0;
v0x5d8d807eda80_0 .var "mstatus_mpp_r", 1 0;
v0x5d8d807edb60_0 .net "mstatus_value", 31 0, L_0x5d8d80832570;  1 drivers
v0x5d8d807edc40_0 .var "mtval_r", 31 0;
v0x5d8d807edd20_0 .var "mtvec_r", 31 0;
L_0x772220357020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ede00_0 .net "mvendorid", 31 0, L_0x772220357020;  1 drivers
v0x5d8d807edee0_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d807edfa0_0 .net "trap_cause", 4 0, v0x5d8d807f7c60_0;  alias, 1 drivers
v0x5d8d807ee080_0 .net "trap_entry", 0 0, v0x5d8d807f7bc0_0;  alias, 1 drivers
v0x5d8d807ee140_0 .net "trap_pc", 31 0, v0x5d8d807f7d30_0;  alias, 1 drivers
v0x5d8d807ee220_0 .net "trap_val", 31 0, v0x5d8d807f7e00_0;  alias, 1 drivers
v0x5d8d807ee300_0 .net "trap_vector", 31 0, v0x5d8d807edd20_0;  alias, 1 drivers
E_0x5d8d806293c0/0 .event negedge, v0x5d8d807edee0_0;
E_0x5d8d806293c0/1 .event posedge, v0x5d8d807ec2d0_0;
E_0x5d8d806293c0 .event/or E_0x5d8d806293c0/0, E_0x5d8d806293c0/1;
E_0x5d8d807e61a0 .event edge, v0x5d8d806cdbc0_0, v0x5d8d807ec770_0, v0x5d8d807ec530_0;
E_0x5d8d807e6110/0 .event edge, v0x5d8d807ec390_0, v0x5d8d807edb60_0, v0x5d8d807ed5c0_0, v0x5d8d807ed320_0;
E_0x5d8d807e6110/1 .event edge, v0x5d8d807edd20_0, v0x5d8d807ed760_0, v0x5d8d807ed160_0, v0x5d8d807ecfa0_0;
E_0x5d8d807e6110/2 .event edge, v0x5d8d807edc40_0, v0x5d8d807ed4e0_0, v0x5d8d807ede00_0, v0x5d8d807ecec0_0;
E_0x5d8d807e6110/3 .event edge, v0x5d8d807ed400_0, v0x5d8d807ed240_0;
E_0x5d8d807e6110 .event/or E_0x5d8d807e6110/0, E_0x5d8d807e6110/1, E_0x5d8d807e6110/2, E_0x5d8d807e6110/3;
LS_0x5d8d80832570_0_0 .concat [ 3 1 3 1], L_0x772220357218, v0x5d8d807ed900_0, L_0x7722203571d0, v0x5d8d807ed9c0_0;
LS_0x5d8d80832570_0_4 .concat [ 3 2 19 0], L_0x772220357188, v0x5d8d807eda80_0, L_0x772220357140;
L_0x5d8d80832570 .concat [ 8 24 0 0], LS_0x5d8d80832570_0_0, LS_0x5d8d80832570_0_4;
L_0x5d8d808327a0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357260;
L_0x5d8d808328d0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203572a8;
L_0x5d8d80832a60 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203572f0;
L_0x5d8d80832c60 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357338;
L_0x5d8d80832e60 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357380;
L_0x5d8d808330a0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203573c8;
L_0x5d8d80833190 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357410;
L_0x5d8d808333e0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357458;
L_0x5d8d80833620 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203574a0;
L_0x5d8d808337d0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203574e8;
L_0x5d8d80833a20 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357530;
L_0x5d8d80833c90 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357578;
L_0x5d8d80833e90 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203575c0;
L_0x5d8d80834050 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357608;
L_0x5d8d808342c0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357650;
L_0x5d8d80834550 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357698;
L_0x5d8d808347d0 .cmp/eq 12, v0x5d8d807fe750_0, L_0x7722203576e0;
L_0x5d8d80834a00 .cmp/eq 12, v0x5d8d807fe750_0, L_0x772220357728;
L_0x5d8d80834c90 .reduce/nor L_0x5d8d80834af0;
S_0x5d8d807ee5e0 .scope module, "decoder_inst" "decoder" 4 261, 9 7 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i";
    .port_info 8 /OUTPUT 32 "imm_s";
    .port_info 9 /OUTPUT 32 "imm_b";
    .port_info 10 /OUTPUT 32 "imm_u";
    .port_info 11 /OUTPUT 32 "imm_j";
    .port_info 12 /OUTPUT 12 "csr_addr";
    .port_info 13 /OUTPUT 5 "csr_uimm";
    .port_info 14 /OUTPUT 1 "is_csr";
    .port_info 15 /OUTPUT 1 "is_ecall";
    .port_info 16 /OUTPUT 1 "is_ebreak";
    .port_info 17 /OUTPUT 1 "is_mret";
P_0x5d8d807ee7c0 .param/l "OPCODE_SYSTEM" 1 9 67, C4<1110011>;
L_0x5d8d80825760 .functor AND 1, L_0x5d8d808292b0, L_0x5d8d808294c0, C4<1>, C4<1>;
L_0x5d8d80829960 .functor AND 1, L_0x5d8d80829650, L_0x5d8d80829870, C4<1>, C4<1>;
L_0x5d8d80829d90 .functor AND 1, L_0x5d8d80829960, L_0x5d8d80829c50, C4<1>, C4<1>;
L_0x5d8d8082a1d0 .functor AND 1, L_0x5d8d80829ea0, L_0x5d8d8082a0e0, C4<1>, C4<1>;
L_0x5d8d8082a620 .functor AND 1, L_0x5d8d8082a1d0, L_0x5d8d8082a4e0, C4<1>, C4<1>;
L_0x5d8d8082ab90 .functor AND 1, L_0x5d8d8082a730, L_0x5d8d8082a990, C4<1>, C4<1>;
L_0x5d8d8082aff0 .functor AND 1, L_0x5d8d8082ab90, L_0x5d8d8082af00, C4<1>, C4<1>;
L_0x7722203564e0 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eeae0_0 .net/2u *"_ivl_100", 6 0, L_0x7722203564e0;  1 drivers
v0x5d8d807eebe0_0 .net *"_ivl_102", 0 0, L_0x5d8d80829ea0;  1 drivers
L_0x772220356528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807eeca0_0 .net/2u *"_ivl_104", 2 0, L_0x772220356528;  1 drivers
v0x5d8d807eed60_0 .net *"_ivl_106", 0 0, L_0x5d8d8082a0e0;  1 drivers
v0x5d8d807eee20_0 .net *"_ivl_109", 0 0, L_0x5d8d8082a1d0;  1 drivers
v0x5d8d807eef30_0 .net *"_ivl_111", 11 0, L_0x5d8d8082a2e0;  1 drivers
L_0x772220356570 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ef010_0 .net/2u *"_ivl_112", 11 0, L_0x772220356570;  1 drivers
v0x5d8d807ef0f0_0 .net *"_ivl_114", 0 0, L_0x5d8d8082a4e0;  1 drivers
L_0x7722203565b8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ef1b0_0 .net/2u *"_ivl_118", 6 0, L_0x7722203565b8;  1 drivers
v0x5d8d807ef290_0 .net *"_ivl_120", 0 0, L_0x5d8d8082a730;  1 drivers
L_0x772220356600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ef350_0 .net/2u *"_ivl_122", 2 0, L_0x772220356600;  1 drivers
v0x5d8d807ef430_0 .net *"_ivl_124", 0 0, L_0x5d8d8082a990;  1 drivers
v0x5d8d807ef4f0_0 .net *"_ivl_127", 0 0, L_0x5d8d8082ab90;  1 drivers
v0x5d8d807ef5b0_0 .net *"_ivl_129", 11 0, L_0x5d8d8082ace0;  1 drivers
v0x5d8d807ef690_0 .net *"_ivl_13", 0 0, L_0x5d8d80826a10;  1 drivers
L_0x772220356648 .functor BUFT 1, C4<001100000010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807ef770_0 .net/2u *"_ivl_130", 11 0, L_0x772220356648;  1 drivers
v0x5d8d807ef850_0 .net *"_ivl_132", 0 0, L_0x5d8d8082af00;  1 drivers
v0x5d8d807ef910_0 .net *"_ivl_14", 19 0, L_0x5d8d80826ab0;  1 drivers
v0x5d8d807ef9f0_0 .net *"_ivl_17", 11 0, L_0x5d8d80826df0;  1 drivers
v0x5d8d807efad0_0 .net *"_ivl_21", 0 0, L_0x5d8d80826f30;  1 drivers
v0x5d8d807efbb0_0 .net *"_ivl_22", 19 0, L_0x5d8d80826fd0;  1 drivers
v0x5d8d807efc90_0 .net *"_ivl_25", 6 0, L_0x5d8d808273a0;  1 drivers
v0x5d8d807efd70_0 .net *"_ivl_27", 4 0, L_0x5d8d80827440;  1 drivers
v0x5d8d807efe50_0 .net *"_ivl_31", 0 0, L_0x5d8d808276a0;  1 drivers
v0x5d8d807eff30_0 .net *"_ivl_32", 18 0, L_0x5d8d808277d0;  1 drivers
v0x5d8d807f0010_0 .net *"_ivl_35", 0 0, L_0x5d8d80827b80;  1 drivers
v0x5d8d807f00f0_0 .net *"_ivl_37", 0 0, L_0x5d8d80827ed0;  1 drivers
v0x5d8d807f01d0_0 .net *"_ivl_39", 5 0, L_0x5d8d80827f70;  1 drivers
v0x5d8d807f02b0_0 .net *"_ivl_41", 3 0, L_0x5d8d80827e30;  1 drivers
L_0x7722203562a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0390_0 .net/2u *"_ivl_42", 0 0, L_0x7722203562a0;  1 drivers
v0x5d8d807f0470_0 .net *"_ivl_47", 19 0, L_0x5d8d80828400;  1 drivers
L_0x7722203562e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0550_0 .net/2u *"_ivl_48", 11 0, L_0x7722203562e8;  1 drivers
v0x5d8d807f0630_0 .net *"_ivl_53", 0 0, L_0x5d8d80828700;  1 drivers
v0x5d8d807f0710_0 .net *"_ivl_54", 10 0, L_0x5d8d808287a0;  1 drivers
v0x5d8d807f07f0_0 .net *"_ivl_57", 0 0, L_0x5d8d80828970;  1 drivers
v0x5d8d807f08d0_0 .net *"_ivl_59", 7 0, L_0x5d8d80828a10;  1 drivers
v0x5d8d807f09b0_0 .net *"_ivl_61", 0 0, L_0x5d8d80828ba0;  1 drivers
v0x5d8d807f0a90_0 .net *"_ivl_63", 9 0, L_0x5d8d80828c40;  1 drivers
L_0x772220356330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0b70_0 .net/2u *"_ivl_64", 0 0, L_0x772220356330;  1 drivers
L_0x772220356378 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0c50_0 .net/2u *"_ivl_72", 6 0, L_0x772220356378;  1 drivers
v0x5d8d807f0d30_0 .net *"_ivl_74", 0 0, L_0x5d8d808292b0;  1 drivers
L_0x7722203563c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0df0_0 .net/2u *"_ivl_76", 2 0, L_0x7722203563c0;  1 drivers
v0x5d8d807f0ed0_0 .net *"_ivl_78", 0 0, L_0x5d8d808294c0;  1 drivers
L_0x772220356408 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f0f90_0 .net/2u *"_ivl_82", 6 0, L_0x772220356408;  1 drivers
v0x5d8d807f1070_0 .net *"_ivl_84", 0 0, L_0x5d8d80829650;  1 drivers
L_0x772220356450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f1130_0 .net/2u *"_ivl_86", 2 0, L_0x772220356450;  1 drivers
v0x5d8d807f1210_0 .net *"_ivl_88", 0 0, L_0x5d8d80829870;  1 drivers
v0x5d8d807f12d0_0 .net *"_ivl_91", 0 0, L_0x5d8d80829960;  1 drivers
v0x5d8d807f1390_0 .net *"_ivl_93", 11 0, L_0x5d8d80829a70;  1 drivers
L_0x772220356498 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f1470_0 .net/2u *"_ivl_94", 11 0, L_0x772220356498;  1 drivers
v0x5d8d807f1550_0 .net *"_ivl_96", 0 0, L_0x5d8d80829c50;  1 drivers
v0x5d8d807f1610_0 .net "csr_addr", 11 0, L_0x5d8d80829060;  1 drivers
v0x5d8d807f16f0_0 .net "csr_uimm", 4 0, L_0x5d8d80829210;  1 drivers
v0x5d8d807f17d0_0 .net "funct3", 2 0, L_0x5d8d808265b0;  alias, 1 drivers
v0x5d8d807f1890_0 .net "funct7", 6 0, L_0x5d8d80826930;  alias, 1 drivers
v0x5d8d807f1960_0 .net "imm_b", 31 0, L_0x5d8d808280c0;  alias, 1 drivers
v0x5d8d807f1a20_0 .net "imm_i", 31 0, L_0x5d8d80826e90;  alias, 1 drivers
v0x5d8d807f1b00_0 .net "imm_j", 31 0, L_0x5d8d80828de0;  alias, 1 drivers
v0x5d8d807f1be0_0 .net "imm_s", 31 0, L_0x5d8d80827560;  alias, 1 drivers
v0x5d8d807f1cc0_0 .net "imm_u", 31 0, L_0x5d8d808284a0;  alias, 1 drivers
v0x5d8d807f1da0_0 .net "instruction", 31 0, v0x5d8d80801f10_0;  alias, 1 drivers
v0x5d8d807f1e80_0 .net "is_csr", 0 0, L_0x5d8d80825760;  alias, 1 drivers
v0x5d8d807f1f50_0 .net "is_ebreak", 0 0, L_0x5d8d8082a620;  alias, 1 drivers
v0x5d8d807f2020_0 .net "is_ecall", 0 0, L_0x5d8d80829d90;  alias, 1 drivers
v0x5d8d807f20f0_0 .net "is_mret", 0 0, L_0x5d8d8082aff0;  alias, 1 drivers
v0x5d8d807f25d0_0 .net "opcode", 6 0, L_0x5d8d80826350;  alias, 1 drivers
v0x5d8d807f26a0_0 .net "rd", 4 0, L_0x5d8d80826510;  alias, 1 drivers
v0x5d8d807f2740_0 .net "rs1", 4 0, L_0x5d8d808266e0;  alias, 1 drivers
v0x5d8d807f27e0_0 .net "rs2", 4 0, L_0x5d8d80826780;  alias, 1 drivers
L_0x5d8d80826350 .part v0x5d8d80801f10_0, 0, 7;
L_0x5d8d80826510 .part v0x5d8d80801f10_0, 7, 5;
L_0x5d8d808265b0 .part v0x5d8d80801f10_0, 12, 3;
L_0x5d8d808266e0 .part v0x5d8d80801f10_0, 15, 5;
L_0x5d8d80826780 .part v0x5d8d80801f10_0, 20, 5;
L_0x5d8d80826930 .part v0x5d8d80801f10_0, 25, 7;
L_0x5d8d80826a10 .part v0x5d8d80801f10_0, 31, 1;
LS_0x5d8d80826ab0_0_0 .concat [ 1 1 1 1], L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10;
LS_0x5d8d80826ab0_0_4 .concat [ 1 1 1 1], L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10;
LS_0x5d8d80826ab0_0_8 .concat [ 1 1 1 1], L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10;
LS_0x5d8d80826ab0_0_12 .concat [ 1 1 1 1], L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10;
LS_0x5d8d80826ab0_0_16 .concat [ 1 1 1 1], L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10, L_0x5d8d80826a10;
LS_0x5d8d80826ab0_1_0 .concat [ 4 4 4 4], LS_0x5d8d80826ab0_0_0, LS_0x5d8d80826ab0_0_4, LS_0x5d8d80826ab0_0_8, LS_0x5d8d80826ab0_0_12;
LS_0x5d8d80826ab0_1_4 .concat [ 4 0 0 0], LS_0x5d8d80826ab0_0_16;
L_0x5d8d80826ab0 .concat [ 16 4 0 0], LS_0x5d8d80826ab0_1_0, LS_0x5d8d80826ab0_1_4;
L_0x5d8d80826df0 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d80826e90 .concat [ 12 20 0 0], L_0x5d8d80826df0, L_0x5d8d80826ab0;
L_0x5d8d80826f30 .part v0x5d8d80801f10_0, 31, 1;
LS_0x5d8d80826fd0_0_0 .concat [ 1 1 1 1], L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30;
LS_0x5d8d80826fd0_0_4 .concat [ 1 1 1 1], L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30;
LS_0x5d8d80826fd0_0_8 .concat [ 1 1 1 1], L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30;
LS_0x5d8d80826fd0_0_12 .concat [ 1 1 1 1], L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30;
LS_0x5d8d80826fd0_0_16 .concat [ 1 1 1 1], L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30, L_0x5d8d80826f30;
LS_0x5d8d80826fd0_1_0 .concat [ 4 4 4 4], LS_0x5d8d80826fd0_0_0, LS_0x5d8d80826fd0_0_4, LS_0x5d8d80826fd0_0_8, LS_0x5d8d80826fd0_0_12;
LS_0x5d8d80826fd0_1_4 .concat [ 4 0 0 0], LS_0x5d8d80826fd0_0_16;
L_0x5d8d80826fd0 .concat [ 16 4 0 0], LS_0x5d8d80826fd0_1_0, LS_0x5d8d80826fd0_1_4;
L_0x5d8d808273a0 .part v0x5d8d80801f10_0, 25, 7;
L_0x5d8d80827440 .part v0x5d8d80801f10_0, 7, 5;
L_0x5d8d80827560 .concat [ 5 7 20 0], L_0x5d8d80827440, L_0x5d8d808273a0, L_0x5d8d80826fd0;
L_0x5d8d808276a0 .part v0x5d8d80801f10_0, 31, 1;
LS_0x5d8d808277d0_0_0 .concat [ 1 1 1 1], L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0;
LS_0x5d8d808277d0_0_4 .concat [ 1 1 1 1], L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0;
LS_0x5d8d808277d0_0_8 .concat [ 1 1 1 1], L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0;
LS_0x5d8d808277d0_0_12 .concat [ 1 1 1 1], L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0;
LS_0x5d8d808277d0_0_16 .concat [ 1 1 1 0], L_0x5d8d808276a0, L_0x5d8d808276a0, L_0x5d8d808276a0;
LS_0x5d8d808277d0_1_0 .concat [ 4 4 4 4], LS_0x5d8d808277d0_0_0, LS_0x5d8d808277d0_0_4, LS_0x5d8d808277d0_0_8, LS_0x5d8d808277d0_0_12;
LS_0x5d8d808277d0_1_4 .concat [ 3 0 0 0], LS_0x5d8d808277d0_0_16;
L_0x5d8d808277d0 .concat [ 16 3 0 0], LS_0x5d8d808277d0_1_0, LS_0x5d8d808277d0_1_4;
L_0x5d8d80827b80 .part v0x5d8d80801f10_0, 31, 1;
L_0x5d8d80827ed0 .part v0x5d8d80801f10_0, 7, 1;
L_0x5d8d80827f70 .part v0x5d8d80801f10_0, 25, 6;
L_0x5d8d80827e30 .part v0x5d8d80801f10_0, 8, 4;
LS_0x5d8d808280c0_0_0 .concat [ 1 4 6 1], L_0x7722203562a0, L_0x5d8d80827e30, L_0x5d8d80827f70, L_0x5d8d80827ed0;
LS_0x5d8d808280c0_0_4 .concat [ 1 19 0 0], L_0x5d8d80827b80, L_0x5d8d808277d0;
L_0x5d8d808280c0 .concat [ 12 20 0 0], LS_0x5d8d808280c0_0_0, LS_0x5d8d808280c0_0_4;
L_0x5d8d80828400 .part v0x5d8d80801f10_0, 12, 20;
L_0x5d8d808284a0 .concat [ 12 20 0 0], L_0x7722203562e8, L_0x5d8d80828400;
L_0x5d8d80828700 .part v0x5d8d80801f10_0, 31, 1;
LS_0x5d8d808287a0_0_0 .concat [ 1 1 1 1], L_0x5d8d80828700, L_0x5d8d80828700, L_0x5d8d80828700, L_0x5d8d80828700;
LS_0x5d8d808287a0_0_4 .concat [ 1 1 1 1], L_0x5d8d80828700, L_0x5d8d80828700, L_0x5d8d80828700, L_0x5d8d80828700;
LS_0x5d8d808287a0_0_8 .concat [ 1 1 1 0], L_0x5d8d80828700, L_0x5d8d80828700, L_0x5d8d80828700;
L_0x5d8d808287a0 .concat [ 4 4 3 0], LS_0x5d8d808287a0_0_0, LS_0x5d8d808287a0_0_4, LS_0x5d8d808287a0_0_8;
L_0x5d8d80828970 .part v0x5d8d80801f10_0, 31, 1;
L_0x5d8d80828a10 .part v0x5d8d80801f10_0, 12, 8;
L_0x5d8d80828ba0 .part v0x5d8d80801f10_0, 20, 1;
L_0x5d8d80828c40 .part v0x5d8d80801f10_0, 21, 10;
LS_0x5d8d80828de0_0_0 .concat [ 1 10 1 8], L_0x772220356330, L_0x5d8d80828c40, L_0x5d8d80828ba0, L_0x5d8d80828a10;
LS_0x5d8d80828de0_0_4 .concat [ 1 11 0 0], L_0x5d8d80828970, L_0x5d8d808287a0;
L_0x5d8d80828de0 .concat [ 20 12 0 0], LS_0x5d8d80828de0_0_0, LS_0x5d8d80828de0_0_4;
L_0x5d8d80829060 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d80829210 .part v0x5d8d80801f10_0, 15, 5;
L_0x5d8d808292b0 .cmp/eq 7, L_0x5d8d80826350, L_0x772220356378;
L_0x5d8d808294c0 .cmp/ne 3, L_0x5d8d808265b0, L_0x7722203563c0;
L_0x5d8d80829650 .cmp/eq 7, L_0x5d8d80826350, L_0x772220356408;
L_0x5d8d80829870 .cmp/eq 3, L_0x5d8d808265b0, L_0x772220356450;
L_0x5d8d80829a70 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d80829c50 .cmp/eq 12, L_0x5d8d80829a70, L_0x772220356498;
L_0x5d8d80829ea0 .cmp/eq 7, L_0x5d8d80826350, L_0x7722203564e0;
L_0x5d8d8082a0e0 .cmp/eq 3, L_0x5d8d808265b0, L_0x772220356528;
L_0x5d8d8082a2e0 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d8082a4e0 .cmp/eq 12, L_0x5d8d8082a2e0, L_0x772220356570;
L_0x5d8d8082a730 .cmp/eq 7, L_0x5d8d80826350, L_0x7722203565b8;
L_0x5d8d8082a990 .cmp/eq 3, L_0x5d8d808265b0, L_0x772220356600;
L_0x5d8d8082ace0 .part v0x5d8d80801f10_0, 20, 12;
L_0x5d8d8082af00 .cmp/eq 12, L_0x5d8d8082ace0, L_0x772220356648;
S_0x5d8d807f2ba0 .scope module, "dmem" "data_memory" 4 618, 10 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "read_data";
P_0x5d8d807e51e0 .param/str "MEM_FILE" 0 10 8, "tests/riscv-compliance/rv32ui-p-add.hex";
P_0x5d8d807e5220 .param/l "MEM_SIZE" 0 10 7, +C4<00000000000000000100000000000000>;
L_0x772220357a88 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5d8d80837ba0 .functor AND 32, v0x5d8d807f9c80_0, L_0x772220357a88, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5d8d80837fd0 .functor BUFZ 8, L_0x5d8d80837f30, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d8d807ee880_0 .net/2u *"_ivl_0", 31 0, L_0x772220357a88;  1 drivers
v0x5d8d807f3160_0 .net *"_ivl_12", 7 0, L_0x5d8d80837f30;  1 drivers
v0x5d8d807f3240_0 .net *"_ivl_16", 7 0, L_0x5d8d80838040;  1 drivers
v0x5d8d807f3330_0 .net *"_ivl_18", 32 0, L_0x5d8d808380e0;  1 drivers
L_0x772220357b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f3410_0 .net *"_ivl_21", 0 0, L_0x772220357b18;  1 drivers
L_0x772220357b60 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f34f0_0 .net/2u *"_ivl_22", 32 0, L_0x772220357b60;  1 drivers
v0x5d8d807f35d0_0 .net *"_ivl_24", 32 0, L_0x5d8d808381d0;  1 drivers
v0x5d8d807f36b0_0 .net *"_ivl_26", 7 0, L_0x5d8d808383d0;  1 drivers
v0x5d8d807f3790_0 .net *"_ivl_30", 7 0, L_0x5d8d80838600;  1 drivers
v0x5d8d807f3870_0 .net *"_ivl_32", 32 0, L_0x5d8d808386a0;  1 drivers
L_0x772220357ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f3950_0 .net *"_ivl_35", 0 0, L_0x772220357ba8;  1 drivers
L_0x772220357bf0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f3a30_0 .net/2u *"_ivl_36", 32 0, L_0x772220357bf0;  1 drivers
v0x5d8d807f3b10_0 .net *"_ivl_38", 32 0, L_0x5d8d80838790;  1 drivers
v0x5d8d807f3bf0_0 .net *"_ivl_40", 7 0, L_0x5d8d80838990;  1 drivers
v0x5d8d807f3cd0_0 .net *"_ivl_42", 32 0, L_0x5d8d80838a30;  1 drivers
L_0x772220357c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f3db0_0 .net *"_ivl_45", 0 0, L_0x772220357c38;  1 drivers
L_0x772220357c80 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f3e90_0 .net/2u *"_ivl_46", 32 0, L_0x772220357c80;  1 drivers
v0x5d8d807f3f70_0 .net *"_ivl_48", 32 0, L_0x5d8d80838ba0;  1 drivers
v0x5d8d807f4050_0 .net *"_ivl_5", 29 0, L_0x5d8d80837c60;  1 drivers
v0x5d8d807f4130_0 .net *"_ivl_50", 7 0, L_0x5d8d80838d30;  1 drivers
v0x5d8d807f4210_0 .net *"_ivl_52", 32 0, L_0x5d8d80838e60;  1 drivers
L_0x772220357cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f42f0_0 .net *"_ivl_55", 0 0, L_0x772220357cc8;  1 drivers
L_0x772220357d10 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f43d0_0 .net/2u *"_ivl_56", 32 0, L_0x772220357d10;  1 drivers
v0x5d8d807f44b0_0 .net *"_ivl_58", 32 0, L_0x5d8d80838f00;  1 drivers
L_0x772220357ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f4590_0 .net/2u *"_ivl_6", 1 0, L_0x772220357ad0;  1 drivers
v0x5d8d807f4670_0 .net *"_ivl_60", 7 0, L_0x5d8d80839130;  1 drivers
v0x5d8d807f4750_0 .net "addr", 31 0, v0x5d8d807f9c80_0;  alias, 1 drivers
v0x5d8d807f4830_0 .net "byte_data", 7 0, L_0x5d8d80837fd0;  1 drivers
v0x5d8d807f4910_0 .net "byte_offset", 1 0, L_0x5d8d80837e90;  1 drivers
v0x5d8d807f49f0_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d807f4a90_0 .net "funct3", 2 0, v0x5d8d807fa3d0_0;  alias, 1 drivers
v0x5d8d807f4b50_0 .net "halfword_data", 15 0, L_0x5d8d808384c0;  1 drivers
v0x5d8d807f4c30_0 .var/i "i", 31 0;
v0x5d8d807f4d10_0 .net "masked_addr", 31 0, L_0x5d8d80837ba0;  1 drivers
v0x5d8d807f4df0 .array "mem", 16383 0, 7 0;
v0x5d8d807f4eb0_0 .net "mem_read", 0 0, v0x5d8d807fa860_0;  alias, 1 drivers
v0x5d8d807f4f70_0 .net "mem_write", 0 0, L_0x5d8d80837840;  alias, 1 drivers
v0x5d8d807f5030_0 .var "read_data", 31 0;
v0x5d8d807f5110_0 .net "word_addr", 31 0, L_0x5d8d80837d50;  1 drivers
v0x5d8d807f51f0_0 .net "word_data", 31 0, L_0x5d8d808391d0;  1 drivers
v0x5d8d807f52d0_0 .net "write_data", 31 0, v0x5d8d807faa00_0;  alias, 1 drivers
E_0x5d8d807e6220/0 .event edge, v0x5d8d807f4eb0_0, v0x5d8d807f4a90_0, v0x5d8d807f4830_0, v0x5d8d807f4b50_0;
E_0x5d8d807e6220/1 .event edge, v0x5d8d807f51f0_0;
E_0x5d8d807e6220 .event/or E_0x5d8d807e6220/0, E_0x5d8d807e6220/1;
E_0x5d8d807f30a0 .event posedge, v0x5d8d807ec2d0_0;
L_0x5d8d80837c60 .part L_0x5d8d80837ba0, 2, 30;
L_0x5d8d80837d50 .concat [ 2 30 0 0], L_0x772220357ad0, L_0x5d8d80837c60;
L_0x5d8d80837e90 .part L_0x5d8d80837ba0, 0, 2;
L_0x5d8d80837f30 .array/port v0x5d8d807f4df0, L_0x5d8d80837ba0;
L_0x5d8d80838040 .array/port v0x5d8d807f4df0, L_0x5d8d808381d0;
L_0x5d8d808380e0 .concat [ 32 1 0 0], L_0x5d8d80837ba0, L_0x772220357b18;
L_0x5d8d808381d0 .arith/sum 33, L_0x5d8d808380e0, L_0x772220357b60;
L_0x5d8d808383d0 .array/port v0x5d8d807f4df0, L_0x5d8d80837ba0;
L_0x5d8d808384c0 .concat [ 8 8 0 0], L_0x5d8d808383d0, L_0x5d8d80838040;
L_0x5d8d80838600 .array/port v0x5d8d807f4df0, L_0x5d8d80838790;
L_0x5d8d808386a0 .concat [ 32 1 0 0], L_0x5d8d80837d50, L_0x772220357ba8;
L_0x5d8d80838790 .arith/sum 33, L_0x5d8d808386a0, L_0x772220357bf0;
L_0x5d8d80838990 .array/port v0x5d8d807f4df0, L_0x5d8d80838ba0;
L_0x5d8d80838a30 .concat [ 32 1 0 0], L_0x5d8d80837d50, L_0x772220357c38;
L_0x5d8d80838ba0 .arith/sum 33, L_0x5d8d80838a30, L_0x772220357c80;
L_0x5d8d80838d30 .array/port v0x5d8d807f4df0, L_0x5d8d80838f00;
L_0x5d8d80838e60 .concat [ 32 1 0 0], L_0x5d8d80837d50, L_0x772220357cc8;
L_0x5d8d80838f00 .arith/sum 33, L_0x5d8d80838e60, L_0x772220357d10;
L_0x5d8d80839130 .array/port v0x5d8d807f4df0, L_0x5d8d80837d50;
L_0x5d8d808391d0 .concat [ 8 8 8 8], L_0x5d8d80839130, L_0x5d8d80838d30, L_0x5d8d80838990, L_0x5d8d80838600;
S_0x5d8d807f54d0 .scope module, "exception_unit_inst" "exception_unit" 4 534, 11 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "if_pc";
    .port_info 1 /INPUT 1 "if_valid";
    .port_info 2 /INPUT 1 "id_illegal_inst";
    .port_info 3 /INPUT 1 "id_ecall";
    .port_info 4 /INPUT 1 "id_ebreak";
    .port_info 5 /INPUT 32 "id_pc";
    .port_info 6 /INPUT 32 "id_instruction";
    .port_info 7 /INPUT 1 "id_valid";
    .port_info 8 /INPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_read";
    .port_info 10 /INPUT 1 "mem_write";
    .port_info 11 /INPUT 3 "mem_funct3";
    .port_info 12 /INPUT 32 "mem_pc";
    .port_info 13 /INPUT 32 "mem_instruction";
    .port_info 14 /INPUT 1 "mem_valid";
    .port_info 15 /OUTPUT 1 "exception";
    .port_info 16 /OUTPUT 5 "exception_code";
    .port_info 17 /OUTPUT 32 "exception_pc";
    .port_info 18 /OUTPUT 32 "exception_val";
P_0x5d8d807f5660 .param/l "CAUSE_BREAKPOINT" 1 11 42, C4<00011>;
P_0x5d8d807f56a0 .param/l "CAUSE_ECALL_FROM_M_MODE" 1 11 49, C4<01011>;
P_0x5d8d807f56e0 .param/l "CAUSE_ECALL_FROM_S_MODE" 1 11 48, C4<01001>;
P_0x5d8d807f5720 .param/l "CAUSE_ECALL_FROM_U_MODE" 1 11 47, C4<01000>;
P_0x5d8d807f5760 .param/l "CAUSE_ILLEGAL_INST" 1 11 41, C4<00010>;
P_0x5d8d807f57a0 .param/l "CAUSE_INST_ACCESS_FAULT" 1 11 40, C4<00001>;
P_0x5d8d807f57e0 .param/l "CAUSE_INST_ADDR_MISALIGNED" 1 11 39, C4<00000>;
P_0x5d8d807f5820 .param/l "CAUSE_LOAD_ACCESS_FAULT" 1 11 44, C4<00101>;
P_0x5d8d807f5860 .param/l "CAUSE_LOAD_ADDR_MISALIGNED" 1 11 43, C4<00100>;
P_0x5d8d807f58a0 .param/l "CAUSE_STORE_ACCESS_FAULT" 1 11 46, C4<00111>;
P_0x5d8d807f58e0 .param/l "CAUSE_STORE_ADDR_MISALIGNED" 1 11 45, C4<00110>;
P_0x5d8d807f5920 .param/l "FUNCT3_LB" 1 11 52, C4<000>;
P_0x5d8d807f5960 .param/l "FUNCT3_LBU" 1 11 55, C4<100>;
P_0x5d8d807f59a0 .param/l "FUNCT3_LH" 1 11 53, C4<001>;
P_0x5d8d807f59e0 .param/l "FUNCT3_LHU" 1 11 56, C4<101>;
P_0x5d8d807f5a20 .param/l "FUNCT3_LW" 1 11 54, C4<010>;
P_0x5d8d807f5a60 .param/l "FUNCT3_SB" 1 11 57, C4<000>;
P_0x5d8d807f5aa0 .param/l "FUNCT3_SH" 1 11 58, C4<001>;
P_0x5d8d807f5ae0 .param/l "FUNCT3_SW" 1 11 59, C4<010>;
L_0x7722203579b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8d808355d0 .functor AND 1, L_0x7722203579b0, L_0x5d8d808348c0, C4<1>, C4<1>;
L_0x5d8d80835690 .functor AND 1, v0x5d8d80801010_0, L_0x5d8d808371a0, C4<1>, C4<1>;
L_0x7722203579f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8d80835700 .functor AND 1, v0x5d8d80801010_0, L_0x7722203579f8, C4<1>, C4<1>;
L_0x772220357a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8d80835770 .functor AND 1, v0x5d8d80801010_0, L_0x772220357a40, C4<1>, C4<1>;
L_0x5d8d80835970 .functor OR 1, L_0x5d8d808357e0, L_0x5d8d80835880, C4<0>, C4<0>;
L_0x5d8d80835b70 .functor AND 1, v0x5d8d807fb470_0, L_0x5d8d80837350, C4<1>, C4<1>;
L_0x5d8d80835d00 .functor AND 1, L_0x5d8d80835970, L_0x5d8d80835c20, C4<1>, C4<1>;
L_0x5d8d80836100 .functor AND 1, L_0x5d8d80835a80, L_0x5d8d80835f70, C4<1>, C4<1>;
L_0x5d8d80836260 .functor OR 1, L_0x5d8d80835d00, L_0x5d8d80836100, C4<0>, C4<0>;
L_0x5d8d80836370 .functor AND 1, L_0x5d8d80835b70, L_0x5d8d80836260, C4<1>, C4<1>;
L_0x5d8d80836780 .functor AND 1, v0x5d8d807fb470_0, L_0x5d8d808374f0, C4<1>, C4<1>;
L_0x5d8d80836890 .functor AND 1, L_0x5d8d80836480, L_0x5d8d808367f0, C4<1>, C4<1>;
L_0x5d8d80836c10 .functor AND 1, L_0x5d8d80836520, L_0x5d8d80836ad0, C4<1>, C4<1>;
L_0x5d8d80836d20 .functor OR 1, L_0x5d8d80836890, L_0x5d8d80836c10, C4<0>, C4<0>;
L_0x5d8d80836950 .functor AND 1, L_0x5d8d80836780, L_0x5d8d80836d20, C4<1>, C4<1>;
v0x5d8d807f6670_0 .net *"_ivl_1", 1 0, L_0x5d8d80835050;  1 drivers
L_0x7722203577b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f6770_0 .net/2u *"_ivl_14", 2 0, L_0x7722203577b8;  1 drivers
v0x5d8d807f6850_0 .net *"_ivl_16", 0 0, L_0x5d8d808357e0;  1 drivers
L_0x772220357800 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f6920_0 .net/2u *"_ivl_18", 2 0, L_0x772220357800;  1 drivers
L_0x772220357770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f6a00_0 .net/2u *"_ivl_2", 1 0, L_0x772220357770;  1 drivers
v0x5d8d807f6ae0_0 .net *"_ivl_20", 0 0, L_0x5d8d80835880;  1 drivers
L_0x772220357848 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f6ba0_0 .net/2u *"_ivl_24", 2 0, L_0x772220357848;  1 drivers
v0x5d8d807f6c80_0 .net *"_ivl_29", 0 0, L_0x5d8d80835b70;  1 drivers
v0x5d8d807f6d40_0 .net *"_ivl_31", 0 0, L_0x5d8d80835c20;  1 drivers
v0x5d8d807f6e20_0 .net *"_ivl_33", 0 0, L_0x5d8d80835d00;  1 drivers
v0x5d8d807f6ee0_0 .net *"_ivl_35", 1 0, L_0x5d8d80835dc0;  1 drivers
L_0x772220357890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f6fc0_0 .net/2u *"_ivl_36", 1 0, L_0x772220357890;  1 drivers
v0x5d8d807f70a0_0 .net *"_ivl_38", 0 0, L_0x5d8d80835f70;  1 drivers
v0x5d8d807f7160_0 .net *"_ivl_4", 0 0, L_0x5d8d808348c0;  1 drivers
v0x5d8d807f7220_0 .net *"_ivl_41", 0 0, L_0x5d8d80836100;  1 drivers
v0x5d8d807f72e0_0 .net *"_ivl_43", 0 0, L_0x5d8d80836260;  1 drivers
L_0x7722203578d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f73a0_0 .net/2u *"_ivl_46", 2 0, L_0x7722203578d8;  1 drivers
L_0x772220357920 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f7480_0 .net/2u *"_ivl_50", 2 0, L_0x772220357920;  1 drivers
v0x5d8d807f7560_0 .net *"_ivl_55", 0 0, L_0x5d8d80836780;  1 drivers
v0x5d8d807f7620_0 .net *"_ivl_57", 0 0, L_0x5d8d808367f0;  1 drivers
v0x5d8d807f7700_0 .net *"_ivl_59", 0 0, L_0x5d8d80836890;  1 drivers
v0x5d8d807f77c0_0 .net *"_ivl_61", 1 0, L_0x5d8d808369c0;  1 drivers
L_0x772220357968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d807f78a0_0 .net/2u *"_ivl_62", 1 0, L_0x772220357968;  1 drivers
v0x5d8d807f7980_0 .net *"_ivl_64", 0 0, L_0x5d8d80836ad0;  1 drivers
v0x5d8d807f7a40_0 .net *"_ivl_67", 0 0, L_0x5d8d80836c10;  1 drivers
v0x5d8d807f7b00_0 .net *"_ivl_69", 0 0, L_0x5d8d80836d20;  1 drivers
v0x5d8d807f7bc0_0 .var "exception", 0 0;
v0x5d8d807f7c60_0 .var "exception_code", 4 0;
v0x5d8d807f7d30_0 .var "exception_pc", 31 0;
v0x5d8d807f7e00_0 .var "exception_val", 31 0;
v0x5d8d807f7ed0_0 .net "id_ebreak", 0 0, L_0x772220357a40;  1 drivers
v0x5d8d807f7f70_0 .net "id_ebreak_exc", 0 0, L_0x5d8d80835770;  1 drivers
v0x5d8d807f8030_0 .net "id_ecall", 0 0, L_0x7722203579f8;  1 drivers
v0x5d8d807f8300_0 .net "id_ecall_exc", 0 0, L_0x5d8d80835700;  1 drivers
v0x5d8d807f83c0_0 .net "id_illegal", 0 0, L_0x5d8d80835690;  1 drivers
v0x5d8d807f8480_0 .net "id_illegal_inst", 0 0, L_0x5d8d808371a0;  1 drivers
v0x5d8d807f8540_0 .net "id_instruction", 31 0, v0x5d8d807ff580_0;  alias, 1 drivers
v0x5d8d807f8620_0 .net "id_pc", 31 0, v0x5d8d808003e0_0;  alias, 1 drivers
v0x5d8d807f8700_0 .net "id_valid", 0 0, v0x5d8d80801010_0;  alias, 1 drivers
v0x5d8d807f87c0_0 .net "if_inst_misaligned", 0 0, L_0x5d8d808355d0;  1 drivers
v0x5d8d807f8880_0 .net "if_pc", 31 0, v0x5d8d80805ae0_0;  alias, 1 drivers
v0x5d8d807f8960_0 .net "if_valid", 0 0, L_0x7722203579b0;  1 drivers
v0x5d8d807f8a20_0 .net "mem_addr", 31 0, v0x5d8d807f9c80_0;  alias, 1 drivers
v0x5d8d807f8b10_0 .net "mem_funct3", 2 0, v0x5d8d807fa3d0_0;  alias, 1 drivers
v0x5d8d807f8be0_0 .net "mem_instruction", 31 0, v0x5d8d807fa5a0_0;  alias, 1 drivers
v0x5d8d807f8ca0_0 .net "mem_load_halfword", 0 0, L_0x5d8d80835970;  1 drivers
v0x5d8d807f8d60_0 .net "mem_load_misaligned", 0 0, L_0x5d8d80836370;  1 drivers
v0x5d8d807f8e20_0 .net "mem_load_word", 0 0, L_0x5d8d80835a80;  1 drivers
v0x5d8d807f8ee0_0 .net "mem_pc", 31 0, v0x5d8d807fad20_0;  alias, 1 drivers
v0x5d8d807f8fc0_0 .net "mem_read", 0 0, L_0x5d8d80837350;  1 drivers
v0x5d8d807f9080_0 .net "mem_store_halfword", 0 0, L_0x5d8d80836480;  1 drivers
v0x5d8d807f9140_0 .net "mem_store_misaligned", 0 0, L_0x5d8d80836950;  1 drivers
v0x5d8d807f9200_0 .net "mem_store_word", 0 0, L_0x5d8d80836520;  1 drivers
v0x5d8d807f92c0_0 .net "mem_valid", 0 0, v0x5d8d807fb470_0;  alias, 1 drivers
v0x5d8d807f9380_0 .net "mem_write", 0 0, L_0x5d8d808374f0;  1 drivers
E_0x5d8d807f2e00/0 .event edge, v0x5d8d807f87c0_0, v0x5d8d807f8880_0, v0x5d8d807f7f70_0, v0x5d8d807f8620_0;
E_0x5d8d807f2e00/1 .event edge, v0x5d8d807f8300_0, v0x5d8d807f83c0_0, v0x5d8d807f8540_0, v0x5d8d807f8d60_0;
E_0x5d8d807f2e00/2 .event edge, v0x5d8d807f8ee0_0, v0x5d8d807f4750_0, v0x5d8d807f9140_0;
E_0x5d8d807f2e00 .event/or E_0x5d8d807f2e00/0, E_0x5d8d807f2e00/1, E_0x5d8d807f2e00/2;
L_0x5d8d80835050 .part v0x5d8d80805ae0_0, 0, 2;
L_0x5d8d808348c0 .cmp/ne 2, L_0x5d8d80835050, L_0x772220357770;
L_0x5d8d808357e0 .cmp/eq 3, v0x5d8d807fa3d0_0, L_0x7722203577b8;
L_0x5d8d80835880 .cmp/eq 3, v0x5d8d807fa3d0_0, L_0x772220357800;
L_0x5d8d80835a80 .cmp/eq 3, v0x5d8d807fa3d0_0, L_0x772220357848;
L_0x5d8d80835c20 .part v0x5d8d807f9c80_0, 0, 1;
L_0x5d8d80835dc0 .part v0x5d8d807f9c80_0, 0, 2;
L_0x5d8d80835f70 .cmp/ne 2, L_0x5d8d80835dc0, L_0x772220357890;
L_0x5d8d80836480 .cmp/eq 3, v0x5d8d807fa3d0_0, L_0x7722203578d8;
L_0x5d8d80836520 .cmp/eq 3, v0x5d8d807fa3d0_0, L_0x772220357920;
L_0x5d8d808367f0 .part v0x5d8d807f9c80_0, 0, 1;
L_0x5d8d808369c0 .part v0x5d8d807f9c80_0, 0, 2;
L_0x5d8d80836ad0 .cmp/ne 2, L_0x5d8d808369c0, L_0x772220357968;
S_0x5d8d807f9740 .scope module, "exmem_reg" "exmem_register" 4 564, 12 5 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "mem_write_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 3 "funct3_in";
    .port_info 7 /INPUT 1 "mem_read_in";
    .port_info 8 /INPUT 1 "mem_write_in";
    .port_info 9 /INPUT 1 "reg_write_in";
    .port_info 10 /INPUT 2 "wb_sel_in";
    .port_info 11 /INPUT 1 "valid_in";
    .port_info 12 /INPUT 12 "csr_addr_in";
    .port_info 13 /INPUT 1 "csr_we_in";
    .port_info 14 /INPUT 32 "csr_rdata_in";
    .port_info 15 /INPUT 1 "is_mret_in";
    .port_info 16 /INPUT 32 "instruction_in";
    .port_info 17 /INPUT 32 "pc_in";
    .port_info 18 /OUTPUT 32 "alu_result_out";
    .port_info 19 /OUTPUT 32 "mem_write_data_out";
    .port_info 20 /OUTPUT 5 "rd_addr_out";
    .port_info 21 /OUTPUT 32 "pc_plus_4_out";
    .port_info 22 /OUTPUT 3 "funct3_out";
    .port_info 23 /OUTPUT 1 "mem_read_out";
    .port_info 24 /OUTPUT 1 "mem_write_out";
    .port_info 25 /OUTPUT 1 "reg_write_out";
    .port_info 26 /OUTPUT 2 "wb_sel_out";
    .port_info 27 /OUTPUT 1 "valid_out";
    .port_info 28 /OUTPUT 12 "csr_addr_out";
    .port_info 29 /OUTPUT 1 "csr_we_out";
    .port_info 30 /OUTPUT 32 "csr_rdata_out";
    .port_info 31 /OUTPUT 1 "is_mret_out";
    .port_info 32 /OUTPUT 32 "instruction_out";
    .port_info 33 /OUTPUT 32 "pc_out";
v0x5d8d807f63a0_0 .net "alu_result_in", 31 0, v0x5d8d806512e0_0;  alias, 1 drivers
v0x5d8d807f9c80_0 .var "alu_result_out", 31 0;
v0x5d8d807f9d70_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d807f9e60_0 .net "csr_addr_in", 11 0, v0x5d8d807fe750_0;  alias, 1 drivers
v0x5d8d807f9f00_0 .var "csr_addr_out", 11 0;
v0x5d8d807fa010_0 .net "csr_rdata_in", 31 0, v0x5d8d807ec530_0;  alias, 1 drivers
v0x5d8d807fa0d0_0 .var "csr_rdata_out", 31 0;
v0x5d8d807fa190_0 .net "csr_we_in", 0 0, v0x5d8d807feb80_0;  alias, 1 drivers
v0x5d8d807fa250_0 .var "csr_we_out", 0 0;
v0x5d8d807fa310_0 .net "funct3_in", 2 0, v0x5d8d807fef10_0;  alias, 1 drivers
v0x5d8d807fa3d0_0 .var "funct3_out", 2 0;
v0x5d8d807fa4e0_0 .net "instruction_in", 31 0, v0x5d8d807ff580_0;  alias, 1 drivers
v0x5d8d807fa5a0_0 .var "instruction_out", 31 0;
v0x5d8d807fa640_0 .net "is_mret_in", 0 0, v0x5d8d807ffa30_0;  alias, 1 drivers
v0x5d8d807fa6e0_0 .var "is_mret_out", 0 0;
v0x5d8d807fa7a0_0 .net "mem_read_in", 0 0, v0x5d8d807fff50_0;  alias, 1 drivers
v0x5d8d807fa860_0 .var "mem_read_out", 0 0;
v0x5d8d807fa930_0 .net "mem_write_data_in", 31 0, L_0x5d8d80831070;  alias, 1 drivers
v0x5d8d807faa00_0 .var "mem_write_data_out", 31 0;
v0x5d8d807faad0_0 .net "mem_write_in", 0 0, v0x5d8d808000e0_0;  alias, 1 drivers
v0x5d8d807fab70_0 .var "mem_write_out", 0 0;
v0x5d8d807fac30_0 .net "pc_in", 31 0, v0x5d8d808003e0_0;  alias, 1 drivers
v0x5d8d807fad20_0 .var "pc_out", 31 0;
v0x5d8d807fadf0_0 .net "pc_plus_4_in", 31 0, L_0x5d8d8082f560;  alias, 1 drivers
v0x5d8d807faeb0_0 .var "pc_plus_4_out", 31 0;
v0x5d8d807faf90_0 .net "rd_addr_in", 4 0, v0x5d8d80800590_0;  alias, 1 drivers
v0x5d8d807fb070_0 .var "rd_addr_out", 4 0;
v0x5d8d807fb150_0 .net "reg_write_in", 0 0, v0x5d8d80800720_0;  alias, 1 drivers
v0x5d8d807fb210_0 .var "reg_write_out", 0 0;
v0x5d8d807fb2d0_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d807fb3a0_0 .net "valid_in", 0 0, v0x5d8d80801010_0;  alias, 1 drivers
v0x5d8d807fb470_0 .var "valid_out", 0 0;
v0x5d8d807fb540_0 .net "wb_sel_in", 1 0, v0x5d8d808011c0_0;  alias, 1 drivers
v0x5d8d807fb7f0_0 .var "wb_sel_out", 1 0;
S_0x5d8d807fbcf0 .scope module, "forward_unit" "forwarding_unit" 4 445, 13 5 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "idex_rs1";
    .port_info 1 /INPUT 5 "idex_rs2";
    .port_info 2 /INPUT 5 "exmem_rd";
    .port_info 3 /INPUT 1 "exmem_reg_write";
    .port_info 4 /INPUT 5 "memwb_rd";
    .port_info 5 /INPUT 1 "memwb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x5d8d807fbfd0_0 .net "exmem_rd", 4 0, v0x5d8d807fb070_0;  alias, 1 drivers
v0x5d8d807fc0e0_0 .net "exmem_reg_write", 0 0, v0x5d8d807fb210_0;  alias, 1 drivers
v0x5d8d807fc1b0_0 .var "forward_a", 1 0;
v0x5d8d807fc280_0 .var "forward_b", 1 0;
v0x5d8d807fc340_0 .net "idex_rs1", 4 0, v0x5d8d808009a0_0;  alias, 1 drivers
v0x5d8d807fc470_0 .net "idex_rs2", 4 0, v0x5d8d80800cf0_0;  alias, 1 drivers
v0x5d8d807fc550_0 .net "memwb_rd", 4 0, v0x5d8d80804dd0_0;  alias, 1 drivers
v0x5d8d807fc630_0 .net "memwb_reg_write", 0 0, v0x5d8d80804f30_0;  alias, 1 drivers
E_0x5d8d807fbed0/0 .event edge, v0x5d8d807fb210_0, v0x5d8d807fb070_0, v0x5d8d807fc470_0, v0x5d8d807fc630_0;
E_0x5d8d807fbed0/1 .event edge, v0x5d8d807fc550_0;
E_0x5d8d807fbed0 .event/or E_0x5d8d807fbed0/0, E_0x5d8d807fbed0/1;
E_0x5d8d807fbf60/0 .event edge, v0x5d8d807fb210_0, v0x5d8d807fb070_0, v0x5d8d807fc340_0, v0x5d8d807fc630_0;
E_0x5d8d807fbf60/1 .event edge, v0x5d8d807fc550_0;
E_0x5d8d807fbf60 .event/or E_0x5d8d807fbf60/0, E_0x5d8d807fbf60/1;
S_0x5d8d807fc840 .scope module, "hazard_unit" "hazard_detection_unit" 4 357, 14 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idex_mem_read";
    .port_info 1 /INPUT 5 "idex_rd";
    .port_info 2 /INPUT 5 "ifid_rs1";
    .port_info 3 /INPUT 5 "ifid_rs2";
    .port_info 4 /OUTPUT 1 "stall_pc";
    .port_info 5 /OUTPUT 1 "stall_ifid";
    .port_info 6 /OUTPUT 1 "bubble_idex";
L_0x5d8d8082ee50 .functor AND 1, L_0x5d8d8082ed10, L_0x5d8d8082edb0, C4<1>, C4<1>;
L_0x5d8d8082f0f0 .functor AND 1, L_0x5d8d8082ef60, L_0x5d8d8082f000, C4<1>, C4<1>;
L_0x5d8d8082f200 .functor OR 1, L_0x5d8d8082ee50, L_0x5d8d8082f0f0, C4<0>, C4<0>;
L_0x5d8d8082f310 .functor AND 1, v0x5d8d807fff50_0, L_0x5d8d8082f200, C4<1>, C4<1>;
L_0x5d8d8082f380 .functor BUFZ 1, L_0x5d8d8082f310, C4<0>, C4<0>, C4<0>;
L_0x5d8d8082f440 .functor BUFZ 1, L_0x5d8d8082f310, C4<0>, C4<0>, C4<0>;
L_0x5d8d8082f4f0 .functor BUFZ 1, L_0x5d8d8082f310, C4<0>, C4<0>, C4<0>;
v0x5d8d807fcac0_0 .net *"_ivl_0", 0 0, L_0x5d8d8082ed10;  1 drivers
L_0x772220356be8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807fcba0_0 .net/2u *"_ivl_10", 4 0, L_0x772220356be8;  1 drivers
v0x5d8d807fcc80_0 .net *"_ivl_12", 0 0, L_0x5d8d8082f000;  1 drivers
v0x5d8d807fcd20_0 .net *"_ivl_17", 0 0, L_0x5d8d8082f200;  1 drivers
L_0x772220356ba0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d807fcde0_0 .net/2u *"_ivl_2", 4 0, L_0x772220356ba0;  1 drivers
v0x5d8d807fcf10_0 .net *"_ivl_4", 0 0, L_0x5d8d8082edb0;  1 drivers
v0x5d8d807fcfd0_0 .net *"_ivl_8", 0 0, L_0x5d8d8082ef60;  1 drivers
v0x5d8d807fd090_0 .net "bubble_idex", 0 0, L_0x5d8d8082f4f0;  alias, 1 drivers
v0x5d8d807fd150_0 .net "idex_mem_read", 0 0, v0x5d8d807fff50_0;  alias, 1 drivers
v0x5d8d807fd280_0 .net "idex_rd", 4 0, v0x5d8d80800590_0;  alias, 1 drivers
v0x5d8d807fd350_0 .net "ifid_rs1", 4 0, L_0x5d8d808266e0;  alias, 1 drivers
v0x5d8d807fd420_0 .net "ifid_rs2", 4 0, L_0x5d8d80826780;  alias, 1 drivers
v0x5d8d807fd4f0_0 .net "load_use_hazard", 0 0, L_0x5d8d8082f310;  1 drivers
v0x5d8d807fd590_0 .net "rs1_hazard", 0 0, L_0x5d8d8082ee50;  1 drivers
v0x5d8d807fd650_0 .net "rs2_hazard", 0 0, L_0x5d8d8082f0f0;  1 drivers
v0x5d8d807fd710_0 .net "stall_ifid", 0 0, L_0x5d8d8082f440;  alias, 1 drivers
v0x5d8d807fd7d0_0 .net "stall_pc", 0 0, L_0x5d8d8082f380;  alias, 1 drivers
L_0x5d8d8082ed10 .cmp/eq 5, v0x5d8d80800590_0, L_0x5d8d808266e0;
L_0x5d8d8082edb0 .cmp/ne 5, v0x5d8d80800590_0, L_0x772220356ba0;
L_0x5d8d8082ef60 .cmp/eq 5, v0x5d8d80800590_0, L_0x5d8d80826780;
L_0x5d8d8082f000 .cmp/ne 5, v0x5d8d80800590_0, L_0x772220356be8;
S_0x5d8d807fd9b0 .scope module, "idex_reg" "idex_register" 4 368, 15 5 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "rs1_data_in";
    .port_info 5 /INPUT 32 "rs2_data_in";
    .port_info 6 /INPUT 5 "rs1_addr_in";
    .port_info 7 /INPUT 5 "rs2_addr_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 32 "imm_in";
    .port_info 10 /INPUT 7 "opcode_in";
    .port_info 11 /INPUT 3 "funct3_in";
    .port_info 12 /INPUT 7 "funct7_in";
    .port_info 13 /INPUT 4 "alu_control_in";
    .port_info 14 /INPUT 1 "alu_src_in";
    .port_info 15 /INPUT 1 "branch_in";
    .port_info 16 /INPUT 1 "jump_in";
    .port_info 17 /INPUT 1 "mem_read_in";
    .port_info 18 /INPUT 1 "mem_write_in";
    .port_info 19 /INPUT 1 "reg_write_in";
    .port_info 20 /INPUT 2 "wb_sel_in";
    .port_info 21 /INPUT 1 "valid_in";
    .port_info 22 /INPUT 12 "csr_addr_in";
    .port_info 23 /INPUT 1 "csr_we_in";
    .port_info 24 /INPUT 1 "csr_src_in";
    .port_info 25 /INPUT 32 "csr_wdata_in";
    .port_info 26 /INPUT 1 "is_ecall_in";
    .port_info 27 /INPUT 1 "is_ebreak_in";
    .port_info 28 /INPUT 1 "is_mret_in";
    .port_info 29 /INPUT 1 "illegal_inst_in";
    .port_info 30 /INPUT 32 "instruction_in";
    .port_info 31 /OUTPUT 32 "pc_out";
    .port_info 32 /OUTPUT 32 "rs1_data_out";
    .port_info 33 /OUTPUT 32 "rs2_data_out";
    .port_info 34 /OUTPUT 5 "rs1_addr_out";
    .port_info 35 /OUTPUT 5 "rs2_addr_out";
    .port_info 36 /OUTPUT 5 "rd_addr_out";
    .port_info 37 /OUTPUT 32 "imm_out";
    .port_info 38 /OUTPUT 7 "opcode_out";
    .port_info 39 /OUTPUT 3 "funct3_out";
    .port_info 40 /OUTPUT 7 "funct7_out";
    .port_info 41 /OUTPUT 4 "alu_control_out";
    .port_info 42 /OUTPUT 1 "alu_src_out";
    .port_info 43 /OUTPUT 1 "branch_out";
    .port_info 44 /OUTPUT 1 "jump_out";
    .port_info 45 /OUTPUT 1 "mem_read_out";
    .port_info 46 /OUTPUT 1 "mem_write_out";
    .port_info 47 /OUTPUT 1 "reg_write_out";
    .port_info 48 /OUTPUT 2 "wb_sel_out";
    .port_info 49 /OUTPUT 1 "valid_out";
    .port_info 50 /OUTPUT 12 "csr_addr_out";
    .port_info 51 /OUTPUT 1 "csr_we_out";
    .port_info 52 /OUTPUT 1 "csr_src_out";
    .port_info 53 /OUTPUT 32 "csr_wdata_out";
    .port_info 54 /OUTPUT 1 "is_ecall_out";
    .port_info 55 /OUTPUT 1 "is_ebreak_out";
    .port_info 56 /OUTPUT 1 "is_mret_out";
    .port_info 57 /OUTPUT 1 "illegal_inst_out";
    .port_info 58 /OUTPUT 32 "instruction_out";
v0x5d8d807fe0d0_0 .net "alu_control_in", 3 0, v0x5d8d806419f0_0;  alias, 1 drivers
v0x5d8d807fe1e0_0 .var "alu_control_out", 3 0;
v0x5d8d807fe2b0_0 .net "alu_src_in", 0 0, v0x5d8d807e7240_0;  alias, 1 drivers
v0x5d8d807fe3b0_0 .var "alu_src_out", 0 0;
v0x5d8d807fe450_0 .net "branch_in", 0 0, v0x5d8d807e7320_0;  alias, 1 drivers
v0x5d8d807fe540_0 .var "branch_out", 0 0;
v0x5d8d807fe610_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d807fe6b0_0 .net "csr_addr_in", 11 0, L_0x5d8d8082e260;  alias, 1 drivers
v0x5d8d807fe750_0 .var "csr_addr_out", 11 0;
v0x5d8d807fe7f0_0 .net "csr_src_in", 0 0, v0x5d8d807e73c0_0;  alias, 1 drivers
v0x5d8d807fe890_0 .var "csr_src_out", 0 0;
v0x5d8d807fe930_0 .net "csr_wdata_in", 31 0, L_0x5d8d8082e500;  alias, 1 drivers
v0x5d8d807fe9f0_0 .var "csr_wdata_out", 31 0;
v0x5d8d807feae0_0 .net "csr_we_in", 0 0, L_0x5d8d8082eb10;  alias, 1 drivers
v0x5d8d807feb80_0 .var "csr_we_out", 0 0;
v0x5d8d807fec50_0 .net "flush", 0 0, L_0x5d8d80825050;  alias, 1 drivers
v0x5d8d807fecf0_0 .net "funct3_in", 2 0, L_0x5d8d808265b0;  alias, 1 drivers
v0x5d8d807fef10_0 .var "funct3_out", 2 0;
v0x5d8d807fefd0_0 .net "funct7_in", 6 0, L_0x5d8d80826930;  alias, 1 drivers
v0x5d8d807ff0e0_0 .var "funct7_out", 6 0;
v0x5d8d807ff1c0_0 .net "illegal_inst_in", 0 0, v0x5d8d807e7750_0;  alias, 1 drivers
v0x5d8d807ff260_0 .var "illegal_inst_out", 0 0;
v0x5d8d807ff300_0 .net "imm_in", 31 0, L_0x5d8d8082dd00;  alias, 1 drivers
v0x5d8d807ff3e0_0 .var "imm_out", 31 0;
v0x5d8d807ff4c0_0 .net "instruction_in", 31 0, v0x5d8d80801f10_0;  alias, 1 drivers
v0x5d8d807ff580_0 .var "instruction_out", 31 0;
v0x5d8d807ff670_0 .net "is_ebreak_in", 0 0, L_0x5d8d8082b220;  alias, 1 drivers
v0x5d8d807ff730_0 .var "is_ebreak_out", 0 0;
v0x5d8d807ff7f0_0 .net "is_ecall_in", 0 0, L_0x5d8d8082b100;  alias, 1 drivers
v0x5d8d807ff8b0_0 .var "is_ecall_out", 0 0;
v0x5d8d807ff970_0 .net "is_mret_in", 0 0, L_0x5d8d8082b290;  alias, 1 drivers
v0x5d8d807ffa30_0 .var "is_mret_out", 0 0;
v0x5d8d807ffad0_0 .net "jump_in", 0 0, v0x5d8d807e7bf0_0;  alias, 1 drivers
v0x5d8d807ffdb0_0 .var "jump_out", 0 0;
v0x5d8d807ffe80_0 .net "mem_read_in", 0 0, v0x5d8d807e7cb0_0;  alias, 1 drivers
v0x5d8d807fff50_0 .var "mem_read_out", 0 0;
v0x5d8d80800040_0 .net "mem_write_in", 0 0, v0x5d8d807e7d70_0;  alias, 1 drivers
v0x5d8d808000e0_0 .var "mem_write_out", 0 0;
v0x5d8d808001b0_0 .net "opcode_in", 6 0, L_0x5d8d80826350;  alias, 1 drivers
v0x5d8d808002a0_0 .var "opcode_out", 6 0;
v0x5d8d80800340_0 .net "pc_in", 31 0, v0x5d8d808020e0_0;  alias, 1 drivers
v0x5d8d808003e0_0 .var "pc_out", 31 0;
v0x5d8d808004d0_0 .net "rd_addr_in", 4 0, L_0x5d8d80826510;  alias, 1 drivers
v0x5d8d80800590_0 .var "rd_addr_out", 4 0;
v0x5d8d80800680_0 .net "reg_write_in", 0 0, v0x5d8d807e7f10_0;  alias, 1 drivers
v0x5d8d80800720_0 .var "reg_write_out", 0 0;
v0x5d8d808007c0_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d808008b0_0 .net "rs1_addr_in", 4 0, L_0x5d8d808266e0;  alias, 1 drivers
v0x5d8d808009a0_0 .var "rs1_addr_out", 4 0;
v0x5d8d80800a40_0 .net "rs1_data_in", 31 0, L_0x5d8d8082cd30;  alias, 1 drivers
v0x5d8d80800b00_0 .var "rs1_data_out", 31 0;
v0x5d8d80800be0_0 .net "rs2_addr_in", 4 0, L_0x5d8d80826780;  alias, 1 drivers
v0x5d8d80800cf0_0 .var "rs2_addr_out", 4 0;
v0x5d8d80800db0_0 .net "rs2_data_in", 31 0, L_0x5d8d8082d3b0;  alias, 1 drivers
v0x5d8d80800e70_0 .var "rs2_data_out", 31 0;
v0x5d8d80800f50_0 .net "valid_in", 0 0, v0x5d8d808022f0_0;  alias, 1 drivers
v0x5d8d80801010_0 .var "valid_out", 0 0;
v0x5d8d80801100_0 .net "wb_sel_in", 1 0, v0x5d8d807e7fd0_0;  alias, 1 drivers
v0x5d8d808011c0_0 .var "wb_sel_out", 1 0;
S_0x5d8d808019a0 .scope module, "ifid_reg" "ifid_register" 4 244, 16 5 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_in";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "instruction_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x5d8d80801b80 .param/l "NOP" 1 16 22, C4<00000000000000000000000000010011>;
v0x5d8d80801ca0_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d80801d60_0 .net "flush", 0 0, L_0x5d8d807e60a0;  alias, 1 drivers
v0x5d8d80801e20_0 .net "instruction_in", 31 0, L_0x5d8d80826130;  alias, 1 drivers
v0x5d8d80801f10_0 .var "instruction_out", 31 0;
v0x5d8d80801fd0_0 .net "pc_in", 31 0, v0x5d8d80805ae0_0;  alias, 1 drivers
v0x5d8d808020e0_0 .var "pc_out", 31 0;
v0x5d8d80802180_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d80802220_0 .net "stall", 0 0, L_0x5d8d8082f440;  alias, 1 drivers
v0x5d8d808022f0_0 .var "valid_out", 0 0;
S_0x5d8d80802510 .scope module, "imem" "instruction_memory" 4 238, 17 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x5d8d808026a0 .param/str "MEM_FILE" 0 17 8, "tests/riscv-compliance/rv32ui-p-add.hex";
P_0x5d8d808026e0 .param/l "MEM_SIZE" 0 17 7, +C4<00000000000000000001000000000000>;
L_0x772220356060 .functor BUFT 1, C4<00000000000000000000111111111111>, C4<0>, C4<0>, C4<0>;
L_0x5d8d808251f0 .functor AND 32, v0x5d8d80805ae0_0, L_0x772220356060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5d8d80802c70_0 .net/2u *"_ivl_0", 31 0, L_0x772220356060;  1 drivers
v0x5d8d80802d70_0 .net *"_ivl_10", 7 0, L_0x5d8d80825490;  1 drivers
v0x5d8d80802e50_0 .net *"_ivl_12", 32 0, L_0x5d8d80825530;  1 drivers
L_0x7722203560f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d80802f40_0 .net *"_ivl_15", 0 0, L_0x7722203560f0;  1 drivers
L_0x772220356138 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5d8d80803020_0 .net/2u *"_ivl_16", 32 0, L_0x772220356138;  1 drivers
v0x5d8d80803100_0 .net *"_ivl_18", 32 0, L_0x5d8d808256c0;  1 drivers
v0x5d8d808031e0_0 .net *"_ivl_20", 7 0, L_0x5d8d808258c0;  1 drivers
v0x5d8d808032c0_0 .net *"_ivl_22", 32 0, L_0x5d8d808259a0;  1 drivers
L_0x772220356180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d808033a0_0 .net *"_ivl_25", 0 0, L_0x772220356180;  1 drivers
L_0x7722203561c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5d8d80803480_0 .net/2u *"_ivl_26", 32 0, L_0x7722203561c8;  1 drivers
v0x5d8d80803560_0 .net *"_ivl_28", 32 0, L_0x5d8d80825a90;  1 drivers
v0x5d8d80803640_0 .net *"_ivl_30", 7 0, L_0x5d8d80825c70;  1 drivers
v0x5d8d80803720_0 .net *"_ivl_32", 32 0, L_0x5d8d80825d10;  1 drivers
L_0x772220356210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8d80803800_0 .net *"_ivl_35", 0 0, L_0x772220356210;  1 drivers
L_0x772220356258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d8d808038e0_0 .net/2u *"_ivl_36", 32 0, L_0x772220356258;  1 drivers
v0x5d8d808039c0_0 .net *"_ivl_38", 32 0, L_0x5d8d80825f30;  1 drivers
v0x5d8d80803aa0_0 .net *"_ivl_40", 7 0, L_0x5d8d80826020;  1 drivers
v0x5d8d80803b80_0 .net *"_ivl_5", 29 0, L_0x5d8d80825260;  1 drivers
L_0x7722203560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d80803c60_0 .net/2u *"_ivl_6", 1 0, L_0x7722203560a8;  1 drivers
v0x5d8d80803d40_0 .net "addr", 31 0, v0x5d8d80805ae0_0;  alias, 1 drivers
v0x5d8d80803e00_0 .net "instruction", 31 0, L_0x5d8d80826130;  alias, 1 drivers
v0x5d8d80803ec0_0 .net "masked_addr", 31 0, L_0x5d8d808251f0;  1 drivers
v0x5d8d80803f80 .array "mem", 4095 0, 7 0;
v0x5d8d80804040_0 .net "word_addr", 31 0, L_0x5d8d80825350;  1 drivers
L_0x5d8d80825260 .part L_0x5d8d808251f0, 2, 30;
L_0x5d8d80825350 .concat [ 2 30 0 0], L_0x7722203560a8, L_0x5d8d80825260;
L_0x5d8d80825490 .array/port v0x5d8d80803f80, L_0x5d8d808256c0;
L_0x5d8d80825530 .concat [ 32 1 0 0], L_0x5d8d80825350, L_0x7722203560f0;
L_0x5d8d808256c0 .arith/sum 33, L_0x5d8d80825530, L_0x772220356138;
L_0x5d8d808258c0 .array/port v0x5d8d80803f80, L_0x5d8d80825a90;
L_0x5d8d808259a0 .concat [ 32 1 0 0], L_0x5d8d80825350, L_0x772220356180;
L_0x5d8d80825a90 .arith/sum 33, L_0x5d8d808259a0, L_0x7722203561c8;
L_0x5d8d80825c70 .array/port v0x5d8d80803f80, L_0x5d8d80825f30;
L_0x5d8d80825d10 .concat [ 32 1 0 0], L_0x5d8d80825350, L_0x772220356210;
L_0x5d8d80825f30 .arith/sum 33, L_0x5d8d80825d10, L_0x772220356258;
L_0x5d8d80826020 .array/port v0x5d8d80803f80, L_0x5d8d80825350;
L_0x5d8d80826130 .concat [ 8 8 8 8], L_0x5d8d80826020, L_0x5d8d80825c70, L_0x5d8d808258c0, L_0x5d8d80825490;
S_0x5d8d808029c0 .scope begin, "$unm_blk_90" "$unm_blk_90" 17 18, 17 18 0, S_0x5d8d80802510;
 .timescale -9 -12;
v0x5d8d80802b70_0 .var/i "i", 31 0;
S_0x5d8d80804180 .scope module, "memwb_reg" "memwb_register" 4 629, 18 5 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "mem_read_data_in";
    .port_info 4 /INPUT 5 "rd_addr_in";
    .port_info 5 /INPUT 32 "pc_plus_4_in";
    .port_info 6 /INPUT 1 "reg_write_in";
    .port_info 7 /INPUT 2 "wb_sel_in";
    .port_info 8 /INPUT 1 "valid_in";
    .port_info 9 /INPUT 32 "csr_rdata_in";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 32 "mem_read_data_out";
    .port_info 12 /OUTPUT 5 "rd_addr_out";
    .port_info 13 /OUTPUT 32 "pc_plus_4_out";
    .port_info 14 /OUTPUT 1 "reg_write_out";
    .port_info 15 /OUTPUT 2 "wb_sel_out";
    .port_info 16 /OUTPUT 1 "valid_out";
    .port_info 17 /OUTPUT 32 "csr_rdata_out";
v0x5d8d808045c0_0 .net "alu_result_in", 31 0, v0x5d8d807f9c80_0;  alias, 1 drivers
v0x5d8d80804680_0 .var "alu_result_out", 31 0;
v0x5d8d80804760_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d80804800_0 .net "csr_rdata_in", 31 0, v0x5d8d807fa0d0_0;  alias, 1 drivers
v0x5d8d808048d0_0 .var "csr_rdata_out", 31 0;
v0x5d8d808049e0_0 .net "mem_read_data_in", 31 0, v0x5d8d807f5030_0;  alias, 1 drivers
v0x5d8d80804aa0_0 .var "mem_read_data_out", 31 0;
v0x5d8d80804b60_0 .net "pc_plus_4_in", 31 0, v0x5d8d807faeb0_0;  alias, 1 drivers
v0x5d8d80804c50_0 .var "pc_plus_4_out", 31 0;
v0x5d8d80804d10_0 .net "rd_addr_in", 4 0, v0x5d8d807fb070_0;  alias, 1 drivers
v0x5d8d80804dd0_0 .var "rd_addr_out", 4 0;
v0x5d8d80804e90_0 .net "reg_write_in", 0 0, L_0x5d8d80837a90;  alias, 1 drivers
v0x5d8d80804f30_0 .var "reg_write_out", 0 0;
v0x5d8d80805000_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d80805130_0 .net "valid_in", 0 0, L_0x5d8d80838920;  1 drivers
v0x5d8d808051d0_0 .var "valid_out", 0 0;
v0x5d8d80805290_0 .net "wb_sel_in", 1 0, v0x5d8d807fb7f0_0;  alias, 1 drivers
v0x5d8d80805490_0 .var "wb_sel_out", 1 0;
S_0x5d8d80805830 .scope module, "pc_inst" "pc" 4 226, 19 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc_current";
P_0x5d8d808059c0 .param/l "RESET_VECTOR" 0 19 7, C4<00000000000000000000000000000000>;
v0x5d8d80804360_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d80805ae0_0 .var "pc_current", 31 0;
v0x5d8d80805ba0_0 .net "pc_next", 31 0, L_0x5d8d80824bd0;  alias, 1 drivers
v0x5d8d80805c90_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d80805d30_0 .net "stall", 0 0, L_0x5d8d8082f380;  alias, 1 drivers
S_0x5d8d80805ed0 .scope module, "regfile" "register_file" 4 314, 20 6 0, S_0x5d8d807bb070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "rd_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0x5d8d8082b4b0 .functor AND 1, v0x5d8d80804f30_0, L_0x5d8d8082b410, C4<1>, C4<1>;
L_0x5d8d8082b5c0 .functor AND 1, L_0x5d8d8082b4b0, L_0x5d8d8082b520, C4<1>, C4<1>;
L_0x5d8d8082bf00 .functor AND 1, v0x5d8d80804f30_0, L_0x5d8d8082be60, C4<1>, C4<1>;
L_0x5d8d8082c0b0 .functor AND 1, L_0x5d8d8082bf00, L_0x5d8d8082bfc0, C4<1>, C4<1>;
L_0x772220356690 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806100_0 .net/2u *"_ivl_0", 4 0, L_0x772220356690;  1 drivers
L_0x772220356720 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806200_0 .net/2u *"_ivl_10", 4 0, L_0x772220356720;  1 drivers
v0x5d8d808062e0_0 .net *"_ivl_12", 0 0, L_0x5d8d8082b520;  1 drivers
v0x5d8d80806380_0 .net *"_ivl_15", 0 0, L_0x5d8d8082b5c0;  1 drivers
v0x5d8d80806440_0 .net *"_ivl_16", 31 0, L_0x5d8d8082b680;  1 drivers
v0x5d8d80806570_0 .net *"_ivl_18", 6 0, L_0x5d8d8082b720;  1 drivers
v0x5d8d80806650_0 .net *"_ivl_2", 0 0, L_0x5d8d8082b370;  1 drivers
L_0x772220356768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806710_0 .net *"_ivl_21", 1 0, L_0x772220356768;  1 drivers
v0x5d8d808067f0_0 .net *"_ivl_22", 31 0, L_0x5d8d8082b970;  1 drivers
L_0x7722203567b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d808068d0_0 .net/2u *"_ivl_26", 4 0, L_0x7722203567b0;  1 drivers
v0x5d8d808069b0_0 .net *"_ivl_28", 0 0, L_0x5d8d8082bd20;  1 drivers
L_0x7722203567f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806a70_0 .net/2u *"_ivl_30", 31 0, L_0x7722203567f8;  1 drivers
v0x5d8d80806b50_0 .net *"_ivl_32", 0 0, L_0x5d8d8082be60;  1 drivers
v0x5d8d80806c10_0 .net *"_ivl_35", 0 0, L_0x5d8d8082bf00;  1 drivers
L_0x772220356840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806cd0_0 .net/2u *"_ivl_36", 4 0, L_0x772220356840;  1 drivers
v0x5d8d80806db0_0 .net *"_ivl_38", 0 0, L_0x5d8d8082bfc0;  1 drivers
L_0x7722203566d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8d80806e70_0 .net/2u *"_ivl_4", 31 0, L_0x7722203566d8;  1 drivers
v0x5d8d80807060_0 .net *"_ivl_41", 0 0, L_0x5d8d8082c0b0;  1 drivers
v0x5d8d80807120_0 .net *"_ivl_42", 31 0, L_0x5d8d8082c170;  1 drivers
v0x5d8d80807200_0 .net *"_ivl_44", 6 0, L_0x5d8d8082c210;  1 drivers
L_0x772220356888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d8d808072e0_0 .net *"_ivl_47", 1 0, L_0x772220356888;  1 drivers
v0x5d8d808073c0_0 .net *"_ivl_48", 31 0, L_0x5d8d8082c4d0;  1 drivers
v0x5d8d808074a0_0 .net *"_ivl_6", 0 0, L_0x5d8d8082b410;  1 drivers
v0x5d8d80807560_0 .net *"_ivl_9", 0 0, L_0x5d8d8082b4b0;  1 drivers
v0x5d8d80807620_0 .net "clk", 0 0, v0x5d8d80813f60_0;  alias, 1 drivers
v0x5d8d808076c0_0 .var/i "i", 31 0;
v0x5d8d808077a0_0 .net "rd_addr", 4 0, v0x5d8d80804dd0_0;  alias, 1 drivers
v0x5d8d80807860_0 .net "rd_data", 31 0, L_0x5d8d8083a650;  alias, 1 drivers
v0x5d8d80807940_0 .net "rd_wen", 0 0, v0x5d8d80804f30_0;  alias, 1 drivers
v0x5d8d80807a30 .array "registers", 31 0, 31 0;
v0x5d8d80807af0_0 .net "reset_n", 0 0, v0x5d8d808142a0_0;  alias, 1 drivers
v0x5d8d80807b90_0 .net "rs1_addr", 4 0, L_0x5d8d808266e0;  alias, 1 drivers
v0x5d8d80807c50_0 .net "rs1_data", 31 0, L_0x5d8d8082bb40;  alias, 1 drivers
v0x5d8d80807f40_0 .net "rs2_addr", 4 0, L_0x5d8d80826780;  alias, 1 drivers
v0x5d8d80808000_0 .net "rs2_data", 31 0, L_0x5d8d8082c610;  alias, 1 drivers
L_0x5d8d8082b370 .cmp/eq 5, L_0x5d8d808266e0, L_0x772220356690;
L_0x5d8d8082b410 .cmp/eq 5, v0x5d8d80804dd0_0, L_0x5d8d808266e0;
L_0x5d8d8082b520 .cmp/ne 5, v0x5d8d80804dd0_0, L_0x772220356720;
L_0x5d8d8082b680 .array/port v0x5d8d80807a30, L_0x5d8d8082b720;
L_0x5d8d8082b720 .concat [ 5 2 0 0], L_0x5d8d808266e0, L_0x772220356768;
L_0x5d8d8082b970 .functor MUXZ 32, L_0x5d8d8082b680, L_0x5d8d8083a650, L_0x5d8d8082b5c0, C4<>;
L_0x5d8d8082bb40 .functor MUXZ 32, L_0x5d8d8082b970, L_0x7722203566d8, L_0x5d8d8082b370, C4<>;
L_0x5d8d8082bd20 .cmp/eq 5, L_0x5d8d80826780, L_0x7722203567b0;
L_0x5d8d8082be60 .cmp/eq 5, v0x5d8d80804dd0_0, L_0x5d8d80826780;
L_0x5d8d8082bfc0 .cmp/ne 5, v0x5d8d80804dd0_0, L_0x772220356840;
L_0x5d8d8082c170 .array/port v0x5d8d80807a30, L_0x5d8d8082c210;
L_0x5d8d8082c210 .concat [ 5 2 0 0], L_0x5d8d80826780, L_0x772220356888;
L_0x5d8d8082c4d0 .functor MUXZ 32, L_0x5d8d8082c170, L_0x5d8d8083a650, L_0x5d8d8082c0b0, C4<>;
L_0x5d8d8082c610 .functor MUXZ 32, L_0x5d8d8082c4d0, L_0x7722203567f8, L_0x5d8d8082bd20, C4<>;
    .scope S_0x5d8d80805830;
T_1 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d80805c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80805ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d8d80805d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5d8d80805ba0_0;
    %assign/vec4 v0x5d8d80805ae0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d8d80802510;
T_2 ;
    %fork t_1, S_0x5d8d808029c0;
    %jmp t_0;
    .scope S_0x5d8d808029c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d80802b70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5d8d80802b70_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 19, 0, 8;
    %ix/getv/s 4, v0x5d8d80802b70_0;
    %store/vec4a v0x5d8d80803f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5d8d80802b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5d8d80803f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5d8d80802b70_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5d8d80803f80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5d8d80802b70_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5d8d80803f80, 4, 0;
    %load/vec4 v0x5d8d80802b70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5d8d80802b70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 17 30 "$readmemh", P_0x5d8d808026a0, v0x5d8d80803f80 {0 0 0};
    %end;
    .scope S_0x5d8d80802510;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x5d8d808019a0;
T_3 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d80802180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d808020e0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5d8d80801f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d808022f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d8d80801d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d808020e0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5d8d80801f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d808022f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5d8d80802220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5d8d808020e0_0;
    %assign/vec4 v0x5d8d808020e0_0, 0;
    %load/vec4 v0x5d8d80801f10_0;
    %assign/vec4 v0x5d8d80801f10_0, 0;
    %load/vec4 v0x5d8d808022f0_0;
    %assign/vec4 v0x5d8d808022f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5d8d80801fd0_0;
    %assign/vec4 v0x5d8d808020e0_0, 0;
    %load/vec4 v0x5d8d80801e20_0;
    %assign/vec4 v0x5d8d80801f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8d808022f0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d8d807925a0;
T_4 ;
    %wait E_0x5d8d806433f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7bf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e73c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7750_0, 0, 1;
    %load/vec4 v0x5d8d807e7e30_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7750_0, 0, 1;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7bf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7320_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %load/vec4 v0x5d8d807e7590_0;
    %load/vec4 v0x5d8d807e7670_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d80641930_0, 0, 1;
    %store/vec4 v0x5d8d80641790_0, 0, 7;
    %store/vec4 v0x5d8d80641690_0, 0, 3;
    %callf/vec4 TD_test_exception_at_d4.dut.control_inst.get_alu_control, S_0x5d8d80792920;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d8d807e7810_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807e7240_0, 0, 1;
    %load/vec4 v0x5d8d807e7590_0;
    %load/vec4 v0x5d8d807e7670_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d80641930_0, 0, 1;
    %store/vec4 v0x5d8d80641790_0, 0, 7;
    %store/vec4 v0x5d8d80641690_0, 0, 3;
    %callf/vec4 TD_test_exception_at_d4.dut.control_inst.get_alu_control, S_0x5d8d80792920;
    %store/vec4 v0x5d8d806419f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %jmp T_4.12;
T_4.9 ;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x5d8d807e78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7f10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5d8d807e7fd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7480_0, 0, 1;
    %load/vec4 v0x5d8d807e7590_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5d8d807e73c0_0, 0, 1;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x5d8d807e7a70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5d8d807e79b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.15, 9;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x5d8d807e7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7bf0_0, 0, 1;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807e7750_0, 0, 1;
T_4.18 ;
T_4.16 ;
T_4.14 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5d8d80805ed0;
T_5 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d80807af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d808076c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5d8d808076c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d8d808076c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d80807a30, 0, 4;
    %load/vec4 v0x5d8d808076c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8d808076c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d8d80807940_0;
    %load/vec4 v0x5d8d808077a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5d8d80807860_0;
    %load/vec4 v0x5d8d808077a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d80807a30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d8d807fd9b0;
T_6 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d808007c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d808003e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80800b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80800e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d808009a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d80800cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d80800590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ff3e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d8d808002a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d8d807fef10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d8d807ff0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8d807fe1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ffdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d808000e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d80800720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d808011c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d80801010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5d8d807fe750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807feb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807fe9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ffa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ff580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d8d807fec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5d8d80800340_0;
    %assign/vec4 v0x5d8d808003e0_0, 0;
    %load/vec4 v0x5d8d80800a40_0;
    %assign/vec4 v0x5d8d80800b00_0, 0;
    %load/vec4 v0x5d8d80800db0_0;
    %assign/vec4 v0x5d8d80800e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d808009a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d80800cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d80800590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ff3e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d8d808002a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d8d807fef10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d8d807ff0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8d807fe1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ffdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d808000e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d80800720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d808011c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d80801010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5d8d807fe750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807feb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fe890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807fe9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ffa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ff260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ff580_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5d8d80800340_0;
    %assign/vec4 v0x5d8d808003e0_0, 0;
    %load/vec4 v0x5d8d80800a40_0;
    %assign/vec4 v0x5d8d80800b00_0, 0;
    %load/vec4 v0x5d8d80800db0_0;
    %assign/vec4 v0x5d8d80800e70_0, 0;
    %load/vec4 v0x5d8d808008b0_0;
    %assign/vec4 v0x5d8d808009a0_0, 0;
    %load/vec4 v0x5d8d80800be0_0;
    %assign/vec4 v0x5d8d80800cf0_0, 0;
    %load/vec4 v0x5d8d808004d0_0;
    %assign/vec4 v0x5d8d80800590_0, 0;
    %load/vec4 v0x5d8d807ff300_0;
    %assign/vec4 v0x5d8d807ff3e0_0, 0;
    %load/vec4 v0x5d8d808001b0_0;
    %assign/vec4 v0x5d8d808002a0_0, 0;
    %load/vec4 v0x5d8d807fecf0_0;
    %assign/vec4 v0x5d8d807fef10_0, 0;
    %load/vec4 v0x5d8d807fefd0_0;
    %assign/vec4 v0x5d8d807ff0e0_0, 0;
    %load/vec4 v0x5d8d807fe0d0_0;
    %assign/vec4 v0x5d8d807fe1e0_0, 0;
    %load/vec4 v0x5d8d807fe2b0_0;
    %assign/vec4 v0x5d8d807fe3b0_0, 0;
    %load/vec4 v0x5d8d807fe450_0;
    %assign/vec4 v0x5d8d807fe540_0, 0;
    %load/vec4 v0x5d8d807ffad0_0;
    %assign/vec4 v0x5d8d807ffdb0_0, 0;
    %load/vec4 v0x5d8d807ffe80_0;
    %assign/vec4 v0x5d8d807fff50_0, 0;
    %load/vec4 v0x5d8d80800040_0;
    %assign/vec4 v0x5d8d808000e0_0, 0;
    %load/vec4 v0x5d8d80800680_0;
    %assign/vec4 v0x5d8d80800720_0, 0;
    %load/vec4 v0x5d8d80801100_0;
    %assign/vec4 v0x5d8d808011c0_0, 0;
    %load/vec4 v0x5d8d80800f50_0;
    %assign/vec4 v0x5d8d80801010_0, 0;
    %load/vec4 v0x5d8d807fe6b0_0;
    %assign/vec4 v0x5d8d807fe750_0, 0;
    %load/vec4 v0x5d8d807feae0_0;
    %assign/vec4 v0x5d8d807feb80_0, 0;
    %load/vec4 v0x5d8d807fe7f0_0;
    %assign/vec4 v0x5d8d807fe890_0, 0;
    %load/vec4 v0x5d8d807fe930_0;
    %assign/vec4 v0x5d8d807fe9f0_0, 0;
    %load/vec4 v0x5d8d807ff7f0_0;
    %assign/vec4 v0x5d8d807ff8b0_0, 0;
    %load/vec4 v0x5d8d807ff670_0;
    %assign/vec4 v0x5d8d807ff730_0, 0;
    %load/vec4 v0x5d8d807ff970_0;
    %assign/vec4 v0x5d8d807ffa30_0, 0;
    %load/vec4 v0x5d8d807ff1c0_0;
    %assign/vec4 v0x5d8d807ff260_0, 0;
    %load/vec4 v0x5d8d807ff4c0_0;
    %assign/vec4 v0x5d8d807ff580_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d8d807fbcf0;
T_7 ;
    %wait E_0x5d8d807fbf60;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807fc1b0_0, 0, 2;
    %load/vec4 v0x5d8d807fc0e0_0;
    %load/vec4 v0x5d8d807fbfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5d8d807fbfd0_0;
    %load/vec4 v0x5d8d807fc340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d8d807fc1b0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5d8d807fc630_0;
    %load/vec4 v0x5d8d807fc550_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5d8d807fc550_0;
    %load/vec4 v0x5d8d807fc340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d8d807fc1b0_0, 0, 2;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5d8d807fbcf0;
T_8 ;
    %wait E_0x5d8d807fbed0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d8d807fc280_0, 0, 2;
    %load/vec4 v0x5d8d807fc0e0_0;
    %load/vec4 v0x5d8d807fbfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5d8d807fbfd0_0;
    %load/vec4 v0x5d8d807fc470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d8d807fc280_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5d8d807fc630_0;
    %load/vec4 v0x5d8d807fc550_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5d8d807fc550_0;
    %load/vec4 v0x5d8d807fc470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d8d807fc280_0, 0, 2;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5d8d807d4f00;
T_9 ;
    %wait E_0x5d8d80642ef0;
    %load/vec4 v0x5d8d807c1fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %add;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %sub;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x5d8d80688d10_0;
    %ix/getv 4, v0x5d8d806c63f0_0;
    %shiftl 4;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x5d8d806c64d0_0;
    %load/vec4 v0x5d8d806c65b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %xor;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x5d8d80688d10_0;
    %ix/getv 4, v0x5d8d806c63f0_0;
    %shiftr 4;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x5d8d806c64d0_0;
    %ix/getv 4, v0x5d8d806c63f0_0;
    %shiftr/s 4;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %or;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x5d8d80688d10_0;
    %load/vec4 v0x5d8d8067e0b0_0;
    %and;
    %store/vec4 v0x5d8d806512e0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5d8d80792220;
T_10 ;
    %wait E_0x5d8d807994c0;
    %load/vec4 v0x5d8d806cdca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5d8d806cdae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5d8d806cdbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0x5d8d806d0280_0;
    %load/vec4 v0x5d8d806d0370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0x5d8d806d0280_0;
    %load/vec4 v0x5d8d806d0370_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x5d8d806d0480_0;
    %load/vec4 v0x5d8d806d0560_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x5d8d806d0560_0;
    %load/vec4 v0x5d8d806d0480_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x5d8d806d0280_0;
    %load/vec4 v0x5d8d806d0370_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x5d8d806d0370_0;
    %load/vec4 v0x5d8d806d0280_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d806d0640_0, 0, 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5d8d80757730;
T_11 ;
    %wait E_0x5d8d807e6110;
    %load/vec4 v0x5d8d807ec390_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.0 ;
    %load/vec4 v0x5d8d807edb60_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.1 ;
    %load/vec4 v0x5d8d807ed5c0_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v0x5d8d807ed320_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v0x5d8d807edd20_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.4 ;
    %load/vec4 v0x5d8d807ed760_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.5 ;
    %load/vec4 v0x5d8d807ed160_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.6 ;
    %load/vec4 v0x5d8d807ecfa0_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.7 ;
    %load/vec4 v0x5d8d807edc40_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.8 ;
    %load/vec4 v0x5d8d807ed4e0_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.9 ;
    %load/vec4 v0x5d8d807ede00_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v0x5d8d807ecec0_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.11 ;
    %load/vec4 v0x5d8d807ed400_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v0x5d8d807ed240_0;
    %store/vec4 v0x5d8d807ec530_0, 0, 32;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5d8d80757730;
T_12 ;
    %wait E_0x5d8d807e61a0;
    %load/vec4 v0x5d8d807ec470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %load/vec4 v0x5d8d807ec530_0;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x5d8d807ec770_0;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x5d8d807ec770_0;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x5d8d807ec530_0;
    %load/vec4 v0x5d8d807ec770_0;
    %or;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x5d8d807ec530_0;
    %load/vec4 v0x5d8d807ec770_0;
    %or;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x5d8d807ec530_0;
    %load/vec4 v0x5d8d807ec770_0;
    %inv;
    %and;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x5d8d807ec530_0;
    %load/vec4 v0x5d8d807ec770_0;
    %inv;
    %and;
    %store/vec4 v0x5d8d807ec910_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5d8d80757730;
T_13 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d807edee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ed900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ed9c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d8d807eda80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ed320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807edd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ed760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ed160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ecfa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807edc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807ed4e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5d8d807ee080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5d8d807ee140_0;
    %assign/vec4 v0x5d8d807ed160_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5d8d807edfa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5d8d807ecfa0_0, 0;
    %load/vec4 v0x5d8d807ee220_0;
    %assign/vec4 v0x5d8d807edc40_0, 0;
    %load/vec4 v0x5d8d807ed900_0;
    %assign/vec4 v0x5d8d807ed9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807ed900_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5d8d807eda80_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5d8d807ed6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5d8d807ed9c0_0;
    %assign/vec4 v0x5d8d807ed900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8d807ed9c0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5d8d807ec850_0;
    %load/vec4 v0x5d8d807ec5f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5d8d807ec390_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.17;
T_13.8 ;
    %load/vec4 v0x5d8d807ec910_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5d8d807ed900_0, 0;
    %load/vec4 v0x5d8d807ec910_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5d8d807ed9c0_0, 0;
    %load/vec4 v0x5d8d807ec910_0;
    %parti/s 2, 11, 5;
    %assign/vec4 v0x5d8d807eda80_0, 0;
    %jmp T_13.17;
T_13.9 ;
    %load/vec4 v0x5d8d807ec910_0;
    %assign/vec4 v0x5d8d807ed320_0, 0;
    %jmp T_13.17;
T_13.10 ;
    %load/vec4 v0x5d8d807ec910_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d807edd20_0, 0;
    %jmp T_13.17;
T_13.11 ;
    %load/vec4 v0x5d8d807ec910_0;
    %assign/vec4 v0x5d8d807ed760_0, 0;
    %jmp T_13.17;
T_13.12 ;
    %load/vec4 v0x5d8d807ec910_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d807ed160_0, 0;
    %jmp T_13.17;
T_13.13 ;
    %load/vec4 v0x5d8d807ec910_0;
    %assign/vec4 v0x5d8d807ecfa0_0, 0;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v0x5d8d807ec910_0;
    %assign/vec4 v0x5d8d807edc40_0, 0;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v0x5d8d807ec910_0;
    %assign/vec4 v0x5d8d807ed4e0_0, 0;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5d8d807f54d0;
T_14 ;
    %wait E_0x5d8d807f2e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %load/vec4 v0x5d8d807f87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8880_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %load/vec4 v0x5d8d807f8880_0;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5d8d807f7f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8620_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %load/vec4 v0x5d8d807f8620_0;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5d8d807f8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8620_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5d8d807f83c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8620_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %load/vec4 v0x5d8d807f8540_0;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5d8d807f8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8ee0_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %load/vec4 v0x5d8d807f8a20_0;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5d8d807f9140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d807f7bc0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5d8d807f7c60_0, 0, 5;
    %load/vec4 v0x5d8d807f8ee0_0;
    %store/vec4 v0x5d8d807f7d30_0, 0, 32;
    %load/vec4 v0x5d8d807f8a20_0;
    %store/vec4 v0x5d8d807f7e00_0, 0, 32;
T_14.10 ;
T_14.9 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5d8d807f9740;
T_15 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d807fb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807f9c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807faa00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d807fb070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807faeb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d8d807fa3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fa860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fab70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fb210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d807fb7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fb470_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5d8d807f9f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fa250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807fa0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d807fa6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807fa5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d807fad20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5d8d807f63a0_0;
    %assign/vec4 v0x5d8d807f9c80_0, 0;
    %load/vec4 v0x5d8d807fa930_0;
    %assign/vec4 v0x5d8d807faa00_0, 0;
    %load/vec4 v0x5d8d807faf90_0;
    %assign/vec4 v0x5d8d807fb070_0, 0;
    %load/vec4 v0x5d8d807fadf0_0;
    %assign/vec4 v0x5d8d807faeb0_0, 0;
    %load/vec4 v0x5d8d807fa310_0;
    %assign/vec4 v0x5d8d807fa3d0_0, 0;
    %load/vec4 v0x5d8d807fa7a0_0;
    %assign/vec4 v0x5d8d807fa860_0, 0;
    %load/vec4 v0x5d8d807faad0_0;
    %assign/vec4 v0x5d8d807fab70_0, 0;
    %load/vec4 v0x5d8d807fb150_0;
    %assign/vec4 v0x5d8d807fb210_0, 0;
    %load/vec4 v0x5d8d807fb540_0;
    %assign/vec4 v0x5d8d807fb7f0_0, 0;
    %load/vec4 v0x5d8d807fb3a0_0;
    %assign/vec4 v0x5d8d807fb470_0, 0;
    %load/vec4 v0x5d8d807f9e60_0;
    %assign/vec4 v0x5d8d807f9f00_0, 0;
    %load/vec4 v0x5d8d807fa190_0;
    %assign/vec4 v0x5d8d807fa250_0, 0;
    %load/vec4 v0x5d8d807fa010_0;
    %assign/vec4 v0x5d8d807fa0d0_0, 0;
    %load/vec4 v0x5d8d807fa640_0;
    %assign/vec4 v0x5d8d807fa6e0_0, 0;
    %load/vec4 v0x5d8d807fa4e0_0;
    %assign/vec4 v0x5d8d807fa5a0_0, 0;
    %load/vec4 v0x5d8d807fac30_0;
    %assign/vec4 v0x5d8d807fad20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5d8d807f2ba0;
T_16 ;
    %wait E_0x5d8d807f30a0;
    %load/vec4 v0x5d8d807f4f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5d8d807f4a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d8d807f4d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d8d807f4d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5d8d807f4d10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5d8d807f5110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5d8d807f5110_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5d8d807f5110_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %load/vec4 v0x5d8d807f52d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5d8d807f5110_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d8d807f4df0, 0, 4;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5d8d807f2ba0;
T_17 ;
    %wait E_0x5d8d807e6220;
    %load/vec4 v0x5d8d807f4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5d8d807f4a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0x5d8d807f4830_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5d8d807f4830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0x5d8d807f4b50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5d8d807f4b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0x5d8d807f51f0_0;
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5d8d807f4830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5d8d807f4b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f5030_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5d8d807f2ba0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d807f4c30_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5d8d807f4c30_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5d8d807f4c30_0;
    %store/vec4a v0x5d8d807f4df0, 4, 0;
    %load/vec4 v0x5d8d807f4c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8d807f4c30_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call/w 10 100 "$readmemh", P_0x5d8d807e51e0, v0x5d8d807f4df0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5d8d80804180;
T_19 ;
    %wait E_0x5d8d806293c0;
    %load/vec4 v0x5d8d80805000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80804680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80804aa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d8d80804dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d80804c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d80804f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5d8d80805490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8d808051d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8d808048d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5d8d808045c0_0;
    %assign/vec4 v0x5d8d80804680_0, 0;
    %load/vec4 v0x5d8d808049e0_0;
    %assign/vec4 v0x5d8d80804aa0_0, 0;
    %load/vec4 v0x5d8d80804d10_0;
    %assign/vec4 v0x5d8d80804dd0_0, 0;
    %load/vec4 v0x5d8d80804b60_0;
    %assign/vec4 v0x5d8d80804c50_0, 0;
    %load/vec4 v0x5d8d80804e90_0;
    %assign/vec4 v0x5d8d80804f30_0, 0;
    %load/vec4 v0x5d8d80805290_0;
    %assign/vec4 v0x5d8d80805490_0, 0;
    %load/vec4 v0x5d8d80805130_0;
    %assign/vec4 v0x5d8d808051d0_0, 0;
    %load/vec4 v0x5d8d80804800_0;
    %assign/vec4 v0x5d8d808048d0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5d8d807bacf0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d80813f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8d808142a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8d80814020_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x5d8d807bacf0;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x5d8d80813f60_0;
    %inv;
    %store/vec4 v0x5d8d80813f60_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5d8d807bacf0;
T_22 ;
    %wait E_0x5d8d807f30a0;
    %load/vec4 v0x5d8d808142a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5d8d80814020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8d80814020_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %load/vec4 v0x5d8d80814020_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5d8d80814020_0;
    %cmpi/s 42, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call/w 3 27 "$display", "Cycle %0d: PC=%h instr=%h exc=%b code=%h trap_vec=%h", v0x5d8d80814020_0, v0x5d8d808141d0_0, v0x5d8d80814100_0, v0x5d8d8080d8e0_0, v0x5d8d8080d9d0_0, v0x5d8d80813d70_0 {0 0 0};
T_22.2 ;
    %load/vec4 v0x5d8d80814020_0;
    %cmpi/s 45, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.4, 5;
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_22.4 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5d8d807bacf0;
T_23 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8d808142a0_0, 0, 1;
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "sim/test_exception_at_d4.v";
    "rtl/core/rv32i_core_pipelined.v";
    "rtl/core/alu.v";
    "rtl/core/branch_unit.v";
    "rtl/core/control.v";
    "rtl/core/csr_file.v";
    "rtl/core/decoder.v";
    "rtl/memory/data_memory.v";
    "rtl/core/exception_unit.v";
    "rtl/core/exmem_register.v";
    "rtl/core/forwarding_unit.v";
    "rtl/core/hazard_detection_unit.v";
    "rtl/core/idex_register.v";
    "rtl/core/ifid_register.v";
    "rtl/memory/instruction_memory.v";
    "rtl/core/memwb_register.v";
    "rtl/core/pc.v";
    "rtl/core/register_file.v";
