Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 14 18:30:43 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   CLK0_IBUF
   PS2KB_DATA_IBUF
   RESET_IBUF
   TBRE_IBUF
   TSRE_IBUF


