* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 12 2024 12:31:57

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  75
    LUTs:                 152
    RAMs:                 0
    IOBs:                 23
    GBs:                  4
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 155/7680
        Combinational Logic Cells: 80       out of   7680      1.04167%
        Sequential Logic Cells:    75       out of   7680      0.976563%
        Logic Tiles:               47       out of   960       4.89583%
    Registers: 
        Logic Registers:           75       out of   7680      0.976563%
        IO Registers:              6        out of   1280      0.46875
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                7        out of   95        7.36842%
        Output Pins:               15       out of   95        15.7895%
        InOut Pins:                1        out of   95        1.05263%
    Global Buffers:                4        out of   8         50%
    PLLs:                          1        out of   2         50%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 5        out of   25        20%
    Bank 0: 16       out of   24        66.6667%
    Bank 2: 1        out of   22        4.54545%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                          Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                          -----------   
    A5          Input      SB_LVCMOS    No       0        Simple Input                         deldn         
    A11         Input      SB_LVCMOS    No       0        Simple Input                         delup         
    C6          Input      SB_LVCMOS    No       0        Simple Input                         consolereset  
    C11         Input      SB_LVCMOS    No       0        Simple Input                         masterreset   
    L12         Input      SB_LVCMOS    No       1        Simple Input                         apusync       
    P1          Input      SB_LVCMOS    No       3        Simple Input                         altreset      
    P8          Input      SB_LVCMOS    No       2        Simple Input                         PACKAGEPIN    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                          Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                          -----------   
    A4          Output     SB_LVCMOS    No       0        Simple Output                        led7          
    A6          Output     SB_LVCMOS    No       0        Simple Output                        lcol3         
    A7          Output     SB_LVCMOS    No       0        Simple Output                        led5          
    A10         Output     SB_LVCMOS    No       0        Simple Output                        led2          
    A12         Output     SB_LVCMOS    No       0        Simple Output                        lcol1         
    C4          Output     SB_LVCMOS    No       0        Simple Output                        led8          
    C5          Output     SB_LVCMOS    No       0        Simple Output                        lcol4         
    C7          Output     SB_LVCMOS    No       0        Simple Output                        led6          
    C10         Output     SB_LVCMOS    No       0        Simple Output                        led1          
    D6          Output     SB_LVCMOS    No       0        Simple Output                        led4          
    D7          Output     SB_LVCMOS    No       0        Simple Output                        led3          
    D10         Output     SB_LVCMOS    No       0        Simple Output                        lcol2         
    J12         Output     SB_LVCMOS    No       1        Output Registered                    apureset      
    K12         Output     SB_LVCMOS    No       1        Output Registered                    cpureset      
    K14         Output     SB_LVCMOS    No       1        Output DDR with Enable               cpuclk        

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                          Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                          -----------   
    H11         InOut      SB_LVCMOS    No       1        Simple Input Output DDR with Enable  apuclk        

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name        
    -------------  -------  ---------  ------  -----------        
    3              2        IO         52      PACKAGEPIN_0_c_g   
    1              0                   19      PLLOUTCORE_g       
    4              0                   1       arse.un1_io_0_1_g  
    6              3                   28      masterreset_c_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 9 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1123 out of 146184      0.76821%
                          Span 4      169 out of  29696      0.5691%
                         Span 12       74 out of   5632      1.31392%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       25 out of   6720      0.372024%

