Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb  4 22:14:41 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                        Violations  
------  --------  -------------------------------------------------  ----------  
XDCC-2  Warning   Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.505        0.000                      0                  158        0.107        0.000                      0                  158        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.939        0.000                      0                   91        0.165        0.000                      0                   91       19.500        0.000                       0                    58  
  clk_out2_clk_wiz_0        3.505        0.000                      0                   62        0.213        0.000                      0                   62        3.500        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.175        0.000                      0                   29        0.107        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.939ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.338%)  route 3.687ns (81.662%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.942     3.514    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.702    38.410    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
                         clock pessimism              0.568    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X161Y129       FDRE (Setup_fdre_C_R)       -0.429    38.454    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 34.939    

Slack (MET) :             35.020ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.686%)  route 3.603ns (81.314%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 38.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     3.430    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    38.407    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
                         clock pessimism              0.568    38.974    
                         clock uncertainty           -0.095    38.880    
    SLICE_X160Y127       FDRE (Setup_fdre_C_R)       -0.429    38.451    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 35.020    

Slack (MET) :             35.020ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.686%)  route 3.603ns (81.314%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 38.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     3.430    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    38.407    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C
                         clock pessimism              0.568    38.974    
                         clock uncertainty           -0.095    38.880    
    SLICE_X160Y127       FDRE (Setup_fdre_C_R)       -0.429    38.451    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 35.020    

Slack (MET) :             35.020ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.686%)  route 3.603ns (81.314%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 38.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     3.430    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    38.407    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C
                         clock pessimism              0.568    38.974    
                         clock uncertainty           -0.095    38.880    
    SLICE_X160Y127       FDRE (Setup_fdre_C_R)       -0.429    38.451    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 35.020    

Slack (MET) :             35.020ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.828ns (18.686%)  route 3.603ns (81.314%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 38.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     3.430    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    38.407    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C
                         clock pessimism              0.568    38.974    
                         clock uncertainty           -0.095    38.880    
    SLICE_X160Y127       FDRE (Setup_fdre_C_R)       -0.429    38.451    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 35.020    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.319%)  route 3.458ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     3.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    38.409    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                         clock pessimism              0.591    38.999    
                         clock uncertainty           -0.095    38.905    
    SLICE_X161Y128       FDRE (Setup_fdre_C_R)       -0.429    38.476    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.319%)  route 3.458ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     3.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    38.409    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
                         clock pessimism              0.591    38.999    
                         clock uncertainty           -0.095    38.905    
    SLICE_X161Y128       FDRE (Setup_fdre_C_R)       -0.429    38.476    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.319%)  route 3.458ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     3.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    38.409    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
                         clock pessimism              0.591    38.999    
                         clock uncertainty           -0.095    38.905    
    SLICE_X161Y128       FDRE (Setup_fdre_C_R)       -0.429    38.476    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.319%)  route 3.458ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     3.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    38.409    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
                         clock pessimism              0.591    38.999    
                         clock uncertainty           -0.095    38.905    
    SLICE_X161Y128       FDRE (Setup_fdre_C_R)       -0.429    38.476    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 35.191    

Slack (MET) :             35.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.319%)  route 3.458ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.001ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.818    -1.001    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.545 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/Q
                         net (fo=7, routed)           0.879     0.334    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.124     0.458 f  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4/O
                         net (fo=6, routed)           0.700     1.158    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_4_n_0
    SLICE_X160Y128       LUT6 (Prop_lut6_I5_O)        0.124     1.282 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=11, routed)          1.166     2.448    video_inst/Inst_vga/vga_sig_gen/col_counter/E[0]
    SLICE_X161Y136       LUT2 (Prop_lut2_I0_O)        0.124     2.572 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     3.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    38.409    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
                         clock pessimism              0.591    38.999    
                         clock uncertainty           -0.095    38.905    
    SLICE_X161Y128       FDRE (Setup_fdre_C_R)       -0.429    38.476    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 35.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y137       FDSE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDSE (Prop_fdse_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.412    video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.063    -0.577    video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.181%)  route 0.147ns (43.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X159Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/Q
                         net (fo=1, routed)           0.147    -0.366    video_inst/inst_dvid/TDMS_encoder_blue/v_sync_is_low
    SLICE_X162Y139       LUT5 (Prop_lut5_I1_O)        0.048    -0.318 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.280    -0.615    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.131    -0.484    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.397    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.070    -0.571    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.412    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.052    -0.588    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.381    video_inst/inst_dvid/TDMS_encoder_red_n_0
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.063    -0.592    video_inst/inst_dvid/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.166%)  route 0.154ns (44.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/Q
                         net (fo=8, routed)           0.154    -0.358    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg_n_0_[1]
    SLICE_X160Y139       LUT5 (Prop_lut5_I2_O)        0.049    -0.309 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[3]
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.107    -0.534    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.638    -0.662    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/Q
                         net (fo=8, routed)           0.154    -0.367    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg_n_0_[6]
    SLICE_X160Y128       LUT6 (Prop_lut6_I3_O)        0.045    -0.322 r  video_inst/Inst_vga/vga_sig_gen/col_counter/h_sync_is_low_i_1/O
                         net (fo=1, routed)           0.000    -0.322    video_inst/Inst_vga/vga_sig_gen/h_sync_is_low0
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.909    -0.905    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
                         clock pessimism              0.257    -0.648    
    SLICE_X160Y128       FDRE (Hold_fdre_C_D)         0.092    -0.556    video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/Q
                         net (fo=8, routed)           0.154    -0.358    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg_n_0_[1]
    SLICE_X160Y139       LUT4 (Prop_lut4_I3_O)        0.045    -0.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[2]
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.092    -0.549    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/Q
                         net (fo=8, routed)           0.153    -0.359    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg_n_0_[1]
    SLICE_X160Y139       LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.314    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[0]
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.091    -0.550    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.670%)  route 0.188ns (50.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.645    -0.655    video_inst/Inst_vga/vga_sig_gen/clk_out1
    SLICE_X160Y137       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/Q
                         net (fo=22, routed)          0.188    -0.325    video_inst/inst_dvid/TDMS_encoder_red/blank
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.045    -0.280 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.917    -0.897    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.520    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y128   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y137   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y137   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y137   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y139   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y137   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y137   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.009%)  route 2.978ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.840     1.759    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     1.883 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     2.882    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.387    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.009%)  route 2.978ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.840     1.759    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     1.883 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     2.882    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.387    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.009%)  route 2.978ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.840     1.759    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     1.883 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     2.882    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.387    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.009%)  route 2.978ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.840     1.759    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     1.883 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     2.882    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.387    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.890ns (23.009%)  route 2.978ns (76.991%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.840     1.759    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     1.883 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     2.882    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.387    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.890ns (25.908%)  route 2.545ns (74.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.687     1.605    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.729 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.720     2.449    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.890ns (25.908%)  route 2.545ns (74.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.687     1.605    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.729 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.720     2.449    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.890ns (25.908%)  route 2.545ns (74.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.687     1.605    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.729 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.720     2.449    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.890ns (25.908%)  route 2.545ns (74.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.687     1.605    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.729 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.720     2.449    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.890ns (25.908%)  route 2.545ns (74.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y146       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=32, routed)          0.687     1.605    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y139       LUT2 (Prop_lut2_I1_O)        0.124     1.729 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.720     2.449    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  4.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.360    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.257    -0.636    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.063    -0.573    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.358    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.257    -0.636    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.063    -0.573    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.360    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.059    -0.593    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.359    video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.592    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y146       FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.367    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X162Y146       FDRE (Hold_fdre_C_D)         0.052    -0.600    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.366    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.599    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.533%)  route 0.205ns (52.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=2, routed)           0.205    -0.308    video_inst/inst_dvid/data1[6]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.520    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.359%)  route 0.208ns (59.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.648    -0.652    video_inst/inst_dvid/clk_out2
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  video_inst/inst_dvid/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.208    -0.302    video_inst/inst_dvid/shift_clock[1]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.572    video_inst/inst_dvid/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.654%)  route 0.221ns (54.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.645    -0.655    video_inst/inst_dvid/clk_out2
    SLICE_X163Y137       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.221    -0.292    video_inst/inst_dvid/data1[7]
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  video_inst/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.247    video_inst/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X162Y135       FDSE (Hold_fdse_C_D)         0.121    -0.520    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.644    -0.656    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  video_inst/inst_dvid/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.150    -0.357    video_inst/inst_dvid/data1[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.098    -0.259 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120    -0.536    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X163Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y138   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.325%)  route 2.234ns (77.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.234     0.761    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.124     0.885 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     1.885    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.060    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.325%)  route 2.234ns (77.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.234     0.761    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.124     0.885 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     1.885    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.060    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.325%)  route 2.234ns (77.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.234     0.761    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.124     0.885 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     1.885    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.060    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.325%)  route 2.234ns (77.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.234     0.761    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.124     0.885 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     1.885    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.060    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.642ns (22.325%)  route 2.234ns (77.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.234     0.761    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.124     0.885 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.000     1.885    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     6.060    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.763%)  route 2.308ns (78.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           2.308     1.835    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.124     1.959 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.077     6.661    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.668ns (22.446%)  route 2.308ns (77.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.828    -0.991    video_inst/inst_dvid/clk_out1
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           2.308     1.835    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.150     1.985 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.985    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.383     6.799    
                         clock uncertainty           -0.215     6.584    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.118     6.702    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.606ns (22.685%)  route 2.065ns (77.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 6.418 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.829    -0.990    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           2.065     1.532    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y138       LUT3 (Prop_lut3_I2_O)        0.150     1.682 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.682    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X163Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.710     6.418    video_inst/inst_dvid/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.383     6.801    
                         clock uncertainty           -0.215     6.586    
    SLICE_X163Y138       FDRE (Setup_fdre_C_D)        0.075     6.661    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.670ns (36.050%)  route 1.189ns (63.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -0.471 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.845     0.375    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.152     0.527 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.343     0.870    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.631     5.956    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.956    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.670ns (36.050%)  route 1.189ns (63.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.830    -0.989    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -0.471 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.845     0.375    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.152     0.527 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.343     0.870    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.631     5.956    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.956    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.785%)  route 0.438ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.313    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.029    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X163Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.137    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.785%)  route 0.438ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.313    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.029    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X163Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.137    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.785%)  route 0.438ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.313    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.029    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X163Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.137    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.785%)  route 0.438ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.313    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.029    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X163Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.137    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.785%)  route 0.438ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.199    -0.313    video_inst/inst_dvid/latched_green[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.029    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X163Y136       FDSE (Hold_fdse_C_S)        -0.018    -0.137    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.208ns (34.293%)  route 0.399ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.210    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.166 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.119    -0.047    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.080    -0.195    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.208ns (34.293%)  route 0.399ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.210    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.166 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.119    -0.047    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.080    -0.195    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.208ns (34.293%)  route 0.399ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.210    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.166 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.119    -0.047    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.080    -0.195    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.208ns (34.293%)  route 0.399ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.210    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.166 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.119    -0.047    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.080    -0.195    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.208ns (34.293%)  route 0.399ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out1
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.210    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y139       LUT2 (Prop_lut2_I0_O)        0.044    -0.166 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.119    -0.047    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.920    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.329    
                         clock uncertainty            0.215    -0.115    
    SLICE_X163Y140       FDSE (Hold_fdse_C_S)        -0.080    -0.195    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.147    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     5.382 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.382    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     5.382 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.382    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     5.381 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     5.381    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     5.381 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     5.381    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     5.373 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.373    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     5.372 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.372    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     5.360 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     5.360    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     5.359 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     5.359    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.334 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.334    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.335 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.335    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     0.358    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.359    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     0.359    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=43, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.360    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.392ns  (logic 1.186ns (26.996%)  route 3.207ns (73.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.942     4.392    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.702    -1.590    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.186ns (27.523%)  route 3.123ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     4.308    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    -1.593    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.186ns (27.523%)  route 3.123ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     4.308    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    -1.593    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.186ns (27.523%)  route 3.123ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     4.308    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    -1.593    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.186ns (27.523%)  route 3.123ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.858     4.308    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.699    -1.593    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X160Y127       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.186ns (28.483%)  route 2.977ns (71.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     4.163    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.186ns (28.483%)  route 2.977ns (71.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     4.163    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.186ns (28.483%)  route 2.977ns (71.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     4.163    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.186ns (28.483%)  route 2.977ns (71.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     4.163    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.186ns (28.483%)  route 2.977ns (71.517%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.264     3.326    video_inst/Inst_vga/vga_sig_gen/col_counter/reset_n
    SLICE_X161Y136       LUT2 (Prop_lut2_I1_O)        0.124     3.450 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.713     4.163    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/col_counter/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.228ns (17.083%)  route 1.106ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.187     1.334    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.228ns (17.027%)  route 1.111ns (82.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.191     1.338    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.228ns (17.027%)  route 1.111ns (82.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.191     1.338    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.228ns (17.027%)  route 1.111ns (82.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.191     1.338    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.228ns (17.027%)  route 1.111ns (82.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.105    video_inst/Inst_vga/vga_sig_gen/row_counter/reset_n
    SLICE_X161Y136       LUT1 (Prop_lut1_I0_O)        0.042     1.147 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.191     1.338    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=56, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/C





