// Seed: 3439636131
module module_0;
  wire id_1;
  ;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wand id_2;
  inout wire id_1;
  wire id_6;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1  = 32'd5,
    parameter id_14 = 32'd90,
    parameter id_15 = 32'd13,
    parameter id_18 = 32'd91
) (
    _id_1,
    id_2,
    id_3,
    id_4[id_18 : id_1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16,
    id_17,
    _id_18
);
  output wire _id_18;
  output wire id_17;
  module_0 modCall_1 ();
  output wire id_16;
  input wire _id_15;
  input wire _id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_19[id_14 : id_15];
  assign id_1  = id_10;
  assign id_18 = id_2;
  wire id_20;
endmodule
