# do /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/script/run_sim.tcl
# a4
# /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/sim/a4
# /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/src
# square_root_a4.vhd
# tb_square_root4.vhd
# /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/script/a4
# a4
# work
# Loading project a4
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2023.2_1 Compiler 2023.05 May 12 2023
# Start time: 14:50:56 on Dec 26,2024
# vcom -work work -2008 -explicit -vopt /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/src/square_root_a4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity square_root
# -- Compiling architecture pipeline_arc of square_root
# End time: 14:50:56 on Dec 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_1 Compiler 2023.05 May 12 2023
# Start time: 14:50:57 on Dec 26,2024
# vcom -work work -2008 -explicit -vopt /cal/exterieurs/pnguyen-24/Desktop/ADE/Square_root_computing/src/tb_square_root4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_square_root
# -- Compiling architecture pipeline_tb of tb_square_root
# -- Loading entity square_root
# End time: 14:50:57 on Dec 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -c -wlf a4.wlf work.tb_square_root 
# Start time: 14:50:57 on Dec 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2023.2_1 linux_x86_64 May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_square_root(pipeline_tb)#1
# Loading work.square_root(pipeline_arc)#1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: Feed all input patterns to DUT. Number of testcases = 50
#    Time: 510 ns  Iteration: 1  Instance: /tb_square_root
# ** Note: Simulation completed: Accuracy = 50/50
#    Time: 850 ns  Iteration: 1  Instance: /tb_square_root
# End time: 14:50:57 on Dec 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
