 
****************************************
Report : area
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Thu Jun 23 21:05:35 2016
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed90nm_typ_ht (File: /home/ahesham/Desktop/VerilogMultiplier/ref/models/saed90nm_typ_ht.db)

Number of ports:                          130
Number of nets:                           278
Number of cells:                          148
Number of combinational cells:             19
Number of sequential cells:               128
Number of macros:                           0
Number of buf/inv:                         19
Number of references:                       4

Combinational area:       50225.357257
Buf/Inv area:             2477.260813
Noncombinational area:    4128.768066
Net Interconnect area:    3228.563659  

Total cell area:          54354.125323
Total area:               57582.688983
1
