module biu#(parameter ADDR_W = 32,
                      DATA_W = 32,
                      ID_W = 3 )(

    input  logic        clk,
    input  logic        rst_n,
    input  logic        ARREADY,
    input  logic        RVALID,
    input  logic        RLAST,
    input logic [1:0] RRESP,
    input  logic        AWREADY,
    input  logic        WREADY,
    input  logic        BVALID,
    input logic [1:0] BRESP,
    // =========================
    // CHANNEL 0
    // =========================
    input  logic ch0_ARVALID,
    input  logic [ADDR_W-1:0] ch0_ARADDR,
    input  logic [7:0]  ch0_ARLEN,
    input  logic [2:0]  ch0_ARSIZE,
    input  logic [1:0]  ch0_ARBURST,
    input  logic [3:0]  ch0_ARQOS,
    output logic ch0_ARREADY,
    output logic ch0_RVALID,
    output logic [DATA_W-1:0] ch0_RDATA,
    output logic ch0_RLAST,
    output logic [1:0] ch0_RRESP,
    input  logic ch0_RREADY,
    input  logic ch0_AWVALID,
    input  logic [ADDR_W-1:0] ch0_AWADDR,
    input  logic [7:0] ch0_AWLEN,
    input  logic [2:0] ch0_AWSIZE,
    input  logic [1:0] ch0_AWBURST,
    input  logic [3:0] ch0_AWQOS,
    output logic ch0_AWREADY,
    input  logic ch0_WVALID,
    input  logic [DATA_W-1:0] ch0_WDATA,
    input  logic ch0_WLAST,
    input  logic [(DATA_W/8)-1:0] ch0_WSTRB,
    output logic ch0_WREADY,
    output logic ch0_BVALID,
    input  logic ch0_BREADY,
    output logic [1:0] ch0_BRESP,
    // =========================
    // CHANNEL 1
    // =========================
    input  logic ch1_ARVALID,
    input  logic [ADDR_W-1:0] ch1_ARADDR,
    input  logic [7:0]  ch1_ARLEN,
    input  logic [2:0]  ch1_ARSIZE,
    input  logic [1:0]  ch1_ARBURST,
    input  logic [3:0]  ch1_ARQOS,
    output logic ch1_ARREADY,
    output logic ch1_RVALID,
    output logic [DATA_W-1:0] ch1_RDATA,
    output logic ch1_RLAST,
    input  logic ch1_RREADY,
    output logic [1:0] ch1_RRESP,
    input  logic ch1_AWVALID,
    input  logic [ADDR_W-1:0] ch1_AWADDR,
    input  logic [7:0] ch1_AWLEN,
    input  logic [2:0] ch1_AWSIZE,
    input  logic [1:0] ch1_AWBURST,
    input  logic [3:0] ch1_AWQOS,
    output logic ch1_AWREADY,
    input  logic ch1_WVALID,
    input  logic [DATA_W-1:0] ch1_WDATA,
    input  logic ch1_WLAST,
    input  logic [(DATA_W/8)-1:0] ch1_WSTRB,
    output logic ch1_WREADY,
    output logic ch1_BVALID,
    input  logic ch1_BREADY,
     output logic [1:0] ch1_BRESP,
    // =========================
    // CHANNEL 2
    // =========================
    input  logic ch2_ARVALID,
    input  logic [ADDR_W-1:0] ch2_ARADDR,
    input  logic [7:0]  ch2_ARLEN,
    input  logic [2:0]  ch2_ARSIZE,
    input  logic [1:0]  ch2_ARBURST,
    input  logic [3:0]  ch2_ARQOS,
    output logic ch2_ARREADY,
    output logic ch2_RVALID,
    output logic [DATA_W-1:0] ch2_RDATA,
    output logic ch2_RLAST,
    input  logic ch2_RREADY,
    output logic [1:0] ch2_RRESP,
    input  logic ch2_AWVALID,
    input  logic [ADDR_W-1:0] ch2_AWADDR,
    input  logic [7:0] ch2_AWLEN,
    input  logic [2:0] ch2_AWSIZE,
    input  logic [1:0] ch2_AWBURST,
    input  logic [3:0] ch2_AWQOS,
    output logic ch2_AWREADY,
    input  logic ch2_WVALID,
    input  logic [DATA_W-1:0] ch2_WDATA,
    input  logic ch2_WLAST,
    input  logic [(DATA_W/8)-1:0] ch2_WSTRB,
    output logic ch2_WREADY,
    output logic ch2_BVALID,
    input  logic ch2_BREADY,
    output logic [1:0] ch2_BRESP,
//////////////////////////////////////////////////////

    // =========================
    // AXI MASTER (M0)
    // =========================
    output logic ARVALID,
    output logic [ADDR_W-1:0] ARADDR,
    output logic [7:0] ARLEN,
    output logic [2:0] ARSIZE,
    output logic [1:0] ARBURST,
    output logic [ID_W-1:0] ARID,
    output logic [3:0] ARQOS,
    input  logic [ID_W-1:0] RID,
    input  logic [DATA_W-1:0] RDATA,
    output logic RREADY,
    output logic AWVALID,
    output logic [ADDR_W-1:0] AWADDR,
    output logic [7:0] AWLEN,
    output logic [2:0] AWSIZE,
    output logic [1:0] AWBURST,
    output logic [ID_W-1:0] AWID,
    output logic [3:0] AWQOS,
    output logic WVALID,
    output logic [DATA_W-1:0] WDATA,
    output logic WLAST,
    output logic [(DATA_W/8)-1:0] WSTRB,
    input  logic [ID_W-1:0] BID,
    output logic [ID_W-1:0] BID_ch2,BID_ch1,BID_ch0,
    output logic [ID_W-1:0] RID_ch2,RID_ch1,RID_ch0,
    output logic BREADY,
    input logic [2:0] stop_cmd,
    input logic [2:0] pause_cmd
);

localparam RD_IDLE  = 3'd0;
localparam RD_AR    = 3'd1;
localparam RD_R     = 3'd2;
localparam RD_WAIT  = 3'd3;
localparam RD_WAIT1 = 3'd4;

localparam WR_IDLE  = 3'd0;
localparam WR_AW    = 3'd1;
localparam WR_W     = 3'd2;
localparam WR_B     = 3'd3;
localparam WR_WAIT  = 3'd4;
localparam WR_WAIT1 = 3'd5;

logic [1:0]   rd_grant;
logic [1:0]   wr_grant;
logic ARVALID_reg,ARREADY_reg;
logic [2:0] rd_state,rd_state_next;
logic [1:0] rd_last_grant;
logic [3:0] rd_max_qos;
logic [2:0] rd_mask;
logic [2:0] wr_state,wr_state_next;
logic [1:0] wr_last_grant;
logic [3:0] wr_max_qos;
logic [2:0] wr_mask;
logic RLAST_reg;
logic [2:0]pause_cmd_reg;

/////////////////////////////////////////////////////
assign ch0_ARREADY = (rd_grant == 0 && rd_state == RD_AR) ? ARREADY : 0;
assign ch1_ARREADY = (rd_grant == 1 && rd_state == RD_AR) ? ARREADY : 0;
assign ch2_ARREADY = (rd_grant == 2 && rd_state == RD_AR) ? ARREADY : 0;

assign ch0_RVALID = (RID == 0 && rd_state == RD_R) ? RVALID : 0;
assign ch1_RVALID = (RID == 1 && rd_state == RD_R) ? RVALID : 0;
assign ch2_RVALID = (RID == 2 && rd_state == RD_R) ? RVALID : 0;

assign ch0_RDATA  = RDATA;
assign ch1_RDATA  = RDATA;
assign ch2_RDATA  = RDATA;

assign ch0_RLAST  = RLAST;
assign ch1_RLAST  = RLAST;
assign ch2_RLAST  = RLAST;

assign ch0_RRESP  = RRESP;
assign ch1_RRESP  = RRESP;
assign ch2_RRESP  = RRESP;

//////////////////////////////////////////////////////////

always @(*) begin
    ARVALID = 0;
    ARADDR  = 0;
    ARSIZE  = 0;
    ARBURST = 0;
    ARLEN   = 0;
    ARQOS   = 0;
    ARID    = {2'b00,rd_grant};
    if (rd_state == RD_R) begin
    case (RID)
        0: RREADY = ch0_RREADY;
        1: RREADY = ch1_RREADY;
        2: RREADY = ch2_RREADY;
        default: RREADY = 0;
    endcase
 end
 else begin
 RREADY = 0;
 end
    case (rd_grant)
        0: begin
        if(rd_state == RD_AR)begin
            ARVALID = ch0_ARVALID;
            ARADDR  = ch0_ARADDR;
            ARSIZE  = ch0_ARSIZE;
            ARBURST = ch0_ARBURST;
            ARLEN   = ch0_ARLEN;
            ARQOS   = ch0_ARQOS;
        end
        else begin
             ARVALID = 0;
            ARADDR  = 0;
            ARSIZE  = 0;
            ARBURST = 0;
            ARLEN   = 0;
            ARQOS   = 0;
        end
        end
        1: begin
        if(rd_state == RD_AR)begin
            ARVALID = ch1_ARVALID;
            ARADDR  = ch1_ARADDR;
            ARSIZE  = ch1_ARSIZE;
            ARBURST = ch1_ARBURST;
            ARLEN   = ch1_ARLEN;
            ARQOS   = ch1_ARQOS;
        end
        else begin
          ARVALID = 0;
            ARADDR  = 0;
            ARSIZE  = 0;
            ARBURST = 0;
            ARLEN   = 0;
            ARQOS   = 0;
        end
        end
        2: begin
        if(rd_state == RD_AR)begin
            ARVALID = ch2_ARVALID;
            ARADDR  = ch2_ARADDR;
            ARSIZE  = ch2_ARSIZE;
            ARBURST = ch2_ARBURST;
            ARLEN   = ch2_ARLEN;
            ARQOS   = ch2_ARQOS;
        end
        else begin
          ARVALID = 0;
            ARADDR  = 0;
            ARSIZE  = 0;
            ARBURST = 0;
            ARLEN   = 0;
            ARQOS   = 0;
        end
        end
        default: begin
            ARVALID = 0;
            ARADDR  = 0;
            ARSIZE  = 0;
            ARBURST = 0;
            ARLEN   = 0;
            ARQOS   = 0;
        end
    endcase
end

always @(*) begin
    AWVALID = 0;
    AWADDR  = 0;
    AWSIZE  = 0;
    AWBURST = 0;
    AWLEN   = 0;
    AWQOS   = 0;
    AWID    = {2'b00,wr_grant};

    case (wr_grant)
        0: begin
        if(wr_state ==  WR_AW)begin
            AWVALID = ch0_AWVALID;
            AWADDR  = ch0_AWADDR;
            AWSIZE  = ch0_AWSIZE;
            AWBURST = ch0_AWBURST;
            AWLEN   = ch0_AWLEN;
            AWQOS   = ch0_AWQOS;
        end
        else
        begin
            AWVALID = 0;
            AWADDR  = 0;
            AWSIZE  = 0;
            AWBURST = 0;
            AWLEN   = 0;
            AWQOS   = 0;
        end
        end
        1: begin
         if(wr_state ==  WR_AW)begin
            AWVALID = ch1_AWVALID;
            AWADDR  = ch1_AWADDR;
            AWSIZE  = ch1_AWSIZE;
            AWBURST = ch1_AWBURST;
            AWLEN   = ch1_AWLEN;
            AWQOS   = ch1_AWQOS;
        end
         else
        begin
            AWVALID = 0;
            AWADDR  = 0;
            AWSIZE  = 0;
            AWBURST = 0;
            AWLEN   = 0;
            AWQOS   = 0;
        end
        end

        2: begin
          if(wr_state ==  WR_AW)begin
            AWVALID = ch2_AWVALID;
            AWADDR  = ch2_AWADDR;
            AWSIZE  = ch2_AWSIZE;
            AWBURST = ch2_AWBURST;
            AWLEN   = ch2_AWLEN;
            AWQOS   = ch2_AWQOS;
        end
         else
        begin
            AWVALID = 0;
            AWADDR  = 0;
            AWSIZE  = 0;
            AWBURST = 0;
            AWLEN   = 0;
            AWQOS   = 0;
        end
        end
         default: begin
            AWVALID = 0;
            AWADDR  = 0;
            AWSIZE  = 0;
            AWBURST = 0;
            AWLEN   = 0;
            AWQOS   = 0;
         end
    endcase
end

assign ch0_AWREADY = (wr_grant == 0) ? AWREADY : 0;
assign ch1_AWREADY = (wr_grant == 1) ? AWREADY : 0;
assign ch2_AWREADY = (wr_grant == 2) ? AWREADY : 0;

always @(*) begin
    case (BID)
        0: BREADY = ch0_BREADY;
        1: BREADY = ch1_BREADY;
        2: BREADY = ch2_BREADY;
        default: BREADY = 0;
    endcase
end
always @(*) begin
    WVALID = 0;
    WDATA  = 0;
if (wr_state == WR_W) begin
    case (wr_grant)
        0: begin
            WVALID = ch0_WVALID;
            WDATA  = ch0_WDATA;
        end
        1: begin
            WVALID = ch1_WVALID;
            WDATA  = ch1_WDATA;
        end
        2: begin
            WVALID = ch2_WVALID;
            WDATA  = ch2_WDATA;
        end
    endcase
    end
    else
    begin
     WVALID = 0;
     WDATA  = 0;
    end
    
end

assign WLAST = (wr_grant == 0) ? ch0_WLAST :
               (wr_grant == 1) ? ch1_WLAST :
                                ch2_WLAST;

assign WSTRB = (wr_grant == 0) ? ch0_WSTRB :
               (wr_grant == 1) ? ch1_WSTRB :
                                ch2_WSTRB;
          
assign ch0_WREADY = (wr_grant == 0) ? WREADY : 0;
assign ch1_WREADY = (wr_grant == 1) ? WREADY : 0;
assign ch2_WREADY = (wr_grant == 2) ? WREADY : 0;

assign ch0_BVALID = (BID == 0) ? BVALID : 0;
assign ch1_BVALID = (BID == 1) ? BVALID : 0;
assign ch2_BVALID = (BID == 2) ? BVALID : 0;

assign ch0_BRESP = (BID == 0) ? BRESP : 0;
assign ch1_BRESP = (BID == 1) ? BRESP : 0;
assign ch2_BRESP = (BID == 2) ? BRESP : 0;

assign BID_ch0 = (BID == 0) ? BID : 0;
assign BID_ch1 = (BID == 1) ? BID : 0;
assign BID_ch2 = (BID == 2) ? BID : 0;

assign RID_ch0 = (RID == 0) ? RID : 0;
assign RID_ch1 = (RID == 1) ? RID : 0;
assign RID_ch2 = (RID == 2) ? RID : 0;

always @(*) begin
    rd_max_qos = 0;

    if (ch0_ARVALID && ch0_ARQOS >= rd_max_qos)
        rd_max_qos = ch0_ARQOS;

    if (ch1_ARVALID && ch1_ARQOS >= rd_max_qos)
        rd_max_qos = ch1_ARQOS;

    if (ch2_ARVALID && ch2_ARQOS >= rd_max_qos)
        rd_max_qos = ch2_ARQOS;

    rd_mask[0] = ch0_ARVALID && (ch0_ARQOS == rd_max_qos);
    rd_mask[1] = ch1_ARVALID && (ch1_ARQOS == rd_max_qos);
    rd_mask[2] = ch2_ARVALID && (ch2_ARQOS == rd_max_qos);
end

always@(posedge clk or negedge rst_n) begin
if(!rst_n)
 begin
 rd_grant <= 0;
 ARVALID_reg <= 0;
 ARREADY_reg <= 0;
 pause_cmd_reg <= 0;
 end
 else
 begin
 ARVALID_reg <= ARVALID;
 ARREADY_reg <= ARREADY;
 pause_cmd_reg <= pause_cmd;
if(rd_state == RD_IDLE ) begin
                if (ch0_ARVALID || ch1_ARVALID || ch2_ARVALID) begin

                if (rd_mask == 3'b001)
                    rd_grant <= 0;
                else if (rd_mask == 3'b010)
                    rd_grant <= 1;
                else if (rd_mask == 3'b100)
                    rd_grant <= 2;
                else begin
                    case (rd_last_grant)
                        0: rd_grant <= rd_mask[1] ? 1 :
                                       rd_mask[2] ? 2 : 0;
                        1: rd_grant <= rd_mask[2] ? 2 :
                                       rd_mask[0] ? 0 : 1;
                        2: rd_grant <= rd_mask[0] ? 0 :
                                       rd_mask[1] ? 1 : 2;
                    endcase
                end

            end
            end
          end 
          end
          
           
always@(posedge clk or negedge rst_n) begin
if(!rst_n)
RLAST_reg <= 0;
else
RLAST_reg <= RLAST && RREADY;
end


always @(posedge clk or negedge rst_n) begin
      if(!rst_n)        
        rd_state <= 0;
     else
       rd_state <= rd_state_next;
end


always @(posedge clk or negedge rst_n) begin
      if(!rst_n)         
        rd_last_grant <= 0;
        else
        rd_last_grant <= (rd_state == RD_WAIT ) ? rd_grant :  rd_last_grant;
        
end

always @( * ) begin

     begin
    if((stop_cmd[0]&& rd_grant==0) || (stop_cmd[1] && rd_grant==1) || (stop_cmd[2] && rd_grant==2))
        rd_state_next = RD_IDLE;
    else
        case (rd_state)
           RD_IDLE:begin
               if (ch0_ARVALID || ch1_ARVALID || ch2_ARVALID)     
                    rd_state_next = RD_AR;
                else 
                    rd_state_next = RD_IDLE;
            end
    
            RD_AR: begin
                if (ARREADY && ARVALID)
                    rd_state_next = RD_R;
                else
                    rd_state_next = RD_AR;
            end
    
            RD_R: begin
                if (RLAST_reg) begin   
                    rd_state_next      = RD_WAIT;
                end
                else
                    rd_state_next      = RD_R;
            end
            
            RD_WAIT : rd_state_next =RD_WAIT1;
            RD_WAIT1 : rd_state_next =RD_IDLE;
            
            default : rd_state_next = RD_IDLE;
            endcase
    end
end

always @(*) begin
    wr_max_qos = 0;

    if (ch0_AWVALID && ch0_AWQOS >= wr_max_qos)
        wr_max_qos = ch0_AWQOS;

    if (ch1_AWVALID && ch1_AWQOS >= wr_max_qos)
        wr_max_qos = ch1_AWQOS;

    if (ch2_AWVALID && ch2_AWQOS >= wr_max_qos)
        wr_max_qos = ch2_AWQOS;

    wr_mask[0] = ch0_AWVALID && (ch0_AWQOS == wr_max_qos);
    wr_mask[1] = ch1_AWVALID && (ch1_AWQOS == wr_max_qos);
    wr_mask[2] = ch2_AWVALID && (ch2_AWQOS == wr_max_qos);
end


always @(*)
begin
if((stop_cmd[0]&& wr_grant==0) || (stop_cmd[1] && wr_grant==1) || (stop_cmd[2] && wr_grant==2))
  wr_state_next = WR_IDLE;
else 
        case (wr_state)
        WR_IDLE: begin
                 if (ch0_AWVALID || ch1_AWVALID || ch2_AWVALID)
                    wr_state_next = WR_AW;
                 else
                    wr_state_next = WR_IDLE;
           
        end

        WR_AW: begin
            if ((ch0_AWVALID || ch1_AWVALID || ch2_AWVALID) && AWREADY)
                wr_state_next = WR_W;
            else
                wr_state_next = WR_AW;
        end

        WR_W: begin
            if (((ch0_WLAST ==1)||(ch1_WLAST)||(ch2_WLAST)) && WREADY)
                wr_state_next = WR_B;
            else
                wr_state_next = WR_W;
        end

        WR_B: begin
            if (BVALID) begin
                wr_state_next = WR_WAIT;
            end
            else
                wr_state_next = WR_B;
        end
        
        WR_WAIT:  wr_state_next = WR_WAIT1;
          WR_WAIT1:  wr_state_next = WR_IDLE;
        
        default : wr_state_next = WR_IDLE;

        endcase
    end




always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_state      <= WR_IDLE;
        wr_grant      <= 0;
        wr_last_grant <= 0;
    end 
    else begin
        wr_state      <= wr_state_next;  
        case (wr_state)

        WR_IDLE: begin
            if (ch0_AWVALID || ch1_AWVALID || ch2_AWVALID) begin

                if (wr_mask == 3'b001)
                    wr_grant <= 0;
                else if (wr_mask == 3'b010)
                    wr_grant <= 1;
                else if (wr_mask == 3'b100)
                    wr_grant <= 2;
                else begin
                    case (wr_last_grant)
                        0: wr_grant <= wr_mask[1] ? 1 :
                                       wr_mask[2] ? 2 : 0;
                        1: wr_grant <= wr_mask[2] ? 2 :
                                       wr_mask[0] ? 0 : 1;
                        2: wr_grant <= wr_mask[0] ? 0 :
                                       wr_mask[1] ? 1 : 2;
                        default : wr_grant <= wr_grant;
                    endcase
                end
            end
        end

        WR_B: begin
            if (BVALID) begin
                wr_last_grant <= wr_grant;
            end
        end
        default :begin wr_last_grant <= wr_last_grant;
                wr_grant <= wr_grant;
                end
        endcase
    end
end

endmodule



 
