// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "03/16/2020 17:12:31"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	SW0,
	SW1,
	clk_main,
	clk_rom,
	KEY3,
	H0,
	H1,
	H2,
	H3,
	HX0,
	HX1,
	LEDR0,
	LEDR1);
input 	SW0;
input 	SW1;
input 	clk_main;
input 	clk_rom;
input 	KEY3;
output 	[6:0] H0;
output 	[6:0] H1;
output 	[6:0] H2;
output 	[6:0] H3;
output 	[6:0] HX0;
output 	[6:0] HX1;
output 	LEDR0;
output 	LEDR1;

// Design Ports Information
// H0[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[1]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[2]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[4]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H0[6]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[2]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[4]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H1[6]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[0]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[2]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[3]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H2[6]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[3]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[4]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[5]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// H3[6]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[5]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[1]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[3]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[4]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HX1[6]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR0	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR1	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW1	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_main	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY3	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_rom	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW0	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \H0123|B2|S[2]~0_combout ;
wire \FILA|TRAZEIRA|REG|REG1|D2|qS~regout ;
wire \FILA|TRAZEIRA|REG|REG1|D2|qS~0_combout ;
wire \FILA|MOORE|Selector9~0_combout ;
wire \FILA|MOORE|Selector9~1_combout ;
wire \FILA|MOORE|Selector2~0_combout ;
wire \FILA|MOORE|Selector0~0_combout ;
wire \SW1~combout ;
wire \KEY3~combout ;
wire \FILA|MOORE|y_next.readFull_317~combout ;
wire \FILA|MOORE|y_present.readFull~regout ;
wire \FILA|MOORE|Selector4~0_combout ;
wire \SW0~combout ;
wire \FILA|MOORE|Selector7~0_combout ;
wire \FILA|MOORE|y_next.reead_386~combout ;
wire \FILA|MOORE|y_present.reead~regout ;
wire \FILA|FRENTE|REG|REG1|D0|qS~0_combout ;
wire \FILA|MOORE|y_next.waitFull_340~combout ;
wire \FILA|MOORE|y_present.waitFull~regout ;
wire \FILA|MOORE|Selector1~0_combout ;
wire \FILA|MOORE|y_next.init_524~combout ;
wire \FILA|MOORE|y_present.init~0_combout ;
wire \FILA|MOORE|y_present.init~regout ;
wire \FILA|FRENTE|REG|REG1|D0|qS~regout ;
wire \FILA|FRENTE|REG|REG1|D1|qS~0_combout ;
wire \FILA|FRENTE|REG|REG1|D1|qS~regout ;
wire \FILA|FRENTE|REG|REG1|D2|qS~0_combout ;
wire \FILA|FRENTE|REG|REG1|D2|qS~1_combout ;
wire \FILA|FRENTE|REG|REG1|D2|qS~regout ;
wire \FILA|FRENTE|REG|REG1|D3|qS~0_combout ;
wire \FILA|FRENTE|REG|REG1|D3|qS~regout ;
wire \FILA|MOORE|y_next.reead2_363~combout ;
wire \FILA|MOORE|y_present.reead2~regout ;
wire \FILA|IGUALDADE|AeqB~1_combout ;
wire \FILA|MOORE|Selector2~1_combout ;
wire \FILA|MOORE|y_next.waitMT_501~combout ;
wire \FILA|MOORE|y_present.waitMT~regout ;
wire \FILA|MOORE|Selector3~0_combout ;
wire \FILA|MOORE|y_next.writeMT_478~combout ;
wire \FILA|MOORE|y_present.writeMT~regout ;
wire \FILA|TRAZEIRA|REG|REG1|D0|qS~0_combout ;
wire \FILA|TRAZEIRA|REG|REG1|D0|qS~regout ;
wire \FILA|TRAZEIRA|REG|REG1|D1|qS~0_combout ;
wire \FILA|TRAZEIRA|REG|REG1|D1|qS~regout ;
wire \FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout ;
wire \FILA|TRAZEIRA|REG|REG1|D3|qS~0_combout ;
wire \FILA|TRAZEIRA|REG|REG1|D3|qS~regout ;
wire \FILA|IGUALDADE|AeqB~0_combout ;
wire \FILA|MOORE|Selector4~1_combout ;
wire \FILA|MOORE|Selector4~2_combout ;
wire \FILA|MOORE|y_next.waiit_455~combout ;
wire \FILA|MOORE|y_present.waiit~regout ;
wire \FILA|MOORE|Selector12~0_combout ;
wire \FILA|MOORE|Selector12~0clkctrl_outclk ;
wire \FILA|MOORE|Selector5~0_combout ;
wire \FILA|MOORE|y_next.wriite_432~combout ;
wire \FILA|MOORE|y_present.wriite~regout ;
wire \FILA|MOORE|y_next.wriite2_409~combout ;
wire \FILA|MOORE|y_present.wriite2~regout ;
wire \FILA|sel_ram~0_combout ;
wire \FILA|sel_ram~1_combout ;
wire \clk_main~combout ;
wire \clk_main~clkctrl_outclk ;
wire \clk_rom~combout ;
wire \clk_rom~clkctrl_outclk ;
wire \CONTADOR|REG|REG1|D0|qS~0_combout ;
wire \CONTADOR|REG|REG1|D0|qS~regout ;
wire \CONTADOR|REG|REG1|D1|qS~0_combout ;
wire \CONTADOR|REG|REG1|D1|qS~regout ;
wire \CONTADOR|REG|REG1|D2|qS~0_combout ;
wire \CONTADOR|REG|REG1|D2|qS~regout ;
wire \CONTADOR|REG|REG1|D3|qS~0_combout ;
wire \CONTADOR|REG|REG1|D3|qS~1_combout ;
wire \CONTADOR|REG|REG1|D3|qS~regout ;
wire \CONTADOR|REG|REG2|D0|qS~0_combout ;
wire \CONTADOR|REG|REG2|D0|qS~regout ;
wire \CONTADOR|REG|REG2|D1|qS~0_combout ;
wire \CONTADOR|REG|REG2|D1|qS~regout ;
wire \FILA|MUX|M0|Saida~0_combout ;
wire \FILA|MUX|M1|Saida~0_combout ;
wire \FILA|MUX|M2|Saida~0_combout ;
wire \FILA|MUX|M3|Saida~0_combout ;
wire \H0123|B2|S[1]~1_combout ;
wire \H0123|B3|S[1]~1_combout ;
wire \H0123|B3|S[2]~0_combout ;
wire \H0123|B5|S[2]~0_combout ;
wire \H0123|B5|S[1]~1_combout ;
wire \H0123|B7|S[1]~0_combout ;
wire \H0123|B7|S[2]~1_combout ;
wire \H0123|B5|S[3]~2_combout ;
wire \H0123|B2|S[3]~2_combout ;
wire \H0123|B3|S[3]~2_combout ;
wire \H0123|B1|S[3]~0_combout ;
wire \H0123|B6|S[0]~0_combout ;
wire \H0123|B6|S[1]~1_combout ;
wire \H0123|B6|S[2]~2_combout ;
wire \H0123|B4|S[3]~3_combout ;
wire \H0123|B4|S[3]~9_combout ;
wire \H4|B7|S[0]~0_combout ;
wire \H4|B7|S[1]~1_combout ;
wire \H4|B7|S[2]~2_combout ;
wire \SEGMENTOS|B5|S[2]~1_combout ;
wire \SEGMENTOS|B5|S[0]~0_combout ;
wire \SEGMENTOS|B5|S[1]~2_combout ;
wire \SEGMENTOS|B7|S[1]~0_combout ;
wire \SEGMENTOS|B7|S[2]~1_combout ;
wire \SEGMENTOS|B7|S[3]~2_combout ;
wire \SEGMENTOS|B5|S[3]~3_combout ;
wire \SEGMENTOS|B3|S[3]~0_combout ;
wire \FILA|MOORE|empty~combout ;
wire [3:0] \H0123|B2|S ;
wire [3:0] \H0123|B3|S ;
wire [3:0] \H0123|B5|S ;
wire [3:0] \H0123|B6|S ;
wire [3:0] \H0123|B7|S ;
wire [3:0] \SEGMENTOS|B7|S ;
wire [12:0] \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a ;
wire [12:0] \ROM|altsyncram_component|auto_generated|q_a ;

wire [12:0] \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [12:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [0] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [8] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] = \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROM|altsyncram_component|auto_generated|q_a [8] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ROM|altsyncram_component|auto_generated|q_a [9] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ROM|altsyncram_component|auto_generated|q_a [10] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ROM|altsyncram_component|auto_generated|q_a [11] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ROM|altsyncram_component|auto_generated|q_a [12] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];

// Location: LCCOMB_X22_Y34_N6
cycloneii_lcell_comb \H0123|B2|S[2]~0 (
// Equation(s):
// \H0123|B2|S[2]~0_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] $ 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\H0123|B2|S[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B2|S[2]~0 .lut_mask = 16'h0482;
defparam \H0123|B2|S[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N21
cycloneii_lcell_ff \FILA|TRAZEIRA|REG|REG1|D2|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|TRAZEIRA|REG|REG1|D2|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|TRAZEIRA|REG|REG1|D2|qS~regout ));

// Location: LCCOMB_X29_Y34_N20
cycloneii_lcell_comb \FILA|TRAZEIRA|REG|REG1|D2|qS~0 (
// Equation(s):
// \FILA|TRAZEIRA|REG|REG1|D2|qS~0_combout  = \FILA|TRAZEIRA|REG|REG1|D2|qS~regout  $ (((\FILA|TRAZEIRA|REG|REG1|D1|qS~regout  & \FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout )))

	.dataa(vcc),
	.datab(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D2|qS~regout ),
	.datad(\FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout ),
	.cin(gnd),
	.combout(\FILA|TRAZEIRA|REG|REG1|D2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|TRAZEIRA|REG|REG1|D2|qS~0 .lut_mask = 16'h3CF0;
defparam \FILA|TRAZEIRA|REG|REG1|D2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N16
cycloneii_lcell_comb \FILA|MOORE|Selector9~0 (
// Equation(s):
// \FILA|MOORE|Selector9~0_combout  = (\KEY3~combout  & (!\SW0~combout  & \FILA|MOORE|y_present.waitFull~regout ))

	.dataa(\KEY3~combout ),
	.datab(vcc),
	.datac(\SW0~combout ),
	.datad(\FILA|MOORE|y_present.waitFull~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector9~0 .lut_mask = 16'h0A00;
defparam \FILA|MOORE|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneii_lcell_comb \FILA|MOORE|Selector9~1 (
// Equation(s):
// \FILA|MOORE|Selector9~1_combout  = (\FILA|MOORE|Selector9~0_combout ) # ((!\FILA|IGUALDADE|AeqB~0_combout  & (\FILA|MOORE|y_present.wriite2~regout  & !\FILA|IGUALDADE|AeqB~1_combout )))

	.dataa(\FILA|MOORE|Selector9~0_combout ),
	.datab(\FILA|IGUALDADE|AeqB~0_combout ),
	.datac(\FILA|MOORE|y_present.wriite2~regout ),
	.datad(\FILA|IGUALDADE|AeqB~1_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector9~1 .lut_mask = 16'hAABA;
defparam \FILA|MOORE|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneii_lcell_comb \FILA|MOORE|Selector2~0 (
// Equation(s):
// \FILA|MOORE|Selector2~0_combout  = ((!\SW1~combout  & (\KEY3~combout  & \FILA|MOORE|y_present.waitMT~regout ))) # (!\FILA|MOORE|y_present.init~regout )

	.dataa(\SW1~combout ),
	.datab(\FILA|MOORE|y_present.init~regout ),
	.datac(\KEY3~combout ),
	.datad(\FILA|MOORE|y_present.waitMT~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector2~0 .lut_mask = 16'h7333;
defparam \FILA|MOORE|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneii_lcell_comb \FILA|MOORE|Selector0~0 (
// Equation(s):
// \FILA|MOORE|Selector0~0_combout  = (\KEY3~combout  & (\SW0~combout  & \FILA|MOORE|y_present.waitFull~regout ))

	.dataa(\KEY3~combout ),
	.datab(\SW0~combout ),
	.datac(vcc),
	.datad(\FILA|MOORE|y_present.waitFull~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector0~0 .lut_mask = 16'h8800;
defparam \FILA|MOORE|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW1));
// synopsys translate_off
defparam \SW1~I .input_async_reset = "none";
defparam \SW1~I .input_power_up = "low";
defparam \SW1~I .input_register_mode = "none";
defparam \SW1~I .input_sync_reset = "none";
defparam \SW1~I .oe_async_reset = "none";
defparam \SW1~I .oe_power_up = "low";
defparam \SW1~I .oe_register_mode = "none";
defparam \SW1~I .oe_sync_reset = "none";
defparam \SW1~I .operation_mode = "input";
defparam \SW1~I .output_async_reset = "none";
defparam \SW1~I .output_power_up = "low";
defparam \SW1~I .output_register_mode = "none";
defparam \SW1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY3));
// synopsys translate_off
defparam \KEY3~I .input_async_reset = "none";
defparam \KEY3~I .input_power_up = "low";
defparam \KEY3~I .input_register_mode = "none";
defparam \KEY3~I .input_sync_reset = "none";
defparam \KEY3~I .oe_async_reset = "none";
defparam \KEY3~I .oe_power_up = "low";
defparam \KEY3~I .oe_register_mode = "none";
defparam \KEY3~I .oe_sync_reset = "none";
defparam \KEY3~I .operation_mode = "input";
defparam \KEY3~I .output_async_reset = "none";
defparam \KEY3~I .output_power_up = "low";
defparam \KEY3~I .output_register_mode = "none";
defparam \KEY3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneii_lcell_comb \FILA|MOORE|y_next.readFull_317 (
// Equation(s):
// \FILA|MOORE|y_next.readFull_317~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|Selector0~0_combout )) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_next.readFull_317~combout )))

	.dataa(\FILA|MOORE|Selector0~0_combout ),
	.datab(vcc),
	.datac(\FILA|MOORE|y_next.readFull_317~combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.readFull_317~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.readFull_317 .lut_mask = 16'hAAF0;
defparam \FILA|MOORE|y_next.readFull_317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y34_N21
cycloneii_lcell_ff \FILA|MOORE|y_present.readFull (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.readFull_317~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.readFull~regout ));

// Location: LCCOMB_X27_Y34_N24
cycloneii_lcell_comb \FILA|MOORE|Selector4~0 (
// Equation(s):
// \FILA|MOORE|Selector4~0_combout  = (!\SW0~combout  & (\KEY3~combout  & (!\SW1~combout  & \FILA|MOORE|y_present.waiit~regout )))

	.dataa(\SW0~combout ),
	.datab(\KEY3~combout ),
	.datac(\SW1~combout ),
	.datad(\FILA|MOORE|y_present.waiit~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector4~0 .lut_mask = 16'h0400;
defparam \FILA|MOORE|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW0~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW0));
// synopsys translate_off
defparam \SW0~I .input_async_reset = "none";
defparam \SW0~I .input_power_up = "low";
defparam \SW0~I .input_register_mode = "none";
defparam \SW0~I .input_sync_reset = "none";
defparam \SW0~I .oe_async_reset = "none";
defparam \SW0~I .oe_power_up = "low";
defparam \SW0~I .oe_register_mode = "none";
defparam \SW0~I .oe_sync_reset = "none";
defparam \SW0~I .operation_mode = "input";
defparam \SW0~I .output_async_reset = "none";
defparam \SW0~I .output_power_up = "low";
defparam \SW0~I .output_register_mode = "none";
defparam \SW0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneii_lcell_comb \FILA|MOORE|Selector7~0 (
// Equation(s):
// \FILA|MOORE|Selector7~0_combout  = (!\SW1~combout  & (\KEY3~combout  & (\SW0~combout  & \FILA|MOORE|y_present.waiit~regout )))

	.dataa(\SW1~combout ),
	.datab(\KEY3~combout ),
	.datac(\SW0~combout ),
	.datad(\FILA|MOORE|y_present.waiit~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector7~0 .lut_mask = 16'h4000;
defparam \FILA|MOORE|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N14
cycloneii_lcell_comb \FILA|MOORE|y_next.reead_386 (
// Equation(s):
// \FILA|MOORE|y_next.reead_386~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|Selector7~0_combout )) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_next.reead_386~combout )))

	.dataa(vcc),
	.datab(\FILA|MOORE|Selector7~0_combout ),
	.datac(\FILA|MOORE|y_next.reead_386~combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.reead_386~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.reead_386 .lut_mask = 16'hCCF0;
defparam \FILA|MOORE|y_next.reead_386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N15
cycloneii_lcell_ff \FILA|MOORE|y_present.reead (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.reead_386~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.reead~regout ));

// Location: LCCOMB_X29_Y34_N10
cycloneii_lcell_comb \FILA|FRENTE|REG|REG1|D0|qS~0 (
// Equation(s):
// \FILA|FRENTE|REG|REG1|D0|qS~0_combout  = \FILA|FRENTE|REG|REG1|D0|qS~regout  $ (((\FILA|MOORE|y_present.readFull~regout ) # (\FILA|MOORE|y_present.reead~regout )))

	.dataa(\FILA|MOORE|y_present.readFull~regout ),
	.datab(vcc),
	.datac(\FILA|FRENTE|REG|REG1|D0|qS~regout ),
	.datad(\FILA|MOORE|y_present.reead~regout ),
	.cin(gnd),
	.combout(\FILA|FRENTE|REG|REG1|D0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|FRENTE|REG|REG1|D0|qS~0 .lut_mask = 16'h0F5A;
defparam \FILA|FRENTE|REG|REG1|D0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N8
cycloneii_lcell_comb \FILA|MOORE|y_next.waitFull_340 (
// Equation(s):
// \FILA|MOORE|y_next.waitFull_340~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|Selector9~1_combout )) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_next.waitFull_340~combout )))

	.dataa(\FILA|MOORE|Selector9~1_combout ),
	.datab(vcc),
	.datac(\FILA|MOORE|y_next.waitFull_340~combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.waitFull_340~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.waitFull_340 .lut_mask = 16'hAAF0;
defparam \FILA|MOORE|y_next.waitFull_340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N9
cycloneii_lcell_ff \FILA|MOORE|y_present.waitFull (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.waitFull_340~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.waitFull~regout ));

// Location: LCCOMB_X29_Y34_N16
cycloneii_lcell_comb \FILA|MOORE|Selector1~0 (
// Equation(s):
// \FILA|MOORE|Selector1~0_combout  = (!\KEY3~combout  & ((\FILA|MOORE|y_present.waitMT~regout ) # (\FILA|MOORE|y_present.waitFull~regout )))

	.dataa(\FILA|MOORE|y_present.waitMT~regout ),
	.datab(\KEY3~combout ),
	.datac(vcc),
	.datad(\FILA|MOORE|y_present.waitFull~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector1~0 .lut_mask = 16'h3322;
defparam \FILA|MOORE|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneii_lcell_comb \FILA|MOORE|y_next.init_524 (
// Equation(s):
// \FILA|MOORE|y_next.init_524~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|Selector1~0_combout )) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_next.init_524~combout )))

	.dataa(vcc),
	.datab(\FILA|MOORE|Selector1~0_combout ),
	.datac(\FILA|MOORE|y_next.init_524~combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.init_524~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.init_524 .lut_mask = 16'hCCF0;
defparam \FILA|MOORE|y_next.init_524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneii_lcell_comb \FILA|MOORE|y_present.init~0 (
// Equation(s):
// \FILA|MOORE|y_present.init~0_combout  = !\FILA|MOORE|y_next.init_524~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FILA|MOORE|y_next.init_524~combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_present.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_present.init~0 .lut_mask = 16'h00FF;
defparam \FILA|MOORE|y_present.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N23
cycloneii_lcell_ff \FILA|MOORE|y_present.init (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_present.init~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.init~regout ));

// Location: LCFF_X29_Y34_N11
cycloneii_lcell_ff \FILA|FRENTE|REG|REG1|D0|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|FRENTE|REG|REG1|D0|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|FRENTE|REG|REG1|D0|qS~regout ));

// Location: LCCOMB_X29_Y34_N18
cycloneii_lcell_comb \FILA|FRENTE|REG|REG1|D1|qS~0 (
// Equation(s):
// \FILA|FRENTE|REG|REG1|D1|qS~0_combout  = \FILA|FRENTE|REG|REG1|D1|qS~regout  $ (((\FILA|FRENTE|REG|REG1|D0|qS~regout  & ((\FILA|MOORE|y_present.readFull~regout ) # (\FILA|MOORE|y_present.reead~regout )))))

	.dataa(\FILA|MOORE|y_present.readFull~regout ),
	.datab(\FILA|FRENTE|REG|REG1|D0|qS~regout ),
	.datac(\FILA|FRENTE|REG|REG1|D1|qS~regout ),
	.datad(\FILA|MOORE|y_present.reead~regout ),
	.cin(gnd),
	.combout(\FILA|FRENTE|REG|REG1|D1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|FRENTE|REG|REG1|D1|qS~0 .lut_mask = 16'h3C78;
defparam \FILA|FRENTE|REG|REG1|D1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N19
cycloneii_lcell_ff \FILA|FRENTE|REG|REG1|D1|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|FRENTE|REG|REG1|D1|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|FRENTE|REG|REG1|D1|qS~regout ));

// Location: LCCOMB_X29_Y34_N8
cycloneii_lcell_comb \FILA|FRENTE|REG|REG1|D2|qS~0 (
// Equation(s):
// \FILA|FRENTE|REG|REG1|D2|qS~0_combout  = (\FILA|FRENTE|REG|REG1|D0|qS~regout  & (\FILA|FRENTE|REG|REG1|D1|qS~regout  & ((\FILA|MOORE|y_present.readFull~regout ) # (\FILA|MOORE|y_present.reead~regout ))))

	.dataa(\FILA|MOORE|y_present.readFull~regout ),
	.datab(\FILA|MOORE|y_present.reead~regout ),
	.datac(\FILA|FRENTE|REG|REG1|D0|qS~regout ),
	.datad(\FILA|FRENTE|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\FILA|FRENTE|REG|REG1|D2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|FRENTE|REG|REG1|D2|qS~0 .lut_mask = 16'hE000;
defparam \FILA|FRENTE|REG|REG1|D2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneii_lcell_comb \FILA|FRENTE|REG|REG1|D2|qS~1 (
// Equation(s):
// \FILA|FRENTE|REG|REG1|D2|qS~1_combout  = \FILA|FRENTE|REG|REG1|D2|qS~regout  $ (\FILA|FRENTE|REG|REG1|D2|qS~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FILA|FRENTE|REG|REG1|D2|qS~regout ),
	.datad(\FILA|FRENTE|REG|REG1|D2|qS~0_combout ),
	.cin(gnd),
	.combout(\FILA|FRENTE|REG|REG1|D2|qS~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|FRENTE|REG|REG1|D2|qS~1 .lut_mask = 16'h0FF0;
defparam \FILA|FRENTE|REG|REG1|D2|qS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N15
cycloneii_lcell_ff \FILA|FRENTE|REG|REG1|D2|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|FRENTE|REG|REG1|D2|qS~1_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|FRENTE|REG|REG1|D2|qS~regout ));

// Location: LCCOMB_X29_Y34_N2
cycloneii_lcell_comb \FILA|FRENTE|REG|REG1|D3|qS~0 (
// Equation(s):
// \FILA|FRENTE|REG|REG1|D3|qS~0_combout  = \FILA|FRENTE|REG|REG1|D3|qS~regout  $ (((\FILA|FRENTE|REG|REG1|D2|qS~0_combout  & \FILA|FRENTE|REG|REG1|D2|qS~regout )))

	.dataa(vcc),
	.datab(\FILA|FRENTE|REG|REG1|D2|qS~0_combout ),
	.datac(\FILA|FRENTE|REG|REG1|D3|qS~regout ),
	.datad(\FILA|FRENTE|REG|REG1|D2|qS~regout ),
	.cin(gnd),
	.combout(\FILA|FRENTE|REG|REG1|D3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|FRENTE|REG|REG1|D3|qS~0 .lut_mask = 16'h3CF0;
defparam \FILA|FRENTE|REG|REG1|D3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N3
cycloneii_lcell_ff \FILA|FRENTE|REG|REG1|D3|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|FRENTE|REG|REG1|D3|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|FRENTE|REG|REG1|D3|qS~regout ));

// Location: LCCOMB_X28_Y34_N24
cycloneii_lcell_comb \FILA|MOORE|y_next.reead2_363 (
// Equation(s):
// \FILA|MOORE|y_next.reead2_363~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_present.reead~regout ))) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|y_next.reead2_363~combout ))

	.dataa(vcc),
	.datab(\FILA|MOORE|y_next.reead2_363~combout ),
	.datac(\FILA|MOORE|y_present.reead~regout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.reead2_363~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.reead2_363 .lut_mask = 16'hF0CC;
defparam \FILA|MOORE|y_next.reead2_363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N25
cycloneii_lcell_ff \FILA|MOORE|y_present.reead2 (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.reead2_363~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.reead2~regout ));

// Location: LCCOMB_X29_Y34_N24
cycloneii_lcell_comb \FILA|IGUALDADE|AeqB~1 (
// Equation(s):
// \FILA|IGUALDADE|AeqB~1_combout  = (\FILA|TRAZEIRA|REG|REG1|D0|qS~regout  & ((\FILA|FRENTE|REG|REG1|D1|qS~regout  $ (\FILA|TRAZEIRA|REG|REG1|D1|qS~regout )) # (!\FILA|FRENTE|REG|REG1|D0|qS~regout ))) # (!\FILA|TRAZEIRA|REG|REG1|D0|qS~regout  & 
// ((\FILA|FRENTE|REG|REG1|D0|qS~regout ) # (\FILA|FRENTE|REG|REG1|D1|qS~regout  $ (\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ))))

	.dataa(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ),
	.datab(\FILA|FRENTE|REG|REG1|D1|qS~regout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ),
	.datad(\FILA|FRENTE|REG|REG1|D0|qS~regout ),
	.cin(gnd),
	.combout(\FILA|IGUALDADE|AeqB~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|IGUALDADE|AeqB~1 .lut_mask = 16'h7DBE;
defparam \FILA|IGUALDADE|AeqB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneii_lcell_comb \FILA|MOORE|Selector2~1 (
// Equation(s):
// \FILA|MOORE|Selector2~1_combout  = (\FILA|MOORE|Selector2~0_combout ) # ((\FILA|MOORE|y_present.reead2~regout  & (!\FILA|IGUALDADE|AeqB~1_combout  & !\FILA|IGUALDADE|AeqB~0_combout )))

	.dataa(\FILA|MOORE|Selector2~0_combout ),
	.datab(\FILA|MOORE|y_present.reead2~regout ),
	.datac(\FILA|IGUALDADE|AeqB~1_combout ),
	.datad(\FILA|IGUALDADE|AeqB~0_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector2~1 .lut_mask = 16'hAAAE;
defparam \FILA|MOORE|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneii_lcell_comb \FILA|MOORE|y_next.waitMT_501 (
// Equation(s):
// \FILA|MOORE|y_next.waitMT_501~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|Selector2~1_combout ))) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|y_next.waitMT_501~combout ))

	.dataa(vcc),
	.datab(\FILA|MOORE|y_next.waitMT_501~combout ),
	.datac(\FILA|MOORE|Selector2~1_combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.waitMT_501~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.waitMT_501 .lut_mask = 16'hF0CC;
defparam \FILA|MOORE|y_next.waitMT_501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N13
cycloneii_lcell_ff \FILA|MOORE|y_present.waitMT (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.waitMT_501~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.waitMT~regout ));

// Location: LCCOMB_X28_Y34_N30
cycloneii_lcell_comb \FILA|MOORE|Selector3~0 (
// Equation(s):
// \FILA|MOORE|Selector3~0_combout  = (\KEY3~combout  & (\SW1~combout  & \FILA|MOORE|y_present.waitMT~regout ))

	.dataa(\KEY3~combout ),
	.datab(\SW1~combout ),
	.datac(\FILA|MOORE|y_present.waitMT~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector3~0 .lut_mask = 16'h8080;
defparam \FILA|MOORE|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneii_lcell_comb \FILA|MOORE|y_next.writeMT_478 (
// Equation(s):
// \FILA|MOORE|y_next.writeMT_478~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|Selector3~0_combout )) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_next.writeMT_478~combout )))

	.dataa(vcc),
	.datab(\FILA|MOORE|Selector3~0_combout ),
	.datac(\FILA|MOORE|y_next.writeMT_478~combout ),
	.datad(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.writeMT_478~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.writeMT_478 .lut_mask = 16'hCCF0;
defparam \FILA|MOORE|y_next.writeMT_478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N17
cycloneii_lcell_ff \FILA|MOORE|y_present.writeMT (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.writeMT_478~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.writeMT~regout ));

// Location: LCCOMB_X28_Y34_N0
cycloneii_lcell_comb \FILA|TRAZEIRA|REG|REG1|D0|qS~0 (
// Equation(s):
// \FILA|TRAZEIRA|REG|REG1|D0|qS~0_combout  = \FILA|TRAZEIRA|REG|REG1|D0|qS~regout  $ (((\FILA|MOORE|y_present.wriite~regout ) # (\FILA|MOORE|y_present.writeMT~regout )))

	.dataa(\FILA|MOORE|y_present.wriite~regout ),
	.datab(vcc),
	.datac(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ),
	.datad(\FILA|MOORE|y_present.writeMT~regout ),
	.cin(gnd),
	.combout(\FILA|TRAZEIRA|REG|REG1|D0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|TRAZEIRA|REG|REG1|D0|qS~0 .lut_mask = 16'h0F5A;
defparam \FILA|TRAZEIRA|REG|REG1|D0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N17
cycloneii_lcell_ff \FILA|TRAZEIRA|REG|REG1|D0|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FILA|TRAZEIRA|REG|REG1|D0|qS~0_combout ),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ));

// Location: LCCOMB_X28_Y34_N20
cycloneii_lcell_comb \FILA|TRAZEIRA|REG|REG1|D1|qS~0 (
// Equation(s):
// \FILA|TRAZEIRA|REG|REG1|D1|qS~0_combout  = \FILA|TRAZEIRA|REG|REG1|D1|qS~regout  $ (((\FILA|TRAZEIRA|REG|REG1|D0|qS~regout  & ((\FILA|MOORE|y_present.wriite~regout ) # (\FILA|MOORE|y_present.writeMT~regout )))))

	.dataa(\FILA|MOORE|y_present.wriite~regout ),
	.datab(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ),
	.datad(\FILA|MOORE|y_present.writeMT~regout ),
	.cin(gnd),
	.combout(\FILA|TRAZEIRA|REG|REG1|D1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|TRAZEIRA|REG|REG1|D1|qS~0 .lut_mask = 16'h3C6C;
defparam \FILA|TRAZEIRA|REG|REG1|D1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N5
cycloneii_lcell_ff \FILA|TRAZEIRA|REG|REG1|D1|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FILA|TRAZEIRA|REG|REG1|D1|qS~0_combout ),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ));

// Location: LCCOMB_X28_Y34_N2
cycloneii_lcell_comb \FILA|TRAZEIRA|REG|REG1|D1|qS~1 (
// Equation(s):
// \FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout  = (\FILA|TRAZEIRA|REG|REG1|D0|qS~regout  & ((\FILA|MOORE|y_present.wriite~regout ) # (\FILA|MOORE|y_present.writeMT~regout )))

	.dataa(\FILA|MOORE|y_present.wriite~regout ),
	.datab(vcc),
	.datac(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ),
	.datad(\FILA|MOORE|y_present.writeMT~regout ),
	.cin(gnd),
	.combout(\FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|TRAZEIRA|REG|REG1|D1|qS~1 .lut_mask = 16'hF0A0;
defparam \FILA|TRAZEIRA|REG|REG1|D1|qS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
cycloneii_lcell_comb \FILA|TRAZEIRA|REG|REG1|D3|qS~0 (
// Equation(s):
// \FILA|TRAZEIRA|REG|REG1|D3|qS~0_combout  = \FILA|TRAZEIRA|REG|REG1|D3|qS~regout  $ (((\FILA|TRAZEIRA|REG|REG1|D2|qS~regout  & (\FILA|TRAZEIRA|REG|REG1|D1|qS~regout  & \FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout ))))

	.dataa(\FILA|TRAZEIRA|REG|REG1|D2|qS~regout ),
	.datab(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ),
	.datad(\FILA|TRAZEIRA|REG|REG1|D1|qS~1_combout ),
	.cin(gnd),
	.combout(\FILA|TRAZEIRA|REG|REG1|D3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|TRAZEIRA|REG|REG1|D3|qS~0 .lut_mask = 16'h78F0;
defparam \FILA|TRAZEIRA|REG|REG1|D3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N1
cycloneii_lcell_ff \FILA|TRAZEIRA|REG|REG1|D3|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|TRAZEIRA|REG|REG1|D3|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\FILA|MOORE|y_present.init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ));

// Location: LCCOMB_X29_Y34_N30
cycloneii_lcell_comb \FILA|IGUALDADE|AeqB~0 (
// Equation(s):
// \FILA|IGUALDADE|AeqB~0_combout  = (\FILA|TRAZEIRA|REG|REG1|D2|qS~regout  & ((\FILA|FRENTE|REG|REG1|D3|qS~regout  $ (\FILA|TRAZEIRA|REG|REG1|D3|qS~regout )) # (!\FILA|FRENTE|REG|REG1|D2|qS~regout ))) # (!\FILA|TRAZEIRA|REG|REG1|D2|qS~regout  & 
// ((\FILA|FRENTE|REG|REG1|D2|qS~regout ) # (\FILA|FRENTE|REG|REG1|D3|qS~regout  $ (\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ))))

	.dataa(\FILA|TRAZEIRA|REG|REG1|D2|qS~regout ),
	.datab(\FILA|FRENTE|REG|REG1|D3|qS~regout ),
	.datac(\FILA|FRENTE|REG|REG1|D2|qS~regout ),
	.datad(\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\FILA|IGUALDADE|AeqB~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|IGUALDADE|AeqB~0 .lut_mask = 16'h7BDE;
defparam \FILA|IGUALDADE|AeqB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N4
cycloneii_lcell_comb \FILA|MOORE|Selector4~1 (
// Equation(s):
// \FILA|MOORE|Selector4~1_combout  = (\FILA|MOORE|y_present.reead2~regout  & ((\FILA|IGUALDADE|AeqB~0_combout ) # ((\FILA|IGUALDADE|AeqB~1_combout )))) # (!\FILA|MOORE|y_present.reead2~regout  & (\FILA|MOORE|y_present.wriite2~regout  & 
// ((\FILA|IGUALDADE|AeqB~0_combout ) # (\FILA|IGUALDADE|AeqB~1_combout ))))

	.dataa(\FILA|MOORE|y_present.reead2~regout ),
	.datab(\FILA|IGUALDADE|AeqB~0_combout ),
	.datac(\FILA|MOORE|y_present.wriite2~regout ),
	.datad(\FILA|IGUALDADE|AeqB~1_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector4~1 .lut_mask = 16'hFAC8;
defparam \FILA|MOORE|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneii_lcell_comb \FILA|MOORE|Selector4~2 (
// Equation(s):
// \FILA|MOORE|Selector4~2_combout  = (\FILA|MOORE|y_present.writeMT~regout ) # ((\FILA|MOORE|y_present.readFull~regout ) # ((\FILA|MOORE|Selector4~0_combout ) # (\FILA|MOORE|Selector4~1_combout )))

	.dataa(\FILA|MOORE|y_present.writeMT~regout ),
	.datab(\FILA|MOORE|y_present.readFull~regout ),
	.datac(\FILA|MOORE|Selector4~0_combout ),
	.datad(\FILA|MOORE|Selector4~1_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector4~2 .lut_mask = 16'hFFFE;
defparam \FILA|MOORE|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneii_lcell_comb \FILA|MOORE|y_next.waiit_455 (
// Equation(s):
// \FILA|MOORE|y_next.waiit_455~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|Selector4~2_combout ))) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|y_next.waiit_455~combout ))

	.dataa(vcc),
	.datab(\FILA|MOORE|y_next.waiit_455~combout ),
	.datac(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.datad(\FILA|MOORE|Selector4~2_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.waiit_455~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.waiit_455 .lut_mask = 16'hFC0C;
defparam \FILA|MOORE|y_next.waiit_455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N19
cycloneii_lcell_ff \FILA|MOORE|y_present.waiit (
	.clk(\clk_main~combout ),
	.datain(\FILA|MOORE|y_next.waiit_455~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.waiit~regout ));

// Location: LCCOMB_X27_Y34_N12
cycloneii_lcell_comb \FILA|MOORE|Selector12~0 (
// Equation(s):
// \FILA|MOORE|Selector12~0_combout  = (\KEY3~combout ) # (!\FILA|MOORE|y_present.waiit~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY3~combout ),
	.datad(\FILA|MOORE|y_present.waiit~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector12~0 .lut_mask = 16'hF0FF;
defparam \FILA|MOORE|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \FILA|MOORE|Selector12~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\FILA|MOORE|Selector12~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FILA|MOORE|Selector12~0clkctrl_outclk ));
// synopsys translate_off
defparam \FILA|MOORE|Selector12~0clkctrl .clock_type = "global clock";
defparam \FILA|MOORE|Selector12~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N6
cycloneii_lcell_comb \FILA|MOORE|Selector5~0 (
// Equation(s):
// \FILA|MOORE|Selector5~0_combout  = (\FILA|MOORE|y_present.waiit~regout  & ((\SW1~combout ) # (!\KEY3~combout )))

	.dataa(\KEY3~combout ),
	.datab(vcc),
	.datac(\SW1~combout ),
	.datad(\FILA|MOORE|y_present.waiit~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|Selector5~0 .lut_mask = 16'hF500;
defparam \FILA|MOORE|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N14
cycloneii_lcell_comb \FILA|MOORE|y_next.wriite_432 (
// Equation(s):
// \FILA|MOORE|y_next.wriite_432~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|Selector5~0_combout ))) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|y_next.wriite_432~combout ))

	.dataa(vcc),
	.datab(\FILA|MOORE|y_next.wriite_432~combout ),
	.datac(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.datad(\FILA|MOORE|Selector5~0_combout ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.wriite_432~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.wriite_432 .lut_mask = 16'hFC0C;
defparam \FILA|MOORE|y_next.wriite_432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N15
cycloneii_lcell_ff \FILA|MOORE|y_present.wriite (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.wriite_432~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.wriite~regout ));

// Location: LCCOMB_X27_Y34_N4
cycloneii_lcell_comb \FILA|MOORE|y_next.wriite2_409 (
// Equation(s):
// \FILA|MOORE|y_next.wriite2_409~combout  = (GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & ((\FILA|MOORE|y_present.wriite~regout ))) # (!GLOBAL(\FILA|MOORE|Selector12~0clkctrl_outclk ) & (\FILA|MOORE|y_next.wriite2_409~combout ))

	.dataa(vcc),
	.datab(\FILA|MOORE|y_next.wriite2_409~combout ),
	.datac(\FILA|MOORE|Selector12~0clkctrl_outclk ),
	.datad(\FILA|MOORE|y_present.wriite~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|y_next.wriite2_409~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|y_next.wriite2_409 .lut_mask = 16'hFC0C;
defparam \FILA|MOORE|y_next.wriite2_409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N5
cycloneii_lcell_ff \FILA|MOORE|y_present.wriite2 (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\FILA|MOORE|y_next.wriite2_409~combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FILA|MOORE|y_present.wriite2~regout ));

// Location: LCCOMB_X27_Y34_N30
cycloneii_lcell_comb \FILA|sel_ram~0 (
// Equation(s):
// \FILA|sel_ram~0_combout  = (\FILA|MOORE|y_present.wriite~regout ) # ((\FILA|MOORE|y_present.wriite2~regout ) # ((\FILA|MOORE|y_present.writeMT~regout ) # (\FILA|MOORE|y_present.waiit~regout )))

	.dataa(\FILA|MOORE|y_present.wriite~regout ),
	.datab(\FILA|MOORE|y_present.wriite2~regout ),
	.datac(\FILA|MOORE|y_present.writeMT~regout ),
	.datad(\FILA|MOORE|y_present.waiit~regout ),
	.cin(gnd),
	.combout(\FILA|sel_ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|sel_ram~0 .lut_mask = 16'hFFFE;
defparam \FILA|sel_ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N26
cycloneii_lcell_comb \FILA|sel_ram~1 (
// Equation(s):
// \FILA|sel_ram~1_combout  = (\SW1~combout  & \FILA|sel_ram~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW1~combout ),
	.datad(\FILA|sel_ram~0_combout ),
	.cin(gnd),
	.combout(\FILA|sel_ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|sel_ram~1 .lut_mask = 16'hF000;
defparam \FILA|sel_ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_main~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_main~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_main));
// synopsys translate_off
defparam \clk_main~I .input_async_reset = "none";
defparam \clk_main~I .input_power_up = "low";
defparam \clk_main~I .input_register_mode = "none";
defparam \clk_main~I .input_sync_reset = "none";
defparam \clk_main~I .oe_async_reset = "none";
defparam \clk_main~I .oe_power_up = "low";
defparam \clk_main~I .oe_register_mode = "none";
defparam \clk_main~I .oe_sync_reset = "none";
defparam \clk_main~I .operation_mode = "input";
defparam \clk_main~I .output_async_reset = "none";
defparam \clk_main~I .output_power_up = "low";
defparam \clk_main~I .output_register_mode = "none";
defparam \clk_main~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_main~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_main~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_main~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_main~clkctrl .clock_type = "global clock";
defparam \clk_main~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_rom~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_rom~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_rom));
// synopsys translate_off
defparam \clk_rom~I .input_async_reset = "none";
defparam \clk_rom~I .input_power_up = "low";
defparam \clk_rom~I .input_register_mode = "none";
defparam \clk_rom~I .input_sync_reset = "none";
defparam \clk_rom~I .oe_async_reset = "none";
defparam \clk_rom~I .oe_power_up = "low";
defparam \clk_rom~I .oe_register_mode = "none";
defparam \clk_rom~I .oe_sync_reset = "none";
defparam \clk_rom~I .operation_mode = "input";
defparam \clk_rom~I .output_async_reset = "none";
defparam \clk_rom~I .output_power_up = "low";
defparam \clk_rom~I .output_register_mode = "none";
defparam \clk_rom~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clk_rom~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_rom~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_rom~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_rom~clkctrl .clock_type = "global clock";
defparam \clk_rom~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N4
cycloneii_lcell_comb \CONTADOR|REG|REG1|D0|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG1|D0|qS~0_combout  = \CONTADOR|REG|REG1|D0|qS~regout  $ (\SW1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTADOR|REG|REG1|D0|qS~regout ),
	.datad(\SW1~combout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG1|D0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG1|D0|qS~0 .lut_mask = 16'h0FF0;
defparam \CONTADOR|REG|REG1|D0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N5
cycloneii_lcell_ff \CONTADOR|REG|REG1|D0|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG1|D0|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG1|D0|qS~regout ));

// Location: LCCOMB_X27_Y32_N0
cycloneii_lcell_comb \CONTADOR|REG|REG1|D1|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG1|D1|qS~0_combout  = \CONTADOR|REG|REG1|D1|qS~regout  $ (((\CONTADOR|REG|REG1|D0|qS~regout  & \SW1~combout )))

	.dataa(vcc),
	.datab(\CONTADOR|REG|REG1|D0|qS~regout ),
	.datac(\CONTADOR|REG|REG1|D1|qS~regout ),
	.datad(\SW1~combout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG1|D1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG1|D1|qS~0 .lut_mask = 16'h3CF0;
defparam \CONTADOR|REG|REG1|D1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N1
cycloneii_lcell_ff \CONTADOR|REG|REG1|D1|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG1|D1|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG1|D1|qS~regout ));

// Location: LCCOMB_X27_Y32_N14
cycloneii_lcell_comb \CONTADOR|REG|REG1|D2|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG1|D2|qS~0_combout  = \CONTADOR|REG|REG1|D2|qS~regout  $ (((\SW1~combout  & (\CONTADOR|REG|REG1|D0|qS~regout  & \CONTADOR|REG|REG1|D1|qS~regout ))))

	.dataa(\SW1~combout ),
	.datab(\CONTADOR|REG|REG1|D0|qS~regout ),
	.datac(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG1|D2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG1|D2|qS~0 .lut_mask = 16'h78F0;
defparam \CONTADOR|REG|REG1|D2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N15
cycloneii_lcell_ff \CONTADOR|REG|REG1|D2|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG1|D2|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG1|D2|qS~regout ));

// Location: LCCOMB_X27_Y32_N22
cycloneii_lcell_comb \CONTADOR|REG|REG1|D3|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG1|D3|qS~0_combout  = (\SW1~combout  & (\CONTADOR|REG|REG1|D0|qS~regout  & (\CONTADOR|REG|REG1|D2|qS~regout  & \CONTADOR|REG|REG1|D1|qS~regout )))

	.dataa(\SW1~combout ),
	.datab(\CONTADOR|REG|REG1|D0|qS~regout ),
	.datac(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG1|D3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG1|D3|qS~0 .lut_mask = 16'h8000;
defparam \CONTADOR|REG|REG1|D3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneii_lcell_comb \CONTADOR|REG|REG1|D3|qS~1 (
// Equation(s):
// \CONTADOR|REG|REG1|D3|qS~1_combout  = \CONTADOR|REG|REG1|D3|qS~regout  $ (\CONTADOR|REG|REG1|D3|qS~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTADOR|REG|REG1|D3|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~0_combout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG1|D3|qS~1_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG1|D3|qS~1 .lut_mask = 16'h0FF0;
defparam \CONTADOR|REG|REG1|D3|qS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N7
cycloneii_lcell_ff \CONTADOR|REG|REG1|D3|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG1|D3|qS~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG1|D3|qS~regout ));

// Location: LCCOMB_X27_Y32_N12
cycloneii_lcell_comb \CONTADOR|REG|REG2|D0|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG2|D0|qS~0_combout  = \CONTADOR|REG|REG2|D0|qS~regout  $ (((\CONTADOR|REG|REG1|D3|qS~regout  & \CONTADOR|REG|REG1|D3|qS~0_combout )))

	.dataa(\CONTADOR|REG|REG1|D3|qS~regout ),
	.datab(vcc),
	.datac(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~0_combout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG2|D0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG2|D0|qS~0 .lut_mask = 16'h5AF0;
defparam \CONTADOR|REG|REG2|D0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N13
cycloneii_lcell_ff \CONTADOR|REG|REG2|D0|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG2|D0|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG2|D0|qS~regout ));

// Location: LCCOMB_X27_Y32_N28
cycloneii_lcell_comb \CONTADOR|REG|REG2|D1|qS~0 (
// Equation(s):
// \CONTADOR|REG|REG2|D1|qS~0_combout  = \CONTADOR|REG|REG2|D1|qS~regout  $ (((\CONTADOR|REG|REG1|D3|qS~regout  & (\CONTADOR|REG|REG2|D0|qS~regout  & \CONTADOR|REG|REG1|D3|qS~0_combout ))))

	.dataa(\CONTADOR|REG|REG1|D3|qS~regout ),
	.datab(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datac(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~0_combout ),
	.cin(gnd),
	.combout(\CONTADOR|REG|REG2|D1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTADOR|REG|REG2|D1|qS~0 .lut_mask = 16'h78F0;
defparam \CONTADOR|REG|REG2|D1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N29
cycloneii_lcell_ff \CONTADOR|REG|REG2|D1|qS (
	.clk(\clk_main~clkctrl_outclk ),
	.datain(\CONTADOR|REG|REG2|D1|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTADOR|REG|REG2|D1|qS~regout ));

// Location: M4K_X26_Y32
cycloneii_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_rom~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(13'b0000000000000),
	.portaaddr({\CONTADOR|REG|REG2|D1|qS~regout ,\CONTADOR|REG|REG2|D0|qS~regout ,\CONTADOR|REG|REG1|D3|qS~regout ,\CONTADOR|REG|REG1|D2|qS~regout ,\CONTADOR|REG|REG1|D1|qS~regout ,\CONTADOR|REG|REG1|D0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(13'b0000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mainrom.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mainrom:ROM|altsyncram:altsyncram_component|altsyncram_lt71:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 13;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 13;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 832'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005805C0020620030010004020;
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N28
cycloneii_lcell_comb \FILA|MUX|M0|Saida~0 (
// Equation(s):
// \FILA|MUX|M0|Saida~0_combout  = (\SW1~combout  & ((\FILA|sel_ram~0_combout  & (\FILA|TRAZEIRA|REG|REG1|D0|qS~regout )) # (!\FILA|sel_ram~0_combout  & ((\FILA|FRENTE|REG|REG1|D0|qS~regout ))))) # (!\SW1~combout  & (((\FILA|FRENTE|REG|REG1|D0|qS~regout ))))

	.dataa(\SW1~combout ),
	.datab(\FILA|TRAZEIRA|REG|REG1|D0|qS~regout ),
	.datac(\FILA|FRENTE|REG|REG1|D0|qS~regout ),
	.datad(\FILA|sel_ram~0_combout ),
	.cin(gnd),
	.combout(\FILA|MUX|M0|Saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MUX|M0|Saida~0 .lut_mask = 16'hD8F0;
defparam \FILA|MUX|M0|Saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N8
cycloneii_lcell_comb \FILA|MUX|M1|Saida~0 (
// Equation(s):
// \FILA|MUX|M1|Saida~0_combout  = (\SW1~combout  & ((\FILA|sel_ram~0_combout  & ((\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ))) # (!\FILA|sel_ram~0_combout  & (\FILA|FRENTE|REG|REG1|D1|qS~regout )))) # (!\SW1~combout  & (\FILA|FRENTE|REG|REG1|D1|qS~regout ))

	.dataa(\FILA|FRENTE|REG|REG1|D1|qS~regout ),
	.datab(\SW1~combout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D1|qS~regout ),
	.datad(\FILA|sel_ram~0_combout ),
	.cin(gnd),
	.combout(\FILA|MUX|M1|Saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MUX|M1|Saida~0 .lut_mask = 16'hE2AA;
defparam \FILA|MUX|M1|Saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneii_lcell_comb \FILA|MUX|M2|Saida~0 (
// Equation(s):
// \FILA|MUX|M2|Saida~0_combout  = (\SW1~combout  & ((\FILA|sel_ram~0_combout  & (\FILA|TRAZEIRA|REG|REG1|D2|qS~regout )) # (!\FILA|sel_ram~0_combout  & ((\FILA|FRENTE|REG|REG1|D2|qS~regout ))))) # (!\SW1~combout  & (((\FILA|FRENTE|REG|REG1|D2|qS~regout ))))

	.dataa(\FILA|TRAZEIRA|REG|REG1|D2|qS~regout ),
	.datab(\SW1~combout ),
	.datac(\FILA|FRENTE|REG|REG1|D2|qS~regout ),
	.datad(\FILA|sel_ram~0_combout ),
	.cin(gnd),
	.combout(\FILA|MUX|M2|Saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MUX|M2|Saida~0 .lut_mask = 16'hB8F0;
defparam \FILA|MUX|M2|Saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N20
cycloneii_lcell_comb \FILA|MUX|M3|Saida~0 (
// Equation(s):
// \FILA|MUX|M3|Saida~0_combout  = (\SW1~combout  & ((\FILA|sel_ram~0_combout  & ((\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ))) # (!\FILA|sel_ram~0_combout  & (\FILA|FRENTE|REG|REG1|D3|qS~regout )))) # (!\SW1~combout  & (\FILA|FRENTE|REG|REG1|D3|qS~regout ))

	.dataa(\FILA|FRENTE|REG|REG1|D3|qS~regout ),
	.datab(\SW1~combout ),
	.datac(\FILA|TRAZEIRA|REG|REG1|D3|qS~regout ),
	.datad(\FILA|sel_ram~0_combout ),
	.cin(gnd),
	.combout(\FILA|MUX|M3|Saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MUX|M3|Saida~0 .lut_mask = 16'hE2AA;
defparam \FILA|MUX|M3|Saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y34
cycloneii_ram_block \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\FILA|sel_ram~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_main~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ROM|altsyncram_component|auto_generated|q_a [12],\ROM|altsyncram_component|auto_generated|q_a [11],\ROM|altsyncram_component|auto_generated|q_a [10],\ROM|altsyncram_component|auto_generated|q_a [9],\ROM|altsyncram_component|auto_generated|q_a [8],
\ROM|altsyncram_component|auto_generated|q_a [7],\ROM|altsyncram_component|auto_generated|q_a [6],\ROM|altsyncram_component|auto_generated|q_a [5],\ROM|altsyncram_component|auto_generated|q_a [4],\ROM|altsyncram_component|auto_generated|q_a [3],
\ROM|altsyncram_component|auto_generated|q_a [2],\ROM|altsyncram_component|auto_generated|q_a [1],\ROM|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\FILA|MUX|M3|Saida~0_combout ,\FILA|MUX|M2|Saida~0_combout ,\FILA|MUX|M1|Saida~0_combout ,\FILA|MUX|M0|Saida~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(13'b0000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mainram.mif";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fifo:FILA|mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated|ALTSYNCRAM";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 13;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 13;
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 208'h0000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N0
cycloneii_lcell_comb \H0123|B2|S[0] (
// Equation(s):
// \H0123|B2|S [0] = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & 
// \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4])) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a 
// [4])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4] $ (((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & 
// !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\H0123|B2|S [0]),
	.cout());
// synopsys translate_off
defparam \H0123|B2|S[0] .lut_mask = 16'h5924;
defparam \H0123|B2|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N20
cycloneii_lcell_comb \H0123|B2|S[1]~1 (
// Equation(s):
// \H0123|B2|S[1]~1_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]) # 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & 
// ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\H0123|B2|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B2|S[1]~1 .lut_mask = 16'h381C;
defparam \H0123|B2|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N30
cycloneii_lcell_comb \H0123|B3|S[1]~1 (
// Equation(s):
// \H0123|B3|S[1]~1_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3] & (((\H0123|B2|S [0])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3] & ((\H0123|B2|S[2]~0_combout ) # ((\H0123|B2|S [0] & 
// !\H0123|B2|S[1]~1_combout ))))

	.dataa(\H0123|B2|S[2]~0_combout ),
	.datab(\H0123|B2|S [0]),
	.datac(\H0123|B2|S[1]~1_combout ),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\H0123|B3|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B3|S[1]~1 .lut_mask = 16'hCCAE;
defparam \H0123|B3|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N14
cycloneii_lcell_comb \H0123|B3|S[0] (
// Equation(s):
// \H0123|B3|S [0] = (\H0123|B2|S[2]~0_combout  & (((!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3])))) # (!\H0123|B2|S[2]~0_combout  & ((\H0123|B2|S[1]~1_combout  & (\H0123|B2|S [0] & 
// !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3])) # (!\H0123|B2|S[1]~1_combout  & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\H0123|B2|S[2]~0_combout ),
	.datab(\H0123|B2|S [0]),
	.datac(\H0123|B2|S[1]~1_combout ),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\H0123|B3|S [0]),
	.cout());
// synopsys translate_off
defparam \H0123|B3|S[0] .lut_mask = 16'h05EA;
defparam \H0123|B3|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N24
cycloneii_lcell_comb \H0123|B3|S[2]~0 (
// Equation(s):
// \H0123|B3|S[2]~0_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3] & (\H0123|B2|S[2]~0_combout )) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3] & (((!\H0123|B2|S [0] & \H0123|B2|S[1]~1_combout ))))

	.dataa(\H0123|B2|S[2]~0_combout ),
	.datab(\H0123|B2|S [0]),
	.datac(\H0123|B2|S[1]~1_combout ),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\H0123|B3|S[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B3|S[2]~0 .lut_mask = 16'hAA30;
defparam \H0123|B3|S[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N12
cycloneii_lcell_comb \H0123|B5|S[0] (
// Equation(s):
// \H0123|B5|S [0] = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & (!\H0123|B3|S[1]~1_combout  & ((!\H0123|B3|S[2]~0_combout )))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & ((\H0123|B3|S[2]~0_combout ) # 
// ((\H0123|B3|S[1]~1_combout  & \H0123|B3|S [0]))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\H0123|B3|S[1]~1_combout ),
	.datac(\H0123|B3|S [0]),
	.datad(\H0123|B3|S[2]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B5|S [0]),
	.cout());
// synopsys translate_off
defparam \H0123|B5|S[0] .lut_mask = 16'h5562;
defparam \H0123|B5|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N2
cycloneii_lcell_comb \H0123|B5|S[2]~0 (
// Equation(s):
// \H0123|B5|S[2]~0_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & (((\H0123|B3|S[2]~0_combout )))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & (\H0123|B3|S[1]~1_combout  & (!\H0123|B3|S [0])))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\H0123|B3|S[1]~1_combout ),
	.datac(\H0123|B3|S [0]),
	.datad(\H0123|B3|S[2]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B5|S[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B5|S[2]~0 .lut_mask = 16'hAE04;
defparam \H0123|B5|S[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N0
cycloneii_lcell_comb \H0123|B5|S[1]~1 (
// Equation(s):
// \H0123|B5|S[1]~1_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & (((\H0123|B3|S [0])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2] & ((\H0123|B3|S[2]~0_combout ) # ((!\H0123|B3|S[1]~1_combout  & 
// \H0123|B3|S [0]))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\H0123|B3|S[1]~1_combout ),
	.datac(\H0123|B3|S [0]),
	.datad(\H0123|B3|S[2]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B5|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B5|S[1]~1 .lut_mask = 16'hF5B0;
defparam \H0123|B5|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N22
cycloneii_lcell_comb \H0123|B7|S[0] (
// Equation(s):
// \H0123|B7|S [0] = (\H0123|B5|S[2]~0_combout  & (((!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1])))) # (!\H0123|B5|S[2]~0_combout  & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & ((!\H0123|B5|S[1]~1_combout ))) # 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & (\H0123|B5|S [0] & \H0123|B5|S[1]~1_combout ))))

	.dataa(\H0123|B5|S [0]),
	.datab(\H0123|B5|S[2]~0_combout ),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\H0123|B5|S[1]~1_combout ),
	.cin(gnd),
	.combout(\H0123|B7|S [0]),
	.cout());
// synopsys translate_off
defparam \H0123|B7|S[0] .lut_mask = 16'h0E3C;
defparam \H0123|B7|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N24
cycloneii_lcell_comb \H0123|B7|S[1]~0 (
// Equation(s):
// \H0123|B7|S[1]~0_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & (\H0123|B5|S [0])) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & ((\H0123|B5|S[2]~0_combout ) # ((\H0123|B5|S [0] & 
// !\H0123|B5|S[1]~1_combout ))))

	.dataa(\H0123|B5|S [0]),
	.datab(\H0123|B5|S[2]~0_combout ),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\H0123|B5|S[1]~1_combout ),
	.cin(gnd),
	.combout(\H0123|B7|S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B7|S[1]~0 .lut_mask = 16'hACAE;
defparam \H0123|B7|S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N10
cycloneii_lcell_comb \H0123|B7|S[2]~1 (
// Equation(s):
// \H0123|B7|S[2]~1_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & (((\H0123|B5|S[2]~0_combout )))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1] & (!\H0123|B5|S [0] & ((\H0123|B5|S[1]~1_combout ))))

	.dataa(\H0123|B5|S [0]),
	.datab(\H0123|B5|S[2]~0_combout ),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\H0123|B5|S[1]~1_combout ),
	.cin(gnd),
	.combout(\H0123|B7|S[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B7|S[2]~1 .lut_mask = 16'hC5C0;
defparam \H0123|B7|S[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N8
cycloneii_lcell_comb \H0123|B7|S[3] (
// Equation(s):
// \H0123|B7|S [3] = (\H0123|B5|S[2]~0_combout ) # ((\H0123|B5|S[1]~1_combout  & ((\H0123|B5|S [0]) # (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\H0123|B5|S [0]),
	.datab(\H0123|B5|S[2]~0_combout ),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\H0123|B5|S[1]~1_combout ),
	.cin(gnd),
	.combout(\H0123|B7|S [3]),
	.cout());
// synopsys translate_off
defparam \H0123|B7|S[3] .lut_mask = 16'hFECC;
defparam \H0123|B7|S[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N12
cycloneii_lcell_comb \H0123|B5|S[3]~2 (
// Equation(s):
// \H0123|B5|S[3]~2_combout  = (\H0123|B3|S[2]~0_combout ) # ((\H0123|B3|S[1]~1_combout  & ((\H0123|B3|S [0]) # (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\H0123|B3|S[2]~0_combout ),
	.datab(\H0123|B3|S[1]~1_combout ),
	.datac(\H0123|B3|S [0]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\H0123|B5|S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B5|S[3]~2 .lut_mask = 16'hEEEA;
defparam \H0123|B5|S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N22
cycloneii_lcell_comb \H0123|B2|S[3]~2 (
// Equation(s):
// \H0123|B2|S[3]~2_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5] & 
// \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4])) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]) # 
// (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]))))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\H0123|B2|S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B2|S[3]~2 .lut_mask = 16'hA624;
defparam \H0123|B2|S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N8
cycloneii_lcell_comb \H0123|B3|S[3]~2 (
// Equation(s):
// \H0123|B3|S[3]~2_combout  = (\H0123|B2|S[2]~0_combout ) # ((\H0123|B2|S[1]~1_combout  & ((\H0123|B2|S [0]) # (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\H0123|B2|S[2]~0_combout ),
	.datab(\H0123|B2|S [0]),
	.datac(\H0123|B2|S[1]~1_combout ),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\H0123|B3|S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B3|S[3]~2 .lut_mask = 16'hFAEA;
defparam \H0123|B3|S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N10
cycloneii_lcell_comb \H0123|B1|S[3]~0 (
// Equation(s):
// \H0123|B1|S[3]~0_combout  = ((!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5])) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7])

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\H0123|B1|S[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B1|S[3]~0 .lut_mask = 16'h05FF;
defparam \H0123|B1|S[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N26
cycloneii_lcell_comb \H0123|B6|S[0]~0 (
// Equation(s):
// \H0123|B6|S[0]~0_combout  = (\H0123|B5|S[3]~2_combout  & (\H0123|B2|S[3]~2_combout  $ (((\H0123|B3|S[3]~2_combout ) # (\H0123|B1|S[3]~0_combout ))))) # (!\H0123|B5|S[3]~2_combout  & ((\H0123|B2|S[3]~2_combout  & (\H0123|B3|S[3]~2_combout  & 
// \H0123|B1|S[3]~0_combout )) # (!\H0123|B2|S[3]~2_combout  & (!\H0123|B3|S[3]~2_combout  & !\H0123|B1|S[3]~0_combout ))))

	.dataa(\H0123|B5|S[3]~2_combout ),
	.datab(\H0123|B2|S[3]~2_combout ),
	.datac(\H0123|B3|S[3]~2_combout ),
	.datad(\H0123|B1|S[3]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B6|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B6|S[0]~0 .lut_mask = 16'h6229;
defparam \H0123|B6|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N16
cycloneii_lcell_comb \H0123|B6|S[1]~1 (
// Equation(s):
// \H0123|B6|S[1]~1_combout  = (\H0123|B3|S[3]~2_combout  & (\H0123|B1|S[3]~0_combout  & ((\H0123|B5|S[3]~2_combout ) # (!\H0123|B2|S[3]~2_combout )))) # (!\H0123|B3|S[3]~2_combout  & (!\H0123|B1|S[3]~0_combout  & ((\H0123|B2|S[3]~2_combout ) # 
// (!\H0123|B5|S[3]~2_combout ))))

	.dataa(\H0123|B5|S[3]~2_combout ),
	.datab(\H0123|B2|S[3]~2_combout ),
	.datac(\H0123|B3|S[3]~2_combout ),
	.datad(\H0123|B1|S[3]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B6|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B6|S[1]~1 .lut_mask = 16'hB00D;
defparam \H0123|B6|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N2
cycloneii_lcell_comb \H0123|B6|S[2]~2 (
// Equation(s):
// \H0123|B6|S[2]~2_combout  = (\H0123|B5|S[3]~2_combout  & (!\H0123|B2|S[3]~2_combout  & (!\H0123|B3|S[3]~2_combout  & !\H0123|B1|S[3]~0_combout ))) # (!\H0123|B5|S[3]~2_combout  & (\H0123|B2|S[3]~2_combout  & (\H0123|B3|S[3]~2_combout  $ 
// (\H0123|B1|S[3]~0_combout ))))

	.dataa(\H0123|B5|S[3]~2_combout ),
	.datab(\H0123|B2|S[3]~2_combout ),
	.datac(\H0123|B3|S[3]~2_combout ),
	.datad(\H0123|B1|S[3]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B6|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B6|S[2]~2 .lut_mask = 16'h0442;
defparam \H0123|B6|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N28
cycloneii_lcell_comb \H0123|B6|S[3] (
// Equation(s):
// \H0123|B6|S [3] = (\H0123|B2|S[3]~2_combout  & ((\H0123|B5|S[3]~2_combout  & ((\H0123|B3|S[3]~2_combout ) # (\H0123|B1|S[3]~0_combout ))) # (!\H0123|B5|S[3]~2_combout  & (\H0123|B3|S[3]~2_combout  & \H0123|B1|S[3]~0_combout )))) # 
// (!\H0123|B2|S[3]~2_combout  & (((!\H0123|B3|S[3]~2_combout  & !\H0123|B1|S[3]~0_combout ))))

	.dataa(\H0123|B5|S[3]~2_combout ),
	.datab(\H0123|B2|S[3]~2_combout ),
	.datac(\H0123|B3|S[3]~2_combout ),
	.datad(\H0123|B1|S[3]~0_combout ),
	.cin(gnd),
	.combout(\H0123|B6|S [3]),
	.cout());
// synopsys translate_off
defparam \H0123|B6|S[3] .lut_mask = 16'hC883;
defparam \H0123|B6|S[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N4
cycloneii_lcell_comb \H0123|B4|S[3]~3 (
// Equation(s):
// \H0123|B4|S[3]~3_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]) # (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4])

	.dataa(vcc),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\H0123|B4|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B4|S[3]~3 .lut_mask = 16'hFFCC;
defparam \H0123|B4|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N18
cycloneii_lcell_comb \H0123|B4|S[3]~9 (
// Equation(s):
// \H0123|B4|S[3]~9_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]) # (\H0123|B4|S[3]~3_combout ))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\H0123|B4|S[3]~3_combout ),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\H0123|B4|S[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \H0123|B4|S[3]~9 .lut_mask = 16'hC800;
defparam \H0123|B4|S[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N16
cycloneii_lcell_comb \H4|B7|S[0]~0 (
// Equation(s):
// \H4|B7|S[0]~0_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] & 
// \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9])) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] & 
// !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9] $ 
// (((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & !\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\H4|B7|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H4|B7|S[0]~0 .lut_mask = 16'h3942;
defparam \H4|B7|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N2
cycloneii_lcell_comb \H4|B7|S[1]~1 (
// Equation(s):
// \H4|B7|S[1]~1_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] & ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11]) # 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] & 
// ((\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9]) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\H4|B7|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H4|B7|S[1]~1 .lut_mask = 16'h581A;
defparam \H4|B7|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
cycloneii_lcell_comb \H4|B7|S[2]~2 (
// Equation(s):
// \H4|B7|S[2]~2_combout  = (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11] & (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] $ 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10])))) # (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11] & (\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12] & 
// (!\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10] & \FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\H4|B7|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H4|B7|S[2]~2 .lut_mask = 16'h0284;
defparam \H4|B7|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cycloneii_lcell_comb \SEGMENTOS|B5|S[2]~1 (
// Equation(s):
// \SEGMENTOS|B5|S[2]~1_combout  = (\CONTADOR|REG|REG2|D0|qS~regout  & (!\CONTADOR|REG|REG1|D2|qS~regout  & (\CONTADOR|REG|REG2|D1|qS~regout  $ (!\CONTADOR|REG|REG1|D3|qS~regout )))) # (!\CONTADOR|REG|REG2|D0|qS~regout  & (\CONTADOR|REG|REG1|D2|qS~regout  & 
// (\CONTADOR|REG|REG2|D1|qS~regout  & !\CONTADOR|REG|REG1|D3|qS~regout )))

	.dataa(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datab(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datac(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B5|S[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B5|S[2]~1 .lut_mask = 16'h2042;
defparam \SEGMENTOS|B5|S[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cycloneii_lcell_comb \SEGMENTOS|B5|S[0]~0 (
// Equation(s):
// \SEGMENTOS|B5|S[0]~0_combout  = (\CONTADOR|REG|REG2|D0|qS~regout  & ((\CONTADOR|REG|REG1|D2|qS~regout  & (\CONTADOR|REG|REG2|D1|qS~regout  & !\CONTADOR|REG|REG1|D3|qS~regout )) # (!\CONTADOR|REG|REG1|D2|qS~regout  & (!\CONTADOR|REG|REG2|D1|qS~regout  & 
// \CONTADOR|REG|REG1|D3|qS~regout )))) # (!\CONTADOR|REG|REG2|D0|qS~regout  & (\CONTADOR|REG|REG1|D2|qS~regout  $ (((\CONTADOR|REG|REG2|D1|qS~regout  & !\CONTADOR|REG|REG1|D3|qS~regout )))))

	.dataa(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datab(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datac(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B5|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B5|S[0]~0 .lut_mask = 16'h4694;
defparam \SEGMENTOS|B5|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cycloneii_lcell_comb \SEGMENTOS|B5|S[1]~2 (
// Equation(s):
// \SEGMENTOS|B5|S[1]~2_combout  = (\CONTADOR|REG|REG2|D1|qS~regout  & (!\CONTADOR|REG|REG1|D3|qS~regout  & ((\CONTADOR|REG|REG2|D0|qS~regout ) # (!\CONTADOR|REG|REG1|D2|qS~regout )))) # (!\CONTADOR|REG|REG2|D1|qS~regout  & (\CONTADOR|REG|REG1|D3|qS~regout  
// & ((\CONTADOR|REG|REG1|D2|qS~regout ) # (!\CONTADOR|REG|REG2|D0|qS~regout ))))

	.dataa(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datab(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datac(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B5|S[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B5|S[1]~2 .lut_mask = 16'h0DB0;
defparam \SEGMENTOS|B5|S[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cycloneii_lcell_comb \SEGMENTOS|B7|S[0] (
// Equation(s):
// \SEGMENTOS|B7|S [0] = (\SEGMENTOS|B5|S[2]~1_combout  & (((!\CONTADOR|REG|REG1|D1|qS~regout )))) # (!\SEGMENTOS|B5|S[2]~1_combout  & ((\SEGMENTOS|B5|S[1]~2_combout  & (\SEGMENTOS|B5|S[0]~0_combout  & !\CONTADOR|REG|REG1|D1|qS~regout )) # 
// (!\SEGMENTOS|B5|S[1]~2_combout  & ((\CONTADOR|REG|REG1|D1|qS~regout )))))

	.dataa(\SEGMENTOS|B5|S[2]~1_combout ),
	.datab(\SEGMENTOS|B5|S[0]~0_combout ),
	.datac(\SEGMENTOS|B5|S[1]~2_combout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B7|S [0]),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B7|S[0] .lut_mask = 16'h05EA;
defparam \SEGMENTOS|B7|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cycloneii_lcell_comb \SEGMENTOS|B7|S[1]~0 (
// Equation(s):
// \SEGMENTOS|B7|S[1]~0_combout  = (\CONTADOR|REG|REG1|D1|qS~regout  & (((\SEGMENTOS|B5|S[0]~0_combout )))) # (!\CONTADOR|REG|REG1|D1|qS~regout  & ((\SEGMENTOS|B5|S[2]~1_combout ) # ((\SEGMENTOS|B5|S[0]~0_combout  & !\SEGMENTOS|B5|S[1]~2_combout ))))

	.dataa(\SEGMENTOS|B5|S[2]~1_combout ),
	.datab(\SEGMENTOS|B5|S[0]~0_combout ),
	.datac(\SEGMENTOS|B5|S[1]~2_combout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B7|S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B7|S[1]~0 .lut_mask = 16'hCCAE;
defparam \SEGMENTOS|B7|S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cycloneii_lcell_comb \SEGMENTOS|B7|S[2]~1 (
// Equation(s):
// \SEGMENTOS|B7|S[2]~1_combout  = (\CONTADOR|REG|REG1|D1|qS~regout  & (\SEGMENTOS|B5|S[2]~1_combout )) # (!\CONTADOR|REG|REG1|D1|qS~regout  & (((!\SEGMENTOS|B5|S[0]~0_combout  & \SEGMENTOS|B5|S[1]~2_combout ))))

	.dataa(\SEGMENTOS|B5|S[2]~1_combout ),
	.datab(\SEGMENTOS|B5|S[0]~0_combout ),
	.datac(\SEGMENTOS|B5|S[1]~2_combout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B7|S[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B7|S[2]~1 .lut_mask = 16'hAA30;
defparam \SEGMENTOS|B7|S[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cycloneii_lcell_comb \SEGMENTOS|B7|S[3]~2 (
// Equation(s):
// \SEGMENTOS|B7|S[3]~2_combout  = (\SEGMENTOS|B5|S[2]~1_combout ) # ((\SEGMENTOS|B5|S[1]~2_combout  & ((\SEGMENTOS|B5|S[0]~0_combout ) # (\CONTADOR|REG|REG1|D1|qS~regout ))))

	.dataa(\SEGMENTOS|B5|S[2]~1_combout ),
	.datab(\SEGMENTOS|B5|S[0]~0_combout ),
	.datac(\SEGMENTOS|B5|S[1]~2_combout ),
	.datad(\CONTADOR|REG|REG1|D1|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B7|S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B7|S[3]~2 .lut_mask = 16'hFAEA;
defparam \SEGMENTOS|B7|S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cycloneii_lcell_comb \SEGMENTOS|B5|S[3]~3 (
// Equation(s):
// \SEGMENTOS|B5|S[3]~3_combout  = (\CONTADOR|REG|REG2|D0|qS~regout  & ((\CONTADOR|REG|REG1|D2|qS~regout  & ((\CONTADOR|REG|REG1|D3|qS~regout ) # (!\CONTADOR|REG|REG2|D1|qS~regout ))) # (!\CONTADOR|REG|REG1|D2|qS~regout  & (!\CONTADOR|REG|REG2|D1|qS~regout  
// & \CONTADOR|REG|REG1|D3|qS~regout )))) # (!\CONTADOR|REG|REG2|D0|qS~regout  & (((\CONTADOR|REG|REG2|D1|qS~regout  & !\CONTADOR|REG|REG1|D3|qS~regout ))))

	.dataa(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datab(\CONTADOR|REG|REG1|D2|qS~regout ),
	.datac(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datad(\CONTADOR|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B5|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B5|S[3]~3 .lut_mask = 16'h8A58;
defparam \SEGMENTOS|B5|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \SEGMENTOS|B3|S[3]~0 (
// Equation(s):
// \SEGMENTOS|B3|S[3]~0_combout  = (\CONTADOR|REG|REG2|D1|qS~regout  & ((\CONTADOR|REG|REG2|D0|qS~regout ) # (\CONTADOR|REG|REG1|D3|qS~regout )))

	.dataa(\CONTADOR|REG|REG2|D0|qS~regout ),
	.datab(\CONTADOR|REG|REG2|D1|qS~regout ),
	.datac(vcc),
	.datad(\CONTADOR|REG|REG1|D3|qS~regout ),
	.cin(gnd),
	.combout(\SEGMENTOS|B3|S[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEGMENTOS|B3|S[3]~0 .lut_mask = 16'hCC88;
defparam \SEGMENTOS|B3|S[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N10
cycloneii_lcell_comb \FILA|MOORE|empty (
// Equation(s):
// \FILA|MOORE|empty~combout  = (\FILA|MOORE|y_present.waitMT~regout ) # (!\FILA|MOORE|y_present.init~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FILA|MOORE|y_present.waitMT~regout ),
	.datad(\FILA|MOORE|y_present.init~regout ),
	.cin(gnd),
	.combout(\FILA|MOORE|empty~combout ),
	.cout());
// synopsys translate_off
defparam \FILA|MOORE|empty .lut_mask = 16'hF0FF;
defparam \FILA|MOORE|empty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[0]~I (
	.datain(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[0]));
// synopsys translate_off
defparam \H0[0]~I .input_async_reset = "none";
defparam \H0[0]~I .input_power_up = "low";
defparam \H0[0]~I .input_register_mode = "none";
defparam \H0[0]~I .input_sync_reset = "none";
defparam \H0[0]~I .oe_async_reset = "none";
defparam \H0[0]~I .oe_power_up = "low";
defparam \H0[0]~I .oe_register_mode = "none";
defparam \H0[0]~I .oe_sync_reset = "none";
defparam \H0[0]~I .operation_mode = "output";
defparam \H0[0]~I .output_async_reset = "none";
defparam \H0[0]~I .output_power_up = "low";
defparam \H0[0]~I .output_register_mode = "none";
defparam \H0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[1]~I (
	.datain(\H0123|B7|S [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[1]));
// synopsys translate_off
defparam \H0[1]~I .input_async_reset = "none";
defparam \H0[1]~I .input_power_up = "low";
defparam \H0[1]~I .input_register_mode = "none";
defparam \H0[1]~I .input_sync_reset = "none";
defparam \H0[1]~I .oe_async_reset = "none";
defparam \H0[1]~I .oe_power_up = "low";
defparam \H0[1]~I .oe_register_mode = "none";
defparam \H0[1]~I .oe_sync_reset = "none";
defparam \H0[1]~I .operation_mode = "output";
defparam \H0[1]~I .output_async_reset = "none";
defparam \H0[1]~I .output_power_up = "low";
defparam \H0[1]~I .output_register_mode = "none";
defparam \H0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[2]~I (
	.datain(\H0123|B7|S[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[2]));
// synopsys translate_off
defparam \H0[2]~I .input_async_reset = "none";
defparam \H0[2]~I .input_power_up = "low";
defparam \H0[2]~I .input_register_mode = "none";
defparam \H0[2]~I .input_sync_reset = "none";
defparam \H0[2]~I .oe_async_reset = "none";
defparam \H0[2]~I .oe_power_up = "low";
defparam \H0[2]~I .oe_register_mode = "none";
defparam \H0[2]~I .oe_sync_reset = "none";
defparam \H0[2]~I .operation_mode = "output";
defparam \H0[2]~I .output_async_reset = "none";
defparam \H0[2]~I .output_power_up = "low";
defparam \H0[2]~I .output_register_mode = "none";
defparam \H0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[3]~I (
	.datain(\H0123|B7|S[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[3]));
// synopsys translate_off
defparam \H0[3]~I .input_async_reset = "none";
defparam \H0[3]~I .input_power_up = "low";
defparam \H0[3]~I .input_register_mode = "none";
defparam \H0[3]~I .input_sync_reset = "none";
defparam \H0[3]~I .oe_async_reset = "none";
defparam \H0[3]~I .oe_power_up = "low";
defparam \H0[3]~I .oe_register_mode = "none";
defparam \H0[3]~I .oe_sync_reset = "none";
defparam \H0[3]~I .operation_mode = "output";
defparam \H0[3]~I .output_async_reset = "none";
defparam \H0[3]~I .output_power_up = "low";
defparam \H0[3]~I .output_register_mode = "none";
defparam \H0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[4]));
// synopsys translate_off
defparam \H0[4]~I .input_async_reset = "none";
defparam \H0[4]~I .input_power_up = "low";
defparam \H0[4]~I .input_register_mode = "none";
defparam \H0[4]~I .input_sync_reset = "none";
defparam \H0[4]~I .oe_async_reset = "none";
defparam \H0[4]~I .oe_power_up = "low";
defparam \H0[4]~I .oe_register_mode = "none";
defparam \H0[4]~I .oe_sync_reset = "none";
defparam \H0[4]~I .operation_mode = "output";
defparam \H0[4]~I .output_async_reset = "none";
defparam \H0[4]~I .output_power_up = "low";
defparam \H0[4]~I .output_register_mode = "none";
defparam \H0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[5]));
// synopsys translate_off
defparam \H0[5]~I .input_async_reset = "none";
defparam \H0[5]~I .input_power_up = "low";
defparam \H0[5]~I .input_register_mode = "none";
defparam \H0[5]~I .input_sync_reset = "none";
defparam \H0[5]~I .oe_async_reset = "none";
defparam \H0[5]~I .oe_power_up = "low";
defparam \H0[5]~I .oe_register_mode = "none";
defparam \H0[5]~I .oe_sync_reset = "none";
defparam \H0[5]~I .operation_mode = "output";
defparam \H0[5]~I .output_async_reset = "none";
defparam \H0[5]~I .output_power_up = "low";
defparam \H0[5]~I .output_register_mode = "none";
defparam \H0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H0[6]));
// synopsys translate_off
defparam \H0[6]~I .input_async_reset = "none";
defparam \H0[6]~I .input_power_up = "low";
defparam \H0[6]~I .input_register_mode = "none";
defparam \H0[6]~I .input_sync_reset = "none";
defparam \H0[6]~I .oe_async_reset = "none";
defparam \H0[6]~I .oe_power_up = "low";
defparam \H0[6]~I .oe_register_mode = "none";
defparam \H0[6]~I .oe_sync_reset = "none";
defparam \H0[6]~I .operation_mode = "output";
defparam \H0[6]~I .output_async_reset = "none";
defparam \H0[6]~I .output_power_up = "low";
defparam \H0[6]~I .output_register_mode = "none";
defparam \H0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[0]~I (
	.datain(\H0123|B7|S [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[0]));
// synopsys translate_off
defparam \H1[0]~I .input_async_reset = "none";
defparam \H1[0]~I .input_power_up = "low";
defparam \H1[0]~I .input_register_mode = "none";
defparam \H1[0]~I .input_sync_reset = "none";
defparam \H1[0]~I .oe_async_reset = "none";
defparam \H1[0]~I .oe_power_up = "low";
defparam \H1[0]~I .oe_register_mode = "none";
defparam \H1[0]~I .oe_sync_reset = "none";
defparam \H1[0]~I .operation_mode = "output";
defparam \H1[0]~I .output_async_reset = "none";
defparam \H1[0]~I .output_power_up = "low";
defparam \H1[0]~I .output_register_mode = "none";
defparam \H1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[1]~I (
	.datain(\H0123|B6|S[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[1]));
// synopsys translate_off
defparam \H1[1]~I .input_async_reset = "none";
defparam \H1[1]~I .input_power_up = "low";
defparam \H1[1]~I .input_register_mode = "none";
defparam \H1[1]~I .input_sync_reset = "none";
defparam \H1[1]~I .oe_async_reset = "none";
defparam \H1[1]~I .oe_power_up = "low";
defparam \H1[1]~I .oe_register_mode = "none";
defparam \H1[1]~I .oe_sync_reset = "none";
defparam \H1[1]~I .operation_mode = "output";
defparam \H1[1]~I .output_async_reset = "none";
defparam \H1[1]~I .output_power_up = "low";
defparam \H1[1]~I .output_register_mode = "none";
defparam \H1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[2]~I (
	.datain(\H0123|B6|S[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[2]));
// synopsys translate_off
defparam \H1[2]~I .input_async_reset = "none";
defparam \H1[2]~I .input_power_up = "low";
defparam \H1[2]~I .input_register_mode = "none";
defparam \H1[2]~I .input_sync_reset = "none";
defparam \H1[2]~I .oe_async_reset = "none";
defparam \H1[2]~I .oe_power_up = "low";
defparam \H1[2]~I .oe_register_mode = "none";
defparam \H1[2]~I .oe_sync_reset = "none";
defparam \H1[2]~I .operation_mode = "output";
defparam \H1[2]~I .output_async_reset = "none";
defparam \H1[2]~I .output_power_up = "low";
defparam \H1[2]~I .output_register_mode = "none";
defparam \H1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[3]~I (
	.datain(\H0123|B6|S[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[3]));
// synopsys translate_off
defparam \H1[3]~I .input_async_reset = "none";
defparam \H1[3]~I .input_power_up = "low";
defparam \H1[3]~I .input_register_mode = "none";
defparam \H1[3]~I .input_sync_reset = "none";
defparam \H1[3]~I .oe_async_reset = "none";
defparam \H1[3]~I .oe_power_up = "low";
defparam \H1[3]~I .oe_register_mode = "none";
defparam \H1[3]~I .oe_sync_reset = "none";
defparam \H1[3]~I .operation_mode = "output";
defparam \H1[3]~I .output_async_reset = "none";
defparam \H1[3]~I .output_power_up = "low";
defparam \H1[3]~I .output_register_mode = "none";
defparam \H1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[4]));
// synopsys translate_off
defparam \H1[4]~I .input_async_reset = "none";
defparam \H1[4]~I .input_power_up = "low";
defparam \H1[4]~I .input_register_mode = "none";
defparam \H1[4]~I .input_sync_reset = "none";
defparam \H1[4]~I .oe_async_reset = "none";
defparam \H1[4]~I .oe_power_up = "low";
defparam \H1[4]~I .oe_register_mode = "none";
defparam \H1[4]~I .oe_sync_reset = "none";
defparam \H1[4]~I .operation_mode = "output";
defparam \H1[4]~I .output_async_reset = "none";
defparam \H1[4]~I .output_power_up = "low";
defparam \H1[4]~I .output_register_mode = "none";
defparam \H1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[5]));
// synopsys translate_off
defparam \H1[5]~I .input_async_reset = "none";
defparam \H1[5]~I .input_power_up = "low";
defparam \H1[5]~I .input_register_mode = "none";
defparam \H1[5]~I .input_sync_reset = "none";
defparam \H1[5]~I .oe_async_reset = "none";
defparam \H1[5]~I .oe_power_up = "low";
defparam \H1[5]~I .oe_register_mode = "none";
defparam \H1[5]~I .oe_sync_reset = "none";
defparam \H1[5]~I .operation_mode = "output";
defparam \H1[5]~I .output_async_reset = "none";
defparam \H1[5]~I .output_power_up = "low";
defparam \H1[5]~I .output_register_mode = "none";
defparam \H1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H1[6]));
// synopsys translate_off
defparam \H1[6]~I .input_async_reset = "none";
defparam \H1[6]~I .input_power_up = "low";
defparam \H1[6]~I .input_register_mode = "none";
defparam \H1[6]~I .input_sync_reset = "none";
defparam \H1[6]~I .oe_async_reset = "none";
defparam \H1[6]~I .oe_power_up = "low";
defparam \H1[6]~I .oe_register_mode = "none";
defparam \H1[6]~I .oe_sync_reset = "none";
defparam \H1[6]~I .operation_mode = "output";
defparam \H1[6]~I .output_async_reset = "none";
defparam \H1[6]~I .output_power_up = "low";
defparam \H1[6]~I .output_register_mode = "none";
defparam \H1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[0]~I (
	.datain(\H0123|B6|S [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[0]));
// synopsys translate_off
defparam \H2[0]~I .input_async_reset = "none";
defparam \H2[0]~I .input_power_up = "low";
defparam \H2[0]~I .input_register_mode = "none";
defparam \H2[0]~I .input_sync_reset = "none";
defparam \H2[0]~I .oe_async_reset = "none";
defparam \H2[0]~I .oe_power_up = "low";
defparam \H2[0]~I .oe_register_mode = "none";
defparam \H2[0]~I .oe_sync_reset = "none";
defparam \H2[0]~I .operation_mode = "output";
defparam \H2[0]~I .output_async_reset = "none";
defparam \H2[0]~I .output_power_up = "low";
defparam \H2[0]~I .output_register_mode = "none";
defparam \H2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[1]~I (
	.datain(\H0123|B4|S[3]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[1]));
// synopsys translate_off
defparam \H2[1]~I .input_async_reset = "none";
defparam \H2[1]~I .input_power_up = "low";
defparam \H2[1]~I .input_register_mode = "none";
defparam \H2[1]~I .input_sync_reset = "none";
defparam \H2[1]~I .oe_async_reset = "none";
defparam \H2[1]~I .oe_power_up = "low";
defparam \H2[1]~I .oe_register_mode = "none";
defparam \H2[1]~I .oe_sync_reset = "none";
defparam \H2[1]~I .operation_mode = "output";
defparam \H2[1]~I .output_async_reset = "none";
defparam \H2[1]~I .output_power_up = "low";
defparam \H2[1]~I .output_register_mode = "none";
defparam \H2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[2]));
// synopsys translate_off
defparam \H2[2]~I .input_async_reset = "none";
defparam \H2[2]~I .input_power_up = "low";
defparam \H2[2]~I .input_register_mode = "none";
defparam \H2[2]~I .input_sync_reset = "none";
defparam \H2[2]~I .oe_async_reset = "none";
defparam \H2[2]~I .oe_power_up = "low";
defparam \H2[2]~I .oe_register_mode = "none";
defparam \H2[2]~I .oe_sync_reset = "none";
defparam \H2[2]~I .operation_mode = "output";
defparam \H2[2]~I .output_async_reset = "none";
defparam \H2[2]~I .output_power_up = "low";
defparam \H2[2]~I .output_register_mode = "none";
defparam \H2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[3]));
// synopsys translate_off
defparam \H2[3]~I .input_async_reset = "none";
defparam \H2[3]~I .input_power_up = "low";
defparam \H2[3]~I .input_register_mode = "none";
defparam \H2[3]~I .input_sync_reset = "none";
defparam \H2[3]~I .oe_async_reset = "none";
defparam \H2[3]~I .oe_power_up = "low";
defparam \H2[3]~I .oe_register_mode = "none";
defparam \H2[3]~I .oe_sync_reset = "none";
defparam \H2[3]~I .operation_mode = "output";
defparam \H2[3]~I .output_async_reset = "none";
defparam \H2[3]~I .output_power_up = "low";
defparam \H2[3]~I .output_register_mode = "none";
defparam \H2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[4]));
// synopsys translate_off
defparam \H2[4]~I .input_async_reset = "none";
defparam \H2[4]~I .input_power_up = "low";
defparam \H2[4]~I .input_register_mode = "none";
defparam \H2[4]~I .input_sync_reset = "none";
defparam \H2[4]~I .oe_async_reset = "none";
defparam \H2[4]~I .oe_power_up = "low";
defparam \H2[4]~I .oe_register_mode = "none";
defparam \H2[4]~I .oe_sync_reset = "none";
defparam \H2[4]~I .operation_mode = "output";
defparam \H2[4]~I .output_async_reset = "none";
defparam \H2[4]~I .output_power_up = "low";
defparam \H2[4]~I .output_register_mode = "none";
defparam \H2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[5]));
// synopsys translate_off
defparam \H2[5]~I .input_async_reset = "none";
defparam \H2[5]~I .input_power_up = "low";
defparam \H2[5]~I .input_register_mode = "none";
defparam \H2[5]~I .input_sync_reset = "none";
defparam \H2[5]~I .oe_async_reset = "none";
defparam \H2[5]~I .oe_power_up = "low";
defparam \H2[5]~I .oe_register_mode = "none";
defparam \H2[5]~I .oe_sync_reset = "none";
defparam \H2[5]~I .operation_mode = "output";
defparam \H2[5]~I .output_async_reset = "none";
defparam \H2[5]~I .output_power_up = "low";
defparam \H2[5]~I .output_register_mode = "none";
defparam \H2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H2[6]));
// synopsys translate_off
defparam \H2[6]~I .input_async_reset = "none";
defparam \H2[6]~I .input_power_up = "low";
defparam \H2[6]~I .input_register_mode = "none";
defparam \H2[6]~I .input_sync_reset = "none";
defparam \H2[6]~I .oe_async_reset = "none";
defparam \H2[6]~I .oe_power_up = "low";
defparam \H2[6]~I .oe_register_mode = "none";
defparam \H2[6]~I .oe_sync_reset = "none";
defparam \H2[6]~I .operation_mode = "output";
defparam \H2[6]~I .output_async_reset = "none";
defparam \H2[6]~I .output_power_up = "low";
defparam \H2[6]~I .output_register_mode = "none";
defparam \H2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[0]~I (
	.datain(\FILA|MEMORIA_RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[0]));
// synopsys translate_off
defparam \H3[0]~I .input_async_reset = "none";
defparam \H3[0]~I .input_power_up = "low";
defparam \H3[0]~I .input_register_mode = "none";
defparam \H3[0]~I .input_sync_reset = "none";
defparam \H3[0]~I .oe_async_reset = "none";
defparam \H3[0]~I .oe_power_up = "low";
defparam \H3[0]~I .oe_register_mode = "none";
defparam \H3[0]~I .oe_sync_reset = "none";
defparam \H3[0]~I .operation_mode = "output";
defparam \H3[0]~I .output_async_reset = "none";
defparam \H3[0]~I .output_power_up = "low";
defparam \H3[0]~I .output_register_mode = "none";
defparam \H3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[1]~I (
	.datain(\H4|B7|S[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[1]));
// synopsys translate_off
defparam \H3[1]~I .input_async_reset = "none";
defparam \H3[1]~I .input_power_up = "low";
defparam \H3[1]~I .input_register_mode = "none";
defparam \H3[1]~I .input_sync_reset = "none";
defparam \H3[1]~I .oe_async_reset = "none";
defparam \H3[1]~I .oe_power_up = "low";
defparam \H3[1]~I .oe_register_mode = "none";
defparam \H3[1]~I .oe_sync_reset = "none";
defparam \H3[1]~I .operation_mode = "output";
defparam \H3[1]~I .output_async_reset = "none";
defparam \H3[1]~I .output_power_up = "low";
defparam \H3[1]~I .output_register_mode = "none";
defparam \H3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[2]~I (
	.datain(\H4|B7|S[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[2]));
// synopsys translate_off
defparam \H3[2]~I .input_async_reset = "none";
defparam \H3[2]~I .input_power_up = "low";
defparam \H3[2]~I .input_register_mode = "none";
defparam \H3[2]~I .input_sync_reset = "none";
defparam \H3[2]~I .oe_async_reset = "none";
defparam \H3[2]~I .oe_power_up = "low";
defparam \H3[2]~I .oe_register_mode = "none";
defparam \H3[2]~I .oe_sync_reset = "none";
defparam \H3[2]~I .operation_mode = "output";
defparam \H3[2]~I .output_async_reset = "none";
defparam \H3[2]~I .output_power_up = "low";
defparam \H3[2]~I .output_register_mode = "none";
defparam \H3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[3]~I (
	.datain(\H4|B7|S[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[3]));
// synopsys translate_off
defparam \H3[3]~I .input_async_reset = "none";
defparam \H3[3]~I .input_power_up = "low";
defparam \H3[3]~I .input_register_mode = "none";
defparam \H3[3]~I .input_sync_reset = "none";
defparam \H3[3]~I .oe_async_reset = "none";
defparam \H3[3]~I .oe_power_up = "low";
defparam \H3[3]~I .oe_register_mode = "none";
defparam \H3[3]~I .oe_sync_reset = "none";
defparam \H3[3]~I .operation_mode = "output";
defparam \H3[3]~I .output_async_reset = "none";
defparam \H3[3]~I .output_power_up = "low";
defparam \H3[3]~I .output_register_mode = "none";
defparam \H3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[4]));
// synopsys translate_off
defparam \H3[4]~I .input_async_reset = "none";
defparam \H3[4]~I .input_power_up = "low";
defparam \H3[4]~I .input_register_mode = "none";
defparam \H3[4]~I .input_sync_reset = "none";
defparam \H3[4]~I .oe_async_reset = "none";
defparam \H3[4]~I .oe_power_up = "low";
defparam \H3[4]~I .oe_register_mode = "none";
defparam \H3[4]~I .oe_sync_reset = "none";
defparam \H3[4]~I .operation_mode = "output";
defparam \H3[4]~I .output_async_reset = "none";
defparam \H3[4]~I .output_power_up = "low";
defparam \H3[4]~I .output_register_mode = "none";
defparam \H3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[5]));
// synopsys translate_off
defparam \H3[5]~I .input_async_reset = "none";
defparam \H3[5]~I .input_power_up = "low";
defparam \H3[5]~I .input_register_mode = "none";
defparam \H3[5]~I .input_sync_reset = "none";
defparam \H3[5]~I .oe_async_reset = "none";
defparam \H3[5]~I .oe_power_up = "low";
defparam \H3[5]~I .oe_register_mode = "none";
defparam \H3[5]~I .oe_sync_reset = "none";
defparam \H3[5]~I .operation_mode = "output";
defparam \H3[5]~I .output_async_reset = "none";
defparam \H3[5]~I .output_power_up = "low";
defparam \H3[5]~I .output_register_mode = "none";
defparam \H3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \H3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(H3[6]));
// synopsys translate_off
defparam \H3[6]~I .input_async_reset = "none";
defparam \H3[6]~I .input_power_up = "low";
defparam \H3[6]~I .input_register_mode = "none";
defparam \H3[6]~I .input_sync_reset = "none";
defparam \H3[6]~I .oe_async_reset = "none";
defparam \H3[6]~I .oe_power_up = "low";
defparam \H3[6]~I .oe_register_mode = "none";
defparam \H3[6]~I .oe_sync_reset = "none";
defparam \H3[6]~I .operation_mode = "output";
defparam \H3[6]~I .output_async_reset = "none";
defparam \H3[6]~I .output_power_up = "low";
defparam \H3[6]~I .output_register_mode = "none";
defparam \H3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[0]~I (
	.datain(\CONTADOR|REG|REG1|D0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[0]));
// synopsys translate_off
defparam \HX0[0]~I .input_async_reset = "none";
defparam \HX0[0]~I .input_power_up = "low";
defparam \HX0[0]~I .input_register_mode = "none";
defparam \HX0[0]~I .input_sync_reset = "none";
defparam \HX0[0]~I .oe_async_reset = "none";
defparam \HX0[0]~I .oe_power_up = "low";
defparam \HX0[0]~I .oe_register_mode = "none";
defparam \HX0[0]~I .oe_sync_reset = "none";
defparam \HX0[0]~I .operation_mode = "output";
defparam \HX0[0]~I .output_async_reset = "none";
defparam \HX0[0]~I .output_power_up = "low";
defparam \HX0[0]~I .output_register_mode = "none";
defparam \HX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[1]~I (
	.datain(\SEGMENTOS|B7|S [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[1]));
// synopsys translate_off
defparam \HX0[1]~I .input_async_reset = "none";
defparam \HX0[1]~I .input_power_up = "low";
defparam \HX0[1]~I .input_register_mode = "none";
defparam \HX0[1]~I .input_sync_reset = "none";
defparam \HX0[1]~I .oe_async_reset = "none";
defparam \HX0[1]~I .oe_power_up = "low";
defparam \HX0[1]~I .oe_register_mode = "none";
defparam \HX0[1]~I .oe_sync_reset = "none";
defparam \HX0[1]~I .operation_mode = "output";
defparam \HX0[1]~I .output_async_reset = "none";
defparam \HX0[1]~I .output_power_up = "low";
defparam \HX0[1]~I .output_register_mode = "none";
defparam \HX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[2]~I (
	.datain(\SEGMENTOS|B7|S[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[2]));
// synopsys translate_off
defparam \HX0[2]~I .input_async_reset = "none";
defparam \HX0[2]~I .input_power_up = "low";
defparam \HX0[2]~I .input_register_mode = "none";
defparam \HX0[2]~I .input_sync_reset = "none";
defparam \HX0[2]~I .oe_async_reset = "none";
defparam \HX0[2]~I .oe_power_up = "low";
defparam \HX0[2]~I .oe_register_mode = "none";
defparam \HX0[2]~I .oe_sync_reset = "none";
defparam \HX0[2]~I .operation_mode = "output";
defparam \HX0[2]~I .output_async_reset = "none";
defparam \HX0[2]~I .output_power_up = "low";
defparam \HX0[2]~I .output_register_mode = "none";
defparam \HX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[3]~I (
	.datain(\SEGMENTOS|B7|S[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[3]));
// synopsys translate_off
defparam \HX0[3]~I .input_async_reset = "none";
defparam \HX0[3]~I .input_power_up = "low";
defparam \HX0[3]~I .input_register_mode = "none";
defparam \HX0[3]~I .input_sync_reset = "none";
defparam \HX0[3]~I .oe_async_reset = "none";
defparam \HX0[3]~I .oe_power_up = "low";
defparam \HX0[3]~I .oe_register_mode = "none";
defparam \HX0[3]~I .oe_sync_reset = "none";
defparam \HX0[3]~I .operation_mode = "output";
defparam \HX0[3]~I .output_async_reset = "none";
defparam \HX0[3]~I .output_power_up = "low";
defparam \HX0[3]~I .output_register_mode = "none";
defparam \HX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[4]));
// synopsys translate_off
defparam \HX0[4]~I .input_async_reset = "none";
defparam \HX0[4]~I .input_power_up = "low";
defparam \HX0[4]~I .input_register_mode = "none";
defparam \HX0[4]~I .input_sync_reset = "none";
defparam \HX0[4]~I .oe_async_reset = "none";
defparam \HX0[4]~I .oe_power_up = "low";
defparam \HX0[4]~I .oe_register_mode = "none";
defparam \HX0[4]~I .oe_sync_reset = "none";
defparam \HX0[4]~I .operation_mode = "output";
defparam \HX0[4]~I .output_async_reset = "none";
defparam \HX0[4]~I .output_power_up = "low";
defparam \HX0[4]~I .output_register_mode = "none";
defparam \HX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[5]));
// synopsys translate_off
defparam \HX0[5]~I .input_async_reset = "none";
defparam \HX0[5]~I .input_power_up = "low";
defparam \HX0[5]~I .input_register_mode = "none";
defparam \HX0[5]~I .input_sync_reset = "none";
defparam \HX0[5]~I .oe_async_reset = "none";
defparam \HX0[5]~I .oe_power_up = "low";
defparam \HX0[5]~I .oe_register_mode = "none";
defparam \HX0[5]~I .oe_sync_reset = "none";
defparam \HX0[5]~I .operation_mode = "output";
defparam \HX0[5]~I .output_async_reset = "none";
defparam \HX0[5]~I .output_power_up = "low";
defparam \HX0[5]~I .output_register_mode = "none";
defparam \HX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX0[6]));
// synopsys translate_off
defparam \HX0[6]~I .input_async_reset = "none";
defparam \HX0[6]~I .input_power_up = "low";
defparam \HX0[6]~I .input_register_mode = "none";
defparam \HX0[6]~I .input_sync_reset = "none";
defparam \HX0[6]~I .oe_async_reset = "none";
defparam \HX0[6]~I .oe_power_up = "low";
defparam \HX0[6]~I .oe_register_mode = "none";
defparam \HX0[6]~I .oe_sync_reset = "none";
defparam \HX0[6]~I .operation_mode = "output";
defparam \HX0[6]~I .output_async_reset = "none";
defparam \HX0[6]~I .output_power_up = "low";
defparam \HX0[6]~I .output_register_mode = "none";
defparam \HX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[0]~I (
	.datain(\SEGMENTOS|B7|S[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[0]));
// synopsys translate_off
defparam \HX1[0]~I .input_async_reset = "none";
defparam \HX1[0]~I .input_power_up = "low";
defparam \HX1[0]~I .input_register_mode = "none";
defparam \HX1[0]~I .input_sync_reset = "none";
defparam \HX1[0]~I .oe_async_reset = "none";
defparam \HX1[0]~I .oe_power_up = "low";
defparam \HX1[0]~I .oe_register_mode = "none";
defparam \HX1[0]~I .oe_sync_reset = "none";
defparam \HX1[0]~I .operation_mode = "output";
defparam \HX1[0]~I .output_async_reset = "none";
defparam \HX1[0]~I .output_power_up = "low";
defparam \HX1[0]~I .output_register_mode = "none";
defparam \HX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[1]~I (
	.datain(\SEGMENTOS|B5|S[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[1]));
// synopsys translate_off
defparam \HX1[1]~I .input_async_reset = "none";
defparam \HX1[1]~I .input_power_up = "low";
defparam \HX1[1]~I .input_register_mode = "none";
defparam \HX1[1]~I .input_sync_reset = "none";
defparam \HX1[1]~I .oe_async_reset = "none";
defparam \HX1[1]~I .oe_power_up = "low";
defparam \HX1[1]~I .oe_register_mode = "none";
defparam \HX1[1]~I .oe_sync_reset = "none";
defparam \HX1[1]~I .operation_mode = "output";
defparam \HX1[1]~I .output_async_reset = "none";
defparam \HX1[1]~I .output_power_up = "low";
defparam \HX1[1]~I .output_register_mode = "none";
defparam \HX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[2]~I (
	.datain(\SEGMENTOS|B3|S[3]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[2]));
// synopsys translate_off
defparam \HX1[2]~I .input_async_reset = "none";
defparam \HX1[2]~I .input_power_up = "low";
defparam \HX1[2]~I .input_register_mode = "none";
defparam \HX1[2]~I .input_sync_reset = "none";
defparam \HX1[2]~I .oe_async_reset = "none";
defparam \HX1[2]~I .oe_power_up = "low";
defparam \HX1[2]~I .oe_register_mode = "none";
defparam \HX1[2]~I .oe_sync_reset = "none";
defparam \HX1[2]~I .operation_mode = "output";
defparam \HX1[2]~I .output_async_reset = "none";
defparam \HX1[2]~I .output_power_up = "low";
defparam \HX1[2]~I .output_register_mode = "none";
defparam \HX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[3]));
// synopsys translate_off
defparam \HX1[3]~I .input_async_reset = "none";
defparam \HX1[3]~I .input_power_up = "low";
defparam \HX1[3]~I .input_register_mode = "none";
defparam \HX1[3]~I .input_sync_reset = "none";
defparam \HX1[3]~I .oe_async_reset = "none";
defparam \HX1[3]~I .oe_power_up = "low";
defparam \HX1[3]~I .oe_register_mode = "none";
defparam \HX1[3]~I .oe_sync_reset = "none";
defparam \HX1[3]~I .operation_mode = "output";
defparam \HX1[3]~I .output_async_reset = "none";
defparam \HX1[3]~I .output_power_up = "low";
defparam \HX1[3]~I .output_register_mode = "none";
defparam \HX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[4]));
// synopsys translate_off
defparam \HX1[4]~I .input_async_reset = "none";
defparam \HX1[4]~I .input_power_up = "low";
defparam \HX1[4]~I .input_register_mode = "none";
defparam \HX1[4]~I .input_sync_reset = "none";
defparam \HX1[4]~I .oe_async_reset = "none";
defparam \HX1[4]~I .oe_power_up = "low";
defparam \HX1[4]~I .oe_register_mode = "none";
defparam \HX1[4]~I .oe_sync_reset = "none";
defparam \HX1[4]~I .operation_mode = "output";
defparam \HX1[4]~I .output_async_reset = "none";
defparam \HX1[4]~I .output_power_up = "low";
defparam \HX1[4]~I .output_register_mode = "none";
defparam \HX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[5]));
// synopsys translate_off
defparam \HX1[5]~I .input_async_reset = "none";
defparam \HX1[5]~I .input_power_up = "low";
defparam \HX1[5]~I .input_register_mode = "none";
defparam \HX1[5]~I .input_sync_reset = "none";
defparam \HX1[5]~I .oe_async_reset = "none";
defparam \HX1[5]~I .oe_power_up = "low";
defparam \HX1[5]~I .oe_register_mode = "none";
defparam \HX1[5]~I .oe_sync_reset = "none";
defparam \HX1[5]~I .operation_mode = "output";
defparam \HX1[5]~I .output_async_reset = "none";
defparam \HX1[5]~I .output_power_up = "low";
defparam \HX1[5]~I .output_register_mode = "none";
defparam \HX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HX1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HX1[6]));
// synopsys translate_off
defparam \HX1[6]~I .input_async_reset = "none";
defparam \HX1[6]~I .input_power_up = "low";
defparam \HX1[6]~I .input_register_mode = "none";
defparam \HX1[6]~I .input_sync_reset = "none";
defparam \HX1[6]~I .oe_async_reset = "none";
defparam \HX1[6]~I .oe_power_up = "low";
defparam \HX1[6]~I .oe_register_mode = "none";
defparam \HX1[6]~I .oe_sync_reset = "none";
defparam \HX1[6]~I .operation_mode = "output";
defparam \HX1[6]~I .output_async_reset = "none";
defparam \HX1[6]~I .output_power_up = "low";
defparam \HX1[6]~I .output_register_mode = "none";
defparam \HX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR0~I (
	.datain(\FILA|MOORE|y_present.waitFull~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR0));
// synopsys translate_off
defparam \LEDR0~I .input_async_reset = "none";
defparam \LEDR0~I .input_power_up = "low";
defparam \LEDR0~I .input_register_mode = "none";
defparam \LEDR0~I .input_sync_reset = "none";
defparam \LEDR0~I .oe_async_reset = "none";
defparam \LEDR0~I .oe_power_up = "low";
defparam \LEDR0~I .oe_register_mode = "none";
defparam \LEDR0~I .oe_sync_reset = "none";
defparam \LEDR0~I .operation_mode = "output";
defparam \LEDR0~I .output_async_reset = "none";
defparam \LEDR0~I .output_power_up = "low";
defparam \LEDR0~I .output_register_mode = "none";
defparam \LEDR0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR1~I (
	.datain(\FILA|MOORE|empty~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR1));
// synopsys translate_off
defparam \LEDR1~I .input_async_reset = "none";
defparam \LEDR1~I .input_power_up = "low";
defparam \LEDR1~I .input_register_mode = "none";
defparam \LEDR1~I .input_sync_reset = "none";
defparam \LEDR1~I .oe_async_reset = "none";
defparam \LEDR1~I .oe_power_up = "low";
defparam \LEDR1~I .oe_register_mode = "none";
defparam \LEDR1~I .oe_sync_reset = "none";
defparam \LEDR1~I .operation_mode = "output";
defparam \LEDR1~I .output_async_reset = "none";
defparam \LEDR1~I .output_power_up = "low";
defparam \LEDR1~I .output_register_mode = "none";
defparam \LEDR1~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
