../hdl/clockglitch_a7.v
../hdl/mmcm_phaseshift_interface.v
../hdl/includes.v
../hdl/reg_chipwhisperer.v
../hdl/reg_openadc.v
../hdl/reg_openadc_adcfifo.v
../hdl/registers.v
../hdl/setup.v
../hdl/trigger_resync.v
../hdl/trigger_unit.v
../hdl/usb_reg_main.v
../hdl/fifo_top_husky.v
../hdl/semipro_slow_fifo.v
../hdl/reg_clockglitch.v
../hdl/cwhusky_top.v
../hdl/openadc_interface.v
../hdl/clock_managment_advanced.v
../hdl/reg_husky_adc.v
../hdl/reg_mmcm_drp.v
../hdl/xadc.v
../hdl/slow_debug.v
../hdl/reg_la.v
../hdl/userio.v
../hdl/sad.v
../hdl/sad_x2_slowclock.v
../hdl/edge_trigger.v
../hdl/trigger_pulse_cdc.v
../fpga-common/hdl/cdc_pulse.v
../fpga-common/hdl/cdc_bus.v
../fpga-common/hdl/cdc_simple.v
../fpga-common/hdl/fifo_async.v
../fpga-common/hdl/fifo_sync.v
../tracewhisperer/hdl/trace_top.v
../tracewhisperer/hdl/reg_trace.v
../tracewhisperer/hdl/fe_capture_trace.v
../tracewhisperer/hdl/uart_core.v
../tracewhisperer/hdl/simple_trigger.v
../tracewhisperer/phywhisperer-common/hardware/hdl/fifo.v
../tracewhisperer/phywhisperer-common/hardware/hdl/fe_capture_main.v
../tracewhisperer/phywhisperer-common/hardware/hdl/reg_main.v
../tracewhisperer/phywhisperer-common/hardware/hdl/pw_trigger.v
../tracewhisperer/sim/vivado/fifo_generator_0_sim_netlist.v
../tracewhisperer/sim/vivado/fifo_generator_tiny_sim_netlist.v
../tracewhisperer/sim/vivado/fifo_generator_semipro_sim_netlist.v
vivado/xpm_memory.sv
vivado/adc_fast_fifo_semipro_sim_netlist.v
vivado/usb_slow_fifo1_semipro_sim_netlist.v
vivado/usb_slow_fifo_semipro_sim_netlist.v
vivado/tiny_usb_slow_fifo1_semipro_sim_netlist.v
vivado/adc_fast_fifo_sim_netlist.v
vivado/usb_slow_fifo_sim_netlist.v
vivado/tiny_adc_fast_fifo_sim_netlist.v
vivado/tiny_usb_slow_fifo_sim_netlist.v
vivado/sad_fifo_sim_netlist.v
-y/tools/Xilinx/Vivado/2020.2/ids_lite/ISE/verilog/src/unisims/

