{
	"title" : "Flow Non-Default Global Settings",
	"data" : {
		"data" : [
			{
				"0" : "CLOUD_NOTIFY_GROUP_ID",
				"1" : "dse1",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "COMPILER_SIGNATURE_ID",
				"1" : "246337693531429.170385366032862",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SEND_REPORT_PANEL",
				"1" : "Flow Elapsed Time",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SEND_REPORT_PANEL",
				"1" : "Fitter/(Resource Section|Place Stage)/Fitter Resource Usage Summary",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SEND_REPORT_PANEL",
				"1" : "^Timing Analyzer/(Slow|Fast)\\s.*Model/(Slow|Fast)\\s.*Model\\s(Setup|Hold|Recovery|Removal)\\sSummary$",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SEND_REPORT_PANEL",
				"1" : "^Timing Analyzer/Clocks$",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SEND_REPORT_PANEL",
				"1" : "^Timing Analyzer/(Slow|Fast)\\s.*Model/(Slow|Fast)\\s.*Model\\sFmax\\sSummary$",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SERVER_SEND_REPORTS",
				"1" : "On",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_SERVER_URL",
				"1" : "http://localhost:46577",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "DSE_WORKER_ID",
				"1" : "0",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "EDA_GENERATE_FUNCTIONAL_NETLIST",
				"1" : "Off",
				"2" : "--",
				"3" : "--",
				"4" : "eda_board_design_timing"
			},
			{
				"0" : "EDA_GENERATE_FUNCTIONAL_NETLIST",
				"1" : "Off",
				"2" : "--",
				"3" : "--",
				"4" : "eda_board_design_boundary_scan"
			},
			{
				"0" : "EDA_GENERATE_FUNCTIONAL_NETLIST",
				"1" : "Off",
				"2" : "--",
				"3" : "--",
				"4" : "eda_board_design_signal_integrity"
			},
			{
				"0" : "EDA_GENERATE_FUNCTIONAL_NETLIST",
				"1" : "Off",
				"2" : "--",
				"3" : "--",
				"4" : "eda_board_design_symbol"
			},
			{
				"0" : "EDA_OUTPUT_DATA_FORMAT",
				"1" : "Verilog Hdl",
				"2" : "--",
				"3" : "--",
				"4" : "eda_simulation"
			},
			{
				"0" : "EDA_SIMULATION_TOOL",
				"1" : "Questa Intel FPGA (Verilog)",
				"2" : "<None>",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "EDA_TIME_SCALE",
				"1" : "1 ps",
				"2" : "--",
				"3" : "--",
				"4" : "eda_simulation"
			},
			{
				"0" : "MAX_CORE_JUNCTION_TEMP",
				"1" : "125",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "MIN_CORE_JUNCTION_TEMP",
				"1" : "-40",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "NOMINAL_CORE_SUPPLY_VOLTAGE",
				"1" : "1.2V",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			},
			{
				"0" : "PARTITION_COLOR",
				"1" : "-- (Not supported for targeted family)",
				"2" : "--",
				"3" : "--",
				"4" : "Top"
			},
			{
				"0" : "PARTITION_FITTER_PRESERVATION_LEVEL",
				"1" : "-- (Not supported for targeted family)",
				"2" : "--",
				"3" : "--",
				"4" : "Top"
			},
			{
				"0" : "PARTITION_NETLIST_TYPE",
				"1" : "-- (Not supported for targeted family)",
				"2" : "--",
				"3" : "--",
				"4" : "Top"
			},
			{
				"0" : "PROJECT_OUTPUT_DIRECTORY",
				"1" : "output_files",
				"2" : "--",
				"3" : "--",
				"4" : "--"
			}
		]
	}
}