#include "Thresholding_Batch_0_Thresholding_Batch.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_56_fu_10860_p1() {
    zext_ln700_56_fu_10860_p1 = esl_zext<6,5>(add_ln700_59_fu_10854_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_57_fu_11460_p1() {
    zext_ln700_57_fu_11460_p1 = esl_zext<8,6>(add_ln700_60_reg_13385.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_58_fu_9422_p1() {
    zext_ln700_58_fu_9422_p1 = esl_zext<3,2>(add_ln700_62_fu_9416_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_59_fu_9432_p1() {
    zext_ln700_59_fu_9432_p1 = esl_zext<3,2>(add_ln700_63_fu_9426_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_5_fu_9058_p1() {
    zext_ln700_5_fu_9058_p1 = esl_zext<3,2>(add_ln700_6_fu_9052_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_60_fu_10870_p1() {
    zext_ln700_60_fu_10870_p1 = esl_zext<4,3>(add_ln700_64_reg_13135.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_61_fu_9448_p1() {
    zext_ln700_61_fu_9448_p1 = esl_zext<3,2>(add_ln700_65_fu_9442_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_62_fu_9458_p1() {
    zext_ln700_62_fu_9458_p1 = esl_zext<3,2>(add_ln700_66_fu_9452_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_63_fu_10873_p1() {
    zext_ln700_63_fu_10873_p1 = esl_zext<4,3>(add_ln700_67_reg_13140.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_64_fu_10882_p1() {
    zext_ln700_64_fu_10882_p1 = esl_zext<5,4>(add_ln700_68_fu_10876_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_65_fu_9474_p1() {
    zext_ln700_65_fu_9474_p1 = esl_zext<3,2>(add_ln700_69_fu_9468_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_66_fu_9484_p1() {
    zext_ln700_66_fu_9484_p1 = esl_zext<3,2>(add_ln700_70_fu_9478_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_67_fu_10886_p1() {
    zext_ln700_67_fu_10886_p1 = esl_zext<4,3>(add_ln700_71_reg_13145.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_68_fu_9500_p1() {
    zext_ln700_68_fu_9500_p1 = esl_zext<3,2>(add_ln700_72_fu_9494_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_69_fu_9510_p1() {
    zext_ln700_69_fu_9510_p1 = esl_zext<3,2>(add_ln700_73_fu_9504_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_6_fu_9068_p1() {
    zext_ln700_6_fu_9068_p1 = esl_zext<3,2>(add_ln700_7_fu_9062_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_70_fu_10889_p1() {
    zext_ln700_70_fu_10889_p1 = esl_zext<4,3>(add_ln700_74_reg_13150.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_71_fu_10898_p1() {
    zext_ln700_71_fu_10898_p1 = esl_zext<5,4>(add_ln700_75_fu_10892_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_72_fu_10908_p1() {
    zext_ln700_72_fu_10908_p1 = esl_zext<6,5>(add_ln700_76_fu_10902_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_73_fu_9526_p1() {
    zext_ln700_73_fu_9526_p1 = esl_zext<3,2>(add_ln700_77_fu_9520_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_74_fu_9536_p1() {
    zext_ln700_74_fu_9536_p1 = esl_zext<3,2>(add_ln700_78_fu_9530_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_75_fu_10912_p1() {
    zext_ln700_75_fu_10912_p1 = esl_zext<4,3>(add_ln700_79_reg_13155.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_76_fu_9552_p1() {
    zext_ln700_76_fu_9552_p1 = esl_zext<3,2>(add_ln700_80_fu_9546_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_77_fu_9562_p1() {
    zext_ln700_77_fu_9562_p1 = esl_zext<3,2>(add_ln700_81_fu_9556_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_78_fu_10915_p1() {
    zext_ln700_78_fu_10915_p1 = esl_zext<4,3>(add_ln700_82_reg_13160.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_79_fu_10924_p1() {
    zext_ln700_79_fu_10924_p1 = esl_zext<5,4>(add_ln700_83_fu_10918_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_7_fu_10720_p1() {
    zext_ln700_7_fu_10720_p1 = esl_zext<4,3>(add_ln700_8_reg_13065.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_80_fu_9578_p1() {
    zext_ln700_80_fu_9578_p1 = esl_zext<3,2>(add_ln700_84_fu_9572_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_81_fu_9588_p1() {
    zext_ln700_81_fu_9588_p1 = esl_zext<3,2>(add_ln700_85_fu_9582_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_82_fu_10928_p1() {
    zext_ln700_82_fu_10928_p1 = esl_zext<4,3>(add_ln700_86_reg_13165.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_83_fu_9604_p1() {
    zext_ln700_83_fu_9604_p1 = esl_zext<3,2>(add_ln700_87_fu_9598_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_84_fu_9614_p1() {
    zext_ln700_84_fu_9614_p1 = esl_zext<3,2>(add_ln700_88_fu_9608_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_85_fu_10931_p1() {
    zext_ln700_85_fu_10931_p1 = esl_zext<4,3>(add_ln700_89_reg_13170.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_86_fu_10940_p1() {
    zext_ln700_86_fu_10940_p1 = esl_zext<5,4>(add_ln700_90_fu_10934_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_87_fu_10950_p1() {
    zext_ln700_87_fu_10950_p1 = esl_zext<6,5>(add_ln700_91_fu_10944_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_88_fu_10960_p1() {
    zext_ln700_88_fu_10960_p1 = esl_zext<7,6>(add_ln700_92_fu_10954_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_89_fu_9630_p1() {
    zext_ln700_89_fu_9630_p1 = esl_zext<3,2>(add_ln700_93_fu_9624_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_8_fu_9084_p1() {
    zext_ln700_8_fu_9084_p1 = esl_zext<3,2>(add_ln700_9_fu_9078_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_90_fu_9640_p1() {
    zext_ln700_90_fu_9640_p1 = esl_zext<3,2>(add_ln700_94_fu_9634_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_91_fu_10964_p1() {
    zext_ln700_91_fu_10964_p1 = esl_zext<4,3>(add_ln700_95_reg_13175.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_92_fu_9656_p1() {
    zext_ln700_92_fu_9656_p1 = esl_zext<3,2>(add_ln700_96_fu_9650_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_93_fu_9666_p1() {
    zext_ln700_93_fu_9666_p1 = esl_zext<3,2>(add_ln700_97_fu_9660_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_94_fu_10967_p1() {
    zext_ln700_94_fu_10967_p1 = esl_zext<4,3>(add_ln700_98_reg_13180.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_95_fu_10976_p1() {
    zext_ln700_95_fu_10976_p1 = esl_zext<5,4>(add_ln700_99_fu_10970_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_96_fu_9682_p1() {
    zext_ln700_96_fu_9682_p1 = esl_zext<3,2>(add_ln700_100_fu_9676_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_97_fu_9692_p1() {
    zext_ln700_97_fu_9692_p1 = esl_zext<3,2>(add_ln700_101_fu_9686_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_98_fu_10980_p1() {
    zext_ln700_98_fu_10980_p1 = esl_zext<4,3>(add_ln700_102_reg_13185.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_99_fu_9708_p1() {
    zext_ln700_99_fu_9708_p1 = esl_zext<3,2>(add_ln700_103_fu_9702_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_9_fu_9094_p1() {
    zext_ln700_9_fu_9094_p1 = esl_zext<3,2>(add_ln700_10_fu_9088_p2.read());
}

void Thresholding_Batch_0_Thresholding_Batch::thread_zext_ln700_fu_9022_p1() {
    zext_ln700_fu_9022_p1 = esl_zext<2,1>(xor_ln899_254_fu_9016_p2.read());
}

}

