INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sources_1/new/register32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register32b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sources_1/new/reg32b_if_id.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg32b_if_id'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sources_1/new/TOP_RISCV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RISCV'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ljubomir/Documents/Arhitektura/RISC-V Pipeline/RISC-V Pipeline.srcs/sim_1/new/TOP_RISCV_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RISCV_tb'
