# HDL-Memory-IP
A collection of parameterized memory IP cores written in Verilog, including single-port and dual-port RAM modules. Additional memory architectures like ECC RAM and DDR controllers planned for future releases.
