ISim log file
Running: /home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/profir_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/profir_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Read        1953 samples from input file ../simdata/datain.hex
Read        1953 samples from output file ../simdata/dataout.hex
Finished circuit initialization process.
# run all
[TEST RESULT]           1 samples differ from expected!
Stopped at time : 1004474 ns :  in File "/home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/src/verilog-tb/profir_tb.v" Line 148 
# exit 0
