
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/01/Mux.hdl

/** 
 * Multiplexor:
 * out = a if sel == 0
 *       b otherwise
 */

CHIP Mux {
    IN a, b, sel;
    OUT out;

// First draft I came-up with for this req was A.B+B.C+A.C', 
// but after sleeping on it, I think I can trim an AND gate:
PARTS:
/* First draft: OUT=A.B+B.C+A.C'
	And(a=a, b=b, out=andab);
	And(a=b, b=sel, out=andbc);
	Not(in=sel, out=neqc);
	And(a=a, b=neqc, out=andaneqc);
	Or(a=andab, b=or1, out=out);
	Or(a=andbc, b=andaneqc, out=or1);

// Second draft: OUT=B(A+C)+A.C' where "C" = Sel input.
	Or(a=a, b=sel, out=or1);
	Not(in=sel, out=neqsel);
	And(a=or1, b=b, out=and1);
	And(a=a, b=neqsel, out=and2);
	Or(a=and1, b=and2, out=out);
// Instructor says this "can be done with 3 gates [Or, Not, And]". 
// I reviewed my work, and can come up with a different solution, but
// it uses the same # of gates: A(B+C')+B.C = F, thus my third draft:
	And(a=b, b=sel, out=z);
	Not(in=sel, out=nsel);
	Or(a=b, b=nsel, out=y);
	And(a=a, b=y, out=x);
	Or(a=z, b=x, out=out);
*/
// My MHRD Mux is only 4 NANDs... may as well use it here!
// out = Nand(Nand(b.sel).Nand(a.Nand(sel.true)))
	Nand(a=sel, b=true, out=n4);
	Nand(a=b, b=sel, out=n3);
	Nand(a=n4, b=a, out=n2);
	Nand(a=n2, b=n3, out=out);
}