
CM730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000102f4  2**0
                  CONTENTS
  2 .text         000048b4  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000002f4  20000000  080049e8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001114  200002f4  08004cdc  000102f4  2**2
                  ALLOC
  5 ._usrstack    00000100  20001408  08005df0  000102f4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010364  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000360  00000000  00000000  00010398  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000d968  00000000  00000000  000106f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002f5e  00000000  00000000  0001e060  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002aed  00000000  00000000  00020fbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002438  00000000  00000000  00023aac  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000439d  00000000  00000000  00025ee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005fb2  00000000  00000000  0002a281  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a8  00000000  00000000  00030233  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20010000 	andcs	r0, r1, r0
 8000004:	08004685 	stmdaeq	r0, {r0, r2, r7, r9, sl, lr}
 8000008:	08000135 	stmdaeq	r0, {r0, r2, r4, r5, r8}
 800000c:	08000137 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8}
 8000010:	08000139 	stmdaeq	r0, {r0, r3, r4, r5, r8}
 8000014:	0800013b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8}
 8000018:	0800013d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8}
	...
 800002c:	08000141 	stmdaeq	r0, {r0, r6, r8}
 8000030:	0800013f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000143 	stmdaeq	r0, {r0, r1, r6, r8}
 800003c:	08000145 	stmdaeq	r0, {r0, r2, r6, r8}
 8000040:	08000149 	stmdaeq	r0, {r0, r3, r6, r8}
 8000044:	0800014b 	stmdaeq	r0, {r0, r1, r3, r6, r8}
 8000048:	0800014d 	stmdaeq	r0, {r0, r2, r3, r6, r8}
 800004c:	0800014f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8}
 8000050:	08000151 	stmdaeq	r0, {r0, r4, r6, r8}
 8000054:	08000153 	stmdaeq	r0, {r0, r1, r4, r6, r8}
 8000058:	08000155 	stmdaeq	r0, {r0, r2, r4, r6, r8}
 800005c:	08000157 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8}
 8000060:	08000159 	stmdaeq	r0, {r0, r3, r4, r6, r8}
 8000064:	0800015b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8}
 8000068:	0800015d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8}
	...
 8000088:	0800016d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8}
 800008c:	08000171 	stmdaeq	r0, {r0, r4, r5, r6, r8}
 8000090:	08000173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8}
 8000094:	08000175 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8}
 8000098:	08000177 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8}
 800009c:	08000179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8}
 80000a0:	0800017b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8}
 80000a4:	0800017d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8}
 80000a8:	0800017f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8}
 80000ac:	08000181 	stmdaeq	r0, {r0, r7, r8}
 80000b0:	08000183 	stmdaeq	r0, {r0, r1, r7, r8}
 80000b4:	08000225 	stmdaeq	r0, {r0, r2, r5, r9}
 80000b8:	08000227 	stmdaeq	r0, {r0, r1, r2, r5, r9}
 80000bc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c0:	0800022b 	stmdaeq	r0, {r0, r1, r3, r5, r9}
 80000c4:	0800022d 	stmdaeq	r0, {r0, r2, r3, r5, r9}
 80000c8:	0800022f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r9}
 80000cc:	08000231 	stmdaeq	r0, {r0, r4, r5, r9}
 80000d0:	08000233 	stmdaeq	r0, {r0, r1, r4, r5, r9}
 80000d4:	08000235 	stmdaeq	r0, {r0, r2, r4, r5, r9}
 80000d8:	08000239 	stmdaeq	r0, {r0, r3, r4, r5, r9}
 80000dc:	0800023b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r9}
 80000e0:	0800023f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r9}
 80000e4:	08000241 	stmdaeq	r0, {r0, r6, r9}
 80000e8:	08000243 	stmdaeq	r0, {r0, r1, r6, r9}
 80000ec:	08000245 	stmdaeq	r0, {r0, r2, r6, r9}
 80000f0:	08000247 	stmdaeq	r0, {r0, r1, r2, r6, r9}
 80000f4:	08000249 	stmdaeq	r0, {r0, r3, r6, r9}
 80000f8:	0800024b 	stmdaeq	r0, {r0, r1, r3, r6, r9}
 80000fc:	0800024d 	stmdaeq	r0, {r0, r2, r3, r6, r9}
 8000100:	0800024f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r9}
 8000104:	08000251 	stmdaeq	r0, {r0, r4, r6, r9}
 8000108:	08000253 	stmdaeq	r0, {r0, r1, r4, r6, r9}
 800010c:	08000255 	stmdaeq	r0, {r0, r2, r4, r6, r9}
 8000110:	08000257 	stmdaeq	r0, {r0, r1, r2, r4, r6, r9}
 8000114:	08000259 	stmdaeq	r0, {r0, r3, r4, r6, r9}
 8000118:	0800025d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r9}
 800011c:	0800025f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r9}
 8000120:	08000261 	stmdaeq	r0, {r0, r5, r6, r9}
 8000124:	08000263 	stmdaeq	r0, {r0, r1, r5, r6, r9}
 8000128:	08000265 	stmdaeq	r0, {r0, r2, r5, r6, r9}
 800012c:	08000267 	stmdaeq	r0, {r0, r1, r2, r5, r6, r9}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000134:	4770      	bx	lr

08000136 <HardFaultException>:
void HardFaultException(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000136:	e7fe      	b.n	8000136 <HardFaultException>

08000138 <MemManageException>:
void MemManageException(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000138:	e7fe      	b.n	8000138 <MemManageException>

0800013a <BusFaultException>:
void BusFaultException(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800013a:	e7fe      	b.n	800013a <BusFaultException>

0800013c <UsageFaultException>:
void UsageFaultException(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800013c:	e7fe      	b.n	800013c <UsageFaultException>

0800013e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 800013e:	4770      	bx	lr

08000140 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000140:	4770      	bx	lr

08000142 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000142:	4770      	bx	lr

08000144 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8000144:	f001 bb48 	b.w	80017d8 <__ISR_DELAY>

08000148 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000148:	4770      	bx	lr

0800014a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800014a:	4770      	bx	lr

0800014c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 800014c:	4770      	bx	lr

0800014e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 800014e:	4770      	bx	lr

08000150 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000150:	4770      	bx	lr

08000152 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000152:	4770      	bx	lr

08000154 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000154:	4770      	bx	lr

08000156 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000156:	4770      	bx	lr

08000158 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000158:	4770      	bx	lr

0800015a <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800015a:	4770      	bx	lr

0800015c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800015c:	4770      	bx	lr

0800015e <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 800015e:	4770      	bx	lr

08000160 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8000160:	4770      	bx	lr

08000162 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8000162:	4770      	bx	lr

08000164 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8000164:	4770      	bx	lr

08000166 <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8000166:	4770      	bx	lr

08000168 <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8000168:	4770      	bx	lr

0800016a <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 800016a:	4770      	bx	lr

0800016c <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
	ISR_ADC();
 800016c:	f000 b8bb 	b.w	80002e6 <ISR_ADC>

08000170 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000170:	4770      	bx	lr

08000172 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000172:	4770      	bx	lr

08000174 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000174:	4770      	bx	lr

08000176 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000176:	4770      	bx	lr

08000178 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000178:	4770      	bx	lr

0800017a <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800017a:	4770      	bx	lr

0800017c <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 800017c:	4770      	bx	lr

0800017e <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 800017e:	4770      	bx	lr

08000180 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000180:	4770      	bx	lr

08000182 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8000182:	b538      	push	{r3, r4, r5, lr}
	static byte b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8000184:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000188:	2110      	movs	r1, #16
 800018a:	f004 f892 	bl	80042b2 <TIM_GetITStatus>
 800018e:	2800      	cmp	r0, #0
 8000190:	d041      	beq.n	8000216 <TIM2_IRQHandler+0x94>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 8000192:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000196:	2110      	movs	r1, #16
 8000198:	f004 f896 	bl	80042c8 <TIM_ClearITPendingBit>
		ISR_ADC();
 800019c:	f000 f8a3 	bl	80002e6 <ISR_ADC>
    TIM_SetCounter(TIM2, 0);
 80001a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a4:	2100      	movs	r1, #0
 80001a6:	f003 ff90 	bl	80040ca <TIM_SetCounter>
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001aa:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <TIM2_IRQHandler+0x96>)


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ac:	4c1b      	ldr	r4, [pc, #108]	; (800021c <TIM2_IRQHandler+0x9a>)
	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
		ISR_ADC();
    TIM_SetCounter(TIM2, 0);
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001ae:	8819      	ldrh	r1, [r3, #0]
 80001b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001b4:	b289      	uxth	r1, r1
 80001b6:	f003 ff92 	bl	80040de <TIM_SetCompare4>


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ba:	8823      	ldrh	r3, [r4, #0]
 80001bc:	0758      	lsls	r0, r3, #29
 80001be:	d101      	bne.n	80001c4 <TIM2_IRQHandler+0x42>
		{
			ISR_1ms_TIMER();
 80001c0:	f000 f87e 	bl	80002c0 <ISR_1ms_TIMER>
		}

		if( !( gwCounter1 & 3 ) ) // 480us, 2000Hz
 80001c4:	8823      	ldrh	r3, [r4, #0]
 80001c6:	0799      	lsls	r1, r3, #30
 80001c8:	d101      	bne.n	80001ce <TIM2_IRQHandler+0x4c>
		{
			ISR_LED_RGB_TIMER();
 80001ca:	f000 f889 	bl	80002e0 <ISR_LED_RGB_TIMER>

		}
		if( !( gwCounter1 & 31 ) ) // 3840us, 250Hz
 80001ce:	8823      	ldrh	r3, [r4, #0]
 80001d0:	06da      	lsls	r2, r3, #27
 80001d2:	d107      	bne.n	80001e4 <TIM2_IRQHandler+0x62>
		{
			ISR_SPI_READ();
 80001d4:	f000 f87c 	bl	80002d0 <ISR_SPI_READ>
			__ISR_Buzzer_Manage();
 80001d8:	f001 fdec 	bl	8001db4 <__ISR_Buzzer_Manage>
			GB_BUTTON = ReadButton();
 80001dc:	f000 fef8 	bl	8000fd0 <ReadButton>
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <TIM2_IRQHandler+0x9e>)
 80001e2:	7798      	strb	r0, [r3, #30]
		}

		if( !( gwCounter1 & 0x3FF ) ) // 125ms
 80001e4:	8825      	ldrh	r5, [r4, #0]
 80001e6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80001ea:	b985      	cbnz	r5, 800020e <TIM2_IRQHandler+0x8c>
		{
			LED_SetState(LED_RX,OFF);
 80001ec:	2010      	movs	r0, #16
 80001ee:	4629      	mov	r1, r5
 80001f0:	f000 ff06 	bl	8001000 <LED_SetState>
			LED_SetState(LED_TX,OFF);
 80001f4:	2008      	movs	r0, #8
 80001f6:	4629      	mov	r1, r5
 80001f8:	f000 ff02 	bl	8001000 <LED_SetState>

			if( !(b1Sec&0x07) )
 80001fc:	4b07      	ldr	r3, [pc, #28]	; (800021c <TIM2_IRQHandler+0x9a>)
 80001fe:	789b      	ldrb	r3, [r3, #2]
 8000200:	075b      	lsls	r3, r3, #29
 8000202:	d101      	bne.n	8000208 <TIM2_IRQHandler+0x86>
			{
				ISR_BATTERY_CHECK();
 8000204:	f000 f830 	bl	8000268 <ISR_BATTERY_CHECK>
			}

			b1Sec++;
 8000208:	78a3      	ldrb	r3, [r4, #2]
 800020a:	3301      	adds	r3, #1
 800020c:	70a3      	strb	r3, [r4, #2]
		if( !( Counter1 & 32 ) ) // 3960us, 250Hz
		{

		}
		*/
		gwCounter1++;
 800020e:	8823      	ldrh	r3, [r4, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	b29b      	uxth	r3, r3
 8000214:	8023      	strh	r3, [r4, #0]
 8000216:	bd38      	pop	{r3, r4, r5, pc}
 8000218:	20000128 	andcs	r0, r0, r8, lsr #2
 800021c:	200002f4 	strdcs	r0, [r0], -r4
 8000220:	2000050f 	andcs	r0, r0, pc, lsl #10

08000224 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000224:	4770      	bx	lr

08000226 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000226:	4770      	bx	lr

08000228 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000228:	4770      	bx	lr

0800022a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 800022a:	4770      	bx	lr

0800022c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 800022c:	4770      	bx	lr

0800022e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 800022e:	4770      	bx	lr

08000230 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000230:	4770      	bx	lr

08000232 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000232:	4770      	bx	lr

08000234 <USART1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	ISR_USART_DXL();
 8000234:	f000 b84e 	b.w	80002d4 <ISR_USART_DXL>

08000238 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000238:	4770      	bx	lr

0800023a <USART3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
	ISR_USART_PC();
 800023a:	f000 b84f 	b.w	80002dc <ISR_USART_PC>

0800023e <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 800023e:	4770      	bx	lr

08000240 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000240:	4770      	bx	lr

08000242 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000242:	4770      	bx	lr

08000244 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000244:	4770      	bx	lr

08000246 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000246:	4770      	bx	lr

08000248 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000248:	4770      	bx	lr

0800024a <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 800024a:	4770      	bx	lr

0800024c <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 800024c:	4770      	bx	lr

0800024e <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 800024e:	4770      	bx	lr

08000250 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000250:	4770      	bx	lr

08000252 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000252:	4770      	bx	lr

08000254 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000254:	4770      	bx	lr

08000256 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000256:	4770      	bx	lr

08000258 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
	ISR_USART_ZIGBEE();
 8000258:	f000 b83e 	b.w	80002d8 <ISR_USART_ZIGBEE>

0800025c <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 800025c:	4770      	bx	lr

0800025e <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 800025e:	4770      	bx	lr

08000260 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000260:	4770      	bx	lr

08000262 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000262:	4770      	bx	lr

08000264 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000264:	4770      	bx	lr

08000266 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000266:	4770      	bx	lr

08000268 <ISR_BATTERY_CHECK>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
#define LOW_BATTERY_LIMIT
void ISR_BATTERY_CHECK(void)
{
 8000268:	b508      	push	{r3, lr}

	static byte bLowBatteryCount;
	GB_ADC0_VOLTAGE = getVoltage();
 800026a:	f001 facb 	bl	8001804 <getVoltage>
 800026e:	4a12      	ldr	r2, [pc, #72]	; (80002b8 <ISR_BATTERY_CHECK+0x50>)
 8000270:	f882 0032 	strb.w	r0, [r2, #50]	; 0x32

	//if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_0 ) {
	if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_1 && GB_ADC0_VOLTAGE > 130) {
 8000274:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8000278:	2b6e      	cmp	r3, #110	; 0x6e
 800027a:	4b10      	ldr	r3, [pc, #64]	; (80002bc <ISR_BATTERY_CHECK+0x54>)
 800027c:	d808      	bhi.n	8000290 <ISR_BATTERY_CHECK+0x28>
 800027e:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8000282:	2a82      	cmp	r2, #130	; 0x82
 8000284:	d904      	bls.n	8000290 <ISR_BATTERY_CHECK+0x28>
		if (bLowBatteryCount < LOW_BATTERY_COUNT) bLowBatteryCount++;
 8000286:	781a      	ldrb	r2, [r3, #0]
 8000288:	2a13      	cmp	r2, #19
 800028a:	d803      	bhi.n	8000294 <ISR_BATTERY_CHECK+0x2c>
 800028c:	3201      	adds	r2, #1
 800028e:	e000      	b.n	8000292 <ISR_BATTERY_CHECK+0x2a>
	}
	else {
		bLowBatteryCount = 0;
 8000290:	2200      	movs	r2, #0
 8000292:	701a      	strb	r2, [r3, #0]
	}

	if ( bLowBatteryCount == LOW_BATTERY_COUNT  )
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b14      	cmp	r3, #20
 8000298:	d10c      	bne.n	80002b4 <ISR_BATTERY_CHECK+0x4c>
	{
		setBuzzerPlayLength(SOUND_LOW_VOLTAGE_LENGTH);
 800029a:	20ff      	movs	r0, #255	; 0xff
 800029c:	f001 fd20 	bl	8001ce0 <setBuzzerPlayLength>
		setBuzzerData(SOUND_LOW_VOLTAGE_DATA);
 80002a0:	2016      	movs	r0, #22
 80002a2:	f001 fd29 	bl	8001cf8 <setBuzzerData>


		if(!getBuzzerState())
 80002a6:	f001 fd33 	bl	8001d10 <getBuzzerState>
 80002aa:	b918      	cbnz	r0, 80002b4 <ISR_BATTERY_CHECK+0x4c>

			PlayBuzzer();
		}
	}

}
 80002ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


		if(!getBuzzerState())
		{

			PlayBuzzer();
 80002b0:	f001 bd5c 	b.w	8001d6c <PlayBuzzer>
 80002b4:	bd08      	pop	{r3, pc}
 80002b6:	bf00      	nop
 80002b8:	2000050f 	andcs	r0, r0, pc, lsl #10
 80002bc:	200002f8 	strdcs	r0, [r0], -r8

080002c0 <ISR_1ms_TIMER>:

}

void ISR_1ms_TIMER(void)
{
	gbMiliSec++;
 80002c0:	4a02      	ldr	r2, [pc, #8]	; (80002cc <ISR_1ms_TIMER+0xc>)
 80002c2:	7813      	ldrb	r3, [r2, #0]
 80002c4:	3301      	adds	r3, #1
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	7013      	strb	r3, [r2, #0]
 80002ca:	4770      	bx	lr
 80002cc:	20000678 	andcs	r0, r0, r8, ror r6

080002d0 <ISR_SPI_READ>:
}

void ISR_SPI_READ(void)
{
	__GYRO_ACC_READ_ISR();
 80002d0:	f001 bfdc 	b.w	800228c <__GYRO_ACC_READ_ISR>

080002d4 <ISR_USART_DXL>:
}

void ISR_USART_DXL(void)
{
	__ISR_USART_DXL();
 80002d4:	f001 bc7e 	b.w	8001bd4 <__ISR_USART_DXL>

080002d8 <ISR_USART_ZIGBEE>:

}
void ISR_USART_ZIGBEE(void)
{
	__ISR_USART_ZIGBEE();
 80002d8:	f001 bbd4 	b.w	8001a84 <__ISR_USART_ZIGBEE>

080002dc <ISR_USART_PC>:
}

void ISR_USART_PC(void)
{
	__ISR_USART_PC();
 80002dc:	f001 bbec 	b.w	8001ab8 <__ISR_USART_PC>

080002e0 <ISR_LED_RGB_TIMER>:
}



void ISR_LED_RGB_TIMER(void)
{
 80002e0:	4770      	bx	lr

080002e2 <ISR_DELAY>:
}


void ISR_DELAY(void)
{
	__ISR_DELAY();
 80002e2:	f001 ba79 	b.w	80017d8 <__ISR_DELAY>

080002e6 <ISR_ADC>:
}

void ISR_ADC(void)
{
	__ISR_ADC();
 80002e6:	f001 bb0d 	b.w	8001904 <__ISR_ADC>

080002ea <ISR_BUZZER>:
}

void ISR_BUZZER(void)
{
 80002ea:	4770      	bx	lr

080002ec <ISR_MOTOR_CONTROL>:

}

void ISR_MOTOR_CONTROL(void)
{
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <zgb_initialize>:
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 80002f0:	b508      	push	{r3, lr}
	if( zgb_hal_open( devIndex, 57600 ) == 0) // Always fixed baudrate
 80002f2:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80002f6:	f000 f8e9 	bl	80004cc <zgb_hal_open>
 80002fa:	b128      	cbz	r0, 8000308 <zgb_initialize+0x18>
		return 0;

	gbRcvFlag = 0;
 80002fc:	4b03      	ldr	r3, [pc, #12]	; (800030c <zgb_initialize+0x1c>)
 80002fe:	2200      	movs	r2, #0
 8000300:	701a      	strb	r2, [r3, #0]
	gwRcvData = 0;
 8000302:	805a      	strh	r2, [r3, #2]
	gbRcvPacketNum = 0;
 8000304:	711a      	strb	r2, [r3, #4]
	return 1;
 8000306:	2001      	movs	r0, #1
}
 8000308:	bd08      	pop	{r3, pc}
 800030a:	bf00      	nop
 800030c:	200002fe 	strdcs	r0, [r0], -lr

08000310 <zgb_terminate>:

void zgb_terminate(void)
{
	zgb_hal_close();
 8000310:	f000 b8e4 	b.w	80004dc <zgb_hal_close>

08000314 <zgb_tx_data>:
}

int zgb_tx_data(int data)
{
 8000314:	b507      	push	{r0, r1, r2, lr}
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
 8000316:	b2c3      	uxtb	r3, r0
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);
 8000318:	f3c0 2007 	ubfx	r0, r0, #8, #8

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
 800031c:	f88d 0004 	strb.w	r0, [sp, #4]
	SndPacket[5] = ~highbyte;
 8000320:	43c0      	mvns	r0, r0
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
 8000322:	f88d 3002 	strb.w	r3, [sp, #2]
	SndPacket[3] = ~lowbyte;
 8000326:	43db      	mvns	r3, r3
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 8000328:	22ff      	movs	r2, #255	; 0xff
 800032a:	f88d 2000 	strb.w	r2, [sp]
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 800032e:	f88d 0005 	strb.w	r0, [sp, #5]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 8000332:	2255      	movs	r2, #85	; 0x55
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000334:	4668      	mov	r0, sp
 8000336:	2106      	movs	r1, #6
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 8000338:	f88d 3003 	strb.w	r3, [sp, #3]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 800033c:	f88d 2001 	strb.w	r2, [sp, #1]
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000340:	f000 f8cd 	bl	80004de <zgb_hal_tx>
		return 0;

	return 1;
}
 8000344:	1f83      	subs	r3, r0, #6
 8000346:	4258      	negs	r0, r3
 8000348:	4158      	adcs	r0, r3
 800034a:	b003      	add	sp, #12
 800034c:	f85d fb04 	ldr.w	pc, [sp], #4

08000350 <zgb_rx_check>:

int zgb_rx_check(void)
{
 8000350:	b570      	push	{r4, r5, r6, lr}
	int RcvNum;
	unsigned char checksum;
	int i, j;

	if(gbRcvFlag == 1)
 8000352:	4c2c      	ldr	r4, [pc, #176]	; (8000404 <zgb_rx_check+0xb4>)
 8000354:	7820      	ldrb	r0, [r4, #0]
 8000356:	2801      	cmp	r0, #1
 8000358:	d053      	beq.n	8000402 <zgb_rx_check+0xb2>
		return 1;

	// Fill packet buffer
	if(gbRcvPacketNum < 6)
 800035a:	7921      	ldrb	r1, [r4, #4]
 800035c:	2905      	cmp	r1, #5
 800035e:	d80a      	bhi.n	8000376 <zgb_rx_check+0x26>
	{
		RcvNum = zgb_hal_rx( &gbRcvPacket[gbRcvPacketNum], (6 - gbRcvPacketNum) );
 8000360:	1d60      	adds	r0, r4, #5
 8000362:	4408      	add	r0, r1
 8000364:	f1c1 0106 	rsb	r1, r1, #6
 8000368:	f000 f8c8 	bl	80004fc <zgb_hal_rx>
		if( RcvNum != -1 )
 800036c:	1c43      	adds	r3, r0, #1
			gbRcvPacketNum += RcvNum;
 800036e:	bf1e      	ittt	ne
 8000370:	7923      	ldrbne	r3, [r4, #4]
 8000372:	18c0      	addne	r0, r0, r3
 8000374:	7120      	strbne	r0, [r4, #4]
	}

	// Find header
	if(gbRcvPacketNum >= 2)
 8000376:	7922      	ldrb	r2, [r4, #4]
 8000378:	2a01      	cmp	r2, #1
 800037a:	d923      	bls.n	80003c4 <zgb_rx_check+0x74>
 800037c:	4922      	ldr	r1, [pc, #136]	; (8000408 <zgb_rx_check+0xb8>)
 800037e:	2300      	movs	r3, #0
 8000380:	4608      	mov	r0, r1
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 8000382:	4293      	cmp	r3, r2
 8000384:	da0c      	bge.n	80003a0 <zgb_rx_check+0x50>
		{
			if(gbRcvPacket[i] == 0xff)
 8000386:	f811 5b01 	ldrb.w	r5, [r1], #1
 800038a:	2dff      	cmp	r5, #255	; 0xff
 800038c:	d105      	bne.n	800039a <zgb_rx_check+0x4a>
			{
				if(i <= (gbRcvPacketNum - 2))
 800038e:	1e55      	subs	r5, r2, #1
 8000390:	429d      	cmp	r5, r3
 8000392:	dd02      	ble.n	800039a <zgb_rx_check+0x4a>
				{
					if(gbRcvPacket[i+1] == 0x55)
 8000394:	780d      	ldrb	r5, [r1, #0]
 8000396:	2d55      	cmp	r5, #85	; 0x55
 8000398:	d001      	beq.n	800039e <zgb_rx_check+0x4e>
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 800039a:	3301      	adds	r3, #1
 800039c:	e7f1      	b.n	8000382 <zgb_rx_check+0x32>
						break;
				}
			}
		}

		if(i > 0)
 800039e:	b18b      	cbz	r3, 80003c4 <zgb_rx_check+0x74>
		{
			if(i == gbRcvPacketNum)
 80003a0:	4293      	cmp	r3, r2
 80003a2:	d105      	bne.n	80003b0 <zgb_rx_check+0x60>
			{
				// Can not find header
				if(gbRcvPacket[i - 1] == 0xff)
 80003a4:	1e59      	subs	r1, r3, #1
 80003a6:	1865      	adds	r5, r4, r1
 80003a8:	796d      	ldrb	r5, [r5, #5]
					i--;
 80003aa:	2dff      	cmp	r5, #255	; 0xff
 80003ac:	bf08      	it	eq
 80003ae:	460b      	moveq	r3, r1
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003b0:	4619      	mov	r1, r3
 80003b2:	4291      	cmp	r1, r2
 80003b4:	da04      	bge.n	80003c0 <zgb_rx_check+0x70>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 80003b6:	5c46      	ldrb	r6, [r0, r1]
 80003b8:	1ac5      	subs	r5, r0, r3
 80003ba:	546e      	strb	r6, [r5, r1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003bc:	3101      	adds	r1, #1
 80003be:	e7f8      	b.n	80003b2 <zgb_rx_check+0x62>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
			}
			gbRcvPacketNum -= i;
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	7123      	strb	r3, [r4, #4]
		}
	}

	// Verify packet
	if(gbRcvPacketNum == 6)
 80003c4:	7922      	ldrb	r2, [r4, #4]
 80003c6:	4b0f      	ldr	r3, [pc, #60]	; (8000404 <zgb_rx_check+0xb4>)
 80003c8:	2a06      	cmp	r2, #6
 80003ca:	d119      	bne.n	8000400 <zgb_rx_check+0xb0>
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
 80003cc:	795a      	ldrb	r2, [r3, #5]
 80003ce:	2aff      	cmp	r2, #255	; 0xff
 80003d0:	d113      	bne.n	80003fa <zgb_rx_check+0xaa>
 80003d2:	799a      	ldrb	r2, [r3, #6]
 80003d4:	2a55      	cmp	r2, #85	; 0x55
 80003d6:	d110      	bne.n	80003fa <zgb_rx_check+0xaa>
		{
			checksum = ~gbRcvPacket[3];
 80003d8:	7a1a      	ldrb	r2, [r3, #8]
			if(gbRcvPacket[2] == checksum)
 80003da:	79d9      	ldrb	r1, [r3, #7]
	// Verify packet
	if(gbRcvPacketNum == 6)
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
 80003dc:	43d2      	mvns	r2, r2
			if(gbRcvPacket[2] == checksum)
 80003de:	b2d2      	uxtb	r2, r2
 80003e0:	4291      	cmp	r1, r2
 80003e2:	d10a      	bne.n	80003fa <zgb_rx_check+0xaa>
			{
				checksum = ~gbRcvPacket[5];
 80003e4:	7a9a      	ldrb	r2, [r3, #10]
				if(gbRcvPacket[4] == checksum)
 80003e6:	7a58      	ldrb	r0, [r3, #9]
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
			if(gbRcvPacket[2] == checksum)
			{
				checksum = ~gbRcvPacket[5];
 80003e8:	43d2      	mvns	r2, r2
				if(gbRcvPacket[4] == checksum)
 80003ea:	b2d2      	uxtb	r2, r2
 80003ec:	4290      	cmp	r0, r2
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 80003ee:	bf01      	itttt	eq
 80003f0:	eb01 2100 	addeq.w	r1, r1, r0, lsl #8
					gbRcvFlag = 1;
 80003f4:	2201      	moveq	r2, #1
			{
				checksum = ~gbRcvPacket[5];
				if(gbRcvPacket[4] == checksum)
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 80003f6:	8059      	strheq	r1, [r3, #2]
					gbRcvFlag = 1;
 80003f8:	701a      	strbeq	r2, [r3, #0]
				}
			}
		}

		gbRcvPacket[0] = 0x00;
 80003fa:	2300      	movs	r3, #0
 80003fc:	7163      	strb	r3, [r4, #5]
		gbRcvPacketNum = 0;
 80003fe:	7123      	strb	r3, [r4, #4]
	}

	return gbRcvFlag;
 8000400:	7820      	ldrb	r0, [r4, #0]
}
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	200002fe 	strdcs	r0, [r0], -lr
 8000408:	20000303 	andcs	r0, r0, r3, lsl #6

0800040c <zgb_rx_data>:

int zgb_rx_data(void)
{
	gbRcvFlag = 0;
 800040c:	4b02      	ldr	r3, [pc, #8]	; (8000418 <zgb_rx_data+0xc>)
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
	return (int)gwRcvData;
}
 8000412:	8858      	ldrh	r0, [r3, #2]
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	200002fe 	strdcs	r0, [r0], -lr

0800041c <Zigbee_SetState>:

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800041c:	2801      	cmp	r0, #1
 800041e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000422:	4803      	ldr	r0, [pc, #12]	; (8000430 <Zigbee_SetState+0x14>)
 8000424:	d101      	bne.n	800042a <Zigbee_SetState+0xe>
 8000426:	f002 bc9c 	b.w	8002d62 <GPIO_ResetBits>
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800042a:	f002 bc98 	b.w	8002d5e <GPIO_SetBits>
 800042e:	bf00      	nop
 8000430:	40011000 	andmi	r1, r1, r0

08000434 <ScanZigbee>:
}


u16 ScanZigbee(void)	// Zigbee모듈 찾아내는 함수
{
 8000434:	b538      	push	{r3, r4, r5, lr}
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 8000436:	4c23      	ldr	r4, [pc, #140]	; (80004c4 <ScanZigbee+0x90>)
 8000438:	2300      	movs	r3, #0
 800043a:	81a3      	strh	r3, [r4, #12]
 800043c:	2502      	movs	r5, #2

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800043e:	89a0      	ldrh	r0, [r4, #12]
 8000440:	bb78      	cbnz	r0, 80004a2 <ScanZigbee+0x6e>
    {
    	Zigbee_SetState(OFF);
 8000442:	f7ff ffeb 	bl	800041c <Zigbee_SetState>
        mDelay(2);
 8000446:	2002      	movs	r0, #2
 8000448:	f001 f99d 	bl	8001786 <mDelay>

        BufferClear(USART_ZIGBEE);
 800044c:	2001      	movs	r0, #1
 800044e:	f001 faa7 	bl	80019a0 <BufferClear>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8000452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000456:	481c      	ldr	r0, [pc, #112]	; (80004c8 <ScanZigbee+0x94>)
 8000458:	f002 fc83 	bl	8002d62 <GPIO_ResetBits>
        mDelay(2);

        BufferClear(USART_ZIGBEE);

        Zigbee_SetState(ON);
        mDelay(10);
 800045c:	200a      	movs	r0, #10
 800045e:	f001 f992 	bl	8001786 <mDelay>
        TxDData(USART_ZIGBEE,'!');
 8000462:	2001      	movs	r0, #1
 8000464:	2121      	movs	r1, #33	; 0x21
 8000466:	f001 fac9 	bl	80019fc <TxDData>
        TxDData(USART_ZIGBEE,'!');
 800046a:	2001      	movs	r0, #1
 800046c:	2121      	movs	r1, #33	; 0x21
 800046e:	f001 fac5 	bl	80019fc <TxDData>
        mDelay(305);
 8000472:	f240 1031 	movw	r0, #305	; 0x131
 8000476:	f001 f986 	bl	8001786 <mDelay>


		while( IsRXD_Ready(USART_ZIGBEE) )
 800047a:	2001      	movs	r0, #1
 800047c:	f001 fa9a 	bl	80019b4 <IsRXD_Ready>
 8000480:	b158      	cbz	r0, 800049a <ScanZigbee+0x66>
		{

			while( IsRXD_Ready(USART_ZIGBEE) == 0 );
 8000482:	2001      	movs	r0, #1
 8000484:	f001 fa96 	bl	80019b4 <IsRXD_Ready>
 8000488:	2800      	cmp	r0, #0
 800048a:	d0fa      	beq.n	8000482 <ScanZigbee+0x4e>

			if( RxDBuffer(USART_ZIGBEE)=='!' )
 800048c:	2001      	movs	r0, #1
 800048e:	f001 faa1 	bl	80019d4 <RxDBuffer>
 8000492:	2821      	cmp	r0, #33	; 0x21
 8000494:	d1f1      	bne.n	800047a <ScanZigbee+0x46>
			{
				gwMyZigbeeID = 1;
 8000496:	2301      	movs	r3, #1
 8000498:	81a3      	strh	r3, [r4, #12]
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800049a:	2d01      	cmp	r5, #1
 800049c:	d001      	beq.n	80004a2 <ScanZigbee+0x6e>
 800049e:	2501      	movs	r5, #1
 80004a0:	e7cd      	b.n	800043e <ScanZigbee+0xa>
			}
		}
        checkcount--;
    }

    mDelay(50);
 80004a2:	2032      	movs	r0, #50	; 0x32
 80004a4:	f001 f96f 	bl	8001786 <mDelay>

    //	TxDByte('E');	// Exit Zigbee Monitor... Reset과 동일하다.

    Zigbee_SetState(OFF);
 80004a8:	2000      	movs	r0, #0
 80004aa:	f7ff ffb7 	bl	800041c <Zigbee_SetState>
    mDelay(2);
 80004ae:	2002      	movs	r0, #2
 80004b0:	f001 f969 	bl	8001786 <mDelay>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 80004b4:	4804      	ldr	r0, [pc, #16]	; (80004c8 <ScanZigbee+0x94>)
 80004b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ba:	f002 fc52 	bl	8002d62 <GPIO_ResetBits>

    Zigbee_SetState(OFF);
    mDelay(2);
    Zigbee_SetState(ON);

    return gwMyZigbeeID;
 80004be:	89a0      	ldrh	r0, [r4, #12]
}
 80004c0:	bd38      	pop	{r3, r4, r5, pc}
 80004c2:	bf00      	nop
 80004c4:	200002fe 	strdcs	r0, [r0], -lr
 80004c8:	40011000 	andmi	r1, r1, r0

080004cc <zgb_hal_open>:
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 80004cc:	b508      	push	{r3, lr}


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 80004ce:	2001      	movs	r0, #1
 80004d0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80004d4:	f000 fee6 	bl	80012a4 <USART_Configuration>
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

}
 80004d8:	2001      	movs	r0, #1
 80004da:	bd08      	pop	{r3, pc}

080004dc <zgb_hal_close>:

void zgb_hal_close()
{
 80004dc:	4770      	bx	lr

080004de <zgb_hal_tx>:
	// Closing device

}

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
 80004de:	b570      	push	{r4, r5, r6, lr}
 80004e0:	4605      	mov	r5, r0
 80004e2:	460e      	mov	r6, r1
	int i;

	for( i=0 ; i < numPacket ; i++ )
 80004e4:	4604      	mov	r4, r0
 80004e6:	1b63      	subs	r3, r4, r5
 80004e8:	42b3      	cmp	r3, r6
 80004ea:	da05      	bge.n	80004f8 <zgb_hal_tx+0x1a>
		TxDData(USART_ZIGBEE,pPacket[i]);
 80004ec:	2001      	movs	r0, #1
 80004ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80004f2:	f001 fa83 	bl	80019fc <TxDData>
 80004f6:	e7f6      	b.n	80004e6 <zgb_hal_tx+0x8>
	// Transmiting date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

}
 80004f8:	2000      	movs	r0, #0
 80004fa:	bd70      	pop	{r4, r5, r6, pc}

080004fc <zgb_hal_rx>:

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	4606      	mov	r6, r0

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000500:	2001      	movs	r0, #1
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 8000502:	460c      	mov	r4, r1

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000504:	f001 fa56 	bl	80019b4 <IsRXD_Ready>
 8000508:	b190      	cbz	r0, 8000530 <zgb_hal_rx+0x34>
 800050a:	4635      	mov	r5, r6


	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
 800050c:	2001      	movs	r0, #1
 800050e:	f001 fa51 	bl	80019b4 <IsRXD_Ready>
 8000512:	2800      	cmp	r0, #0
 8000514:	d0fa      	beq.n	800050c <zgb_hal_rx+0x10>
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 8000516:	2001      	movs	r0, #1
 8000518:	f001 fa5c 	bl	80019d4 <RxDBuffer>
 800051c:	f805 0b01 	strb.w	r0, [r5], #1
 8000520:	1bab      	subs	r3, r5, r6
			if(cnt >= numPacket) break;
 8000522:	42a3      	cmp	r3, r4
 8000524:	dbf2      	blt.n	800050c <zgb_hal_rx+0x10>
		}

	}


	return cnt;
 8000526:	2c01      	cmp	r4, #1
 8000528:	4620      	mov	r0, r4
 800052a:	bfb8      	it	lt
 800052c:	2001      	movlt	r0, #1
 800052e:	bd70      	pop	{r4, r5, r6, pc}
{

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	// Recieving date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data recieved. -1 is error.

}
 8000534:	bd70      	pop	{r4, r5, r6, pc}
	...

08000538 <TorqueOff>:
void ProcessAfterWriting(void);

u8 gbDxlPwr;

void TorqueOff(void)
{
 8000538:	b510      	push	{r4, lr}
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
 800053a:	4c32      	ldr	r4, [pc, #200]	; (8000604 <TorqueOff+0xcc>)
 800053c:	2200      	movs	r2, #0
 800053e:	7022      	strb	r2, [r4, #0]
 8000540:	7062      	strb	r2, [r4, #1]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000542:	7823      	ldrb	r3, [r4, #0]
 8000544:	20ff      	movs	r0, #255	; 0xff
 8000546:	b2db      	uxtb	r3, r3
 8000548:	1c59      	adds	r1, r3, #1
 800054a:	b2c9      	uxtb	r1, r1
 800054c:	4423      	add	r3, r4
 800054e:	7021      	strb	r1, [r4, #0]
 8000550:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000552:	7823      	ldrb	r3, [r4, #0]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	1c59      	adds	r1, r3, #1
 8000558:	b2c9      	uxtb	r1, r1
 800055a:	4423      	add	r3, r4
 800055c:	7021      	strb	r1, [r4, #0]
 800055e:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000560:	7823      	ldrb	r3, [r4, #0]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000562:	4829      	ldr	r0, [pc, #164]	; (8000608 <TorqueOff+0xd0>)
void TorqueOff(void)
{
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000564:	b2db      	uxtb	r3, r3
 8000566:	1c59      	adds	r1, r3, #1
 8000568:	b2c9      	uxtb	r1, r1
 800056a:	7021      	strb	r1, [r4, #0]
 800056c:	4423      	add	r3, r4
 800056e:	21fe      	movs	r1, #254	; 0xfe
 8000570:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
 8000572:	7823      	ldrb	r3, [r4, #0]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	1c59      	adds	r1, r3, #1
 8000578:	b2c9      	uxtb	r1, r1
 800057a:	7021      	strb	r1, [r4, #0]
 800057c:	4423      	add	r3, r4
 800057e:	2104      	movs	r1, #4
 8000580:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
 8000582:	7823      	ldrb	r3, [r4, #0]
 8000584:	b2db      	uxtb	r3, r3
 8000586:	1c59      	adds	r1, r3, #1
 8000588:	b2c9      	uxtb	r1, r1
 800058a:	7021      	strb	r1, [r4, #0]
 800058c:	4423      	add	r3, r4
 800058e:	2103      	movs	r1, #3
 8000590:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
 8000592:	7823      	ldrb	r3, [r4, #0]
 8000594:	b2db      	uxtb	r3, r3
 8000596:	1c59      	adds	r1, r3, #1
 8000598:	b2c9      	uxtb	r1, r1
 800059a:	7021      	strb	r1, [r4, #0]
 800059c:	4423      	add	r3, r4
 800059e:	2118      	movs	r1, #24
 80005a0:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
 80005a2:	7823      	ldrb	r3, [r4, #0]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	1c59      	adds	r1, r3, #1
 80005a8:	b2c9      	uxtb	r1, r1
 80005aa:	4423      	add	r3, r4
 80005ac:	7021      	strb	r1, [r4, #0]
 80005ae:	709a      	strb	r2, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005b0:	7823      	ldrb	r3, [r4, #0]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005b2:	f44f 7100 	mov.w	r1, #512	; 0x200
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	b2d2      	uxtb	r2, r2
 80005bc:	7022      	strb	r2, [r4, #0]
 80005be:	4423      	add	r3, r4
 80005c0:	22e2      	movs	r2, #226	; 0xe2
 80005c2:	709a      	strb	r2, [r3, #2]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005c4:	f002 fbc2 	bl	8002d4c <GPIO_ReadOutputDataBit>
 80005c8:	b9d0      	cbnz	r0, 8000600 <TorqueOff+0xc8>
		//TxDString(USART_ZIGBEE,"\r\n TEST0");
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80005ca:	4810      	ldr	r0, [pc, #64]	; (800060c <TorqueOff+0xd4>)
 80005cc:	2120      	movs	r1, #32
 80005ce:	f002 fbc8 	bl	8002d62 <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80005d2:	480d      	ldr	r0, [pc, #52]	; (8000608 <TorqueOff+0xd0>)
 80005d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d8:	f002 fbc1 	bl	8002d5e <GPIO_SetBits>

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 80005dc:	7863      	ldrb	r3, [r4, #1]
 80005de:	480c      	ldr	r0, [pc, #48]	; (8000610 <TorqueOff+0xd8>)
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	7062      	strb	r2, [r4, #1]
 80005e8:	441c      	add	r4, r3
 80005ea:	78a1      	ldrb	r1, [r4, #2]
 80005ec:	f003 ff86 	bl	80044fc <USART_SendData>
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 80005f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 80005f4:	4806      	ldr	r0, [pc, #24]	; (8000610 <TorqueOff+0xd8>)
 80005f6:	f240 6126 	movw	r1, #1574	; 0x626
 80005fa:	2201      	movs	r2, #1
 80005fc:	f003 bf23 	b.w	8004446 <USART_ITConfig>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	bf00      	nop
 8000604:	2000030c 	andcs	r0, r0, ip, lsl #6
 8000608:	40011000 	andmi	r1, r1, r0
 800060c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000610:	40013800 	andmi	r3, r1, r0, lsl #16

08000614 <WriteControlTable>:
  }
}


void WriteControlTable(void)
{
 8000614:	b510      	push	{r4, lr}
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000616:	2401      	movs	r4, #1
 8000618:	4b18      	ldr	r3, [pc, #96]	; (800067c <WriteControlTable+0x68>)
 800061a:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 800061e:	42a2      	cmp	r2, r4
 8000620:	d92a      	bls.n	8000678 <WriteControlTable+0x64>
 8000622:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 8000626:	4a16      	ldr	r2, [pc, #88]	; (8000680 <WriteControlTable+0x6c>)
 8000628:	3801      	subs	r0, #1
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
 800062a:	4420      	add	r0, r4
 800062c:	b2c0      	uxtb	r0, r0
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 800062e:	5c12      	ldrb	r2, [r2, r0]
 8000630:	2a02      	cmp	r2, #2
 8000632:	d10e      	bne.n	8000652 <WriteControlTable+0x3e>
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000634:	f203 1203 	addw	r2, r3, #259	; 0x103
 8000638:	5b11      	ldrh	r1, [r2, r4]
 800063a:	f203 2303 	addw	r3, r3, #515	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800063e:	2817      	cmp	r0, #23
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000640:	5219      	strh	r1, [r3, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000642:	d803      	bhi.n	800064c <WriteControlTable+0x38>
 8000644:	0080      	lsls	r0, r0, #2
 8000646:	3004      	adds	r0, #4
 8000648:	f002 f856 	bl	80026f8 <BKP_WriteBackupRegister>
      bCount++;
 800064c:	3401      	adds	r4, #1
 800064e:	b2e4      	uxtb	r4, r4
 8000650:	e00f      	b.n	8000672 <WriteControlTable+0x5e>
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 8000652:	191a      	adds	r2, r3, r4
 8000654:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000658:	1819      	adds	r1, r3, r0
 800065a:	b2d2      	uxtb	r2, r2
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800065c:	2817      	cmp	r0, #23
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 800065e:	f881 2203 	strb.w	r2, [r1, #515]	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000662:	d806      	bhi.n	8000672 <WriteControlTable+0x5e>
 8000664:	0080      	lsls	r0, r0, #2
 8000666:	f203 1303 	addw	r3, r3, #259	; 0x103
 800066a:	3004      	adds	r0, #4
 800066c:	5b19      	ldrh	r1, [r3, r4]
 800066e:	f002 f843 	bl	80026f8 <BKP_WriteBackupRegister>


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000672:	3401      	adds	r4, #1
 8000674:	b2e4      	uxtb	r4, r4
 8000676:	e7cf      	b.n	8000618 <WriteControlTable+0x4>
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
    }
  }
}
 8000678:	bd10      	pop	{r4, pc}
 800067a:	bf00      	nop
 800067c:	2000030c 	andcs	r0, r0, ip, lsl #6
 8000680:	20000000 	andcs	r0, r0, r0

08000684 <WriteControlTableRangeCheck>:

byte WriteControlTableRangeCheck(void)
{
 8000684:	b5f0      	push	{r4, r5, r6, r7, lr}
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 8000686:	4a18      	ldr	r2, [pc, #96]	; (80006e8 <WriteControlTableRangeCheck+0x64>)
 8000688:	4918      	ldr	r1, [pc, #96]	; (80006ec <WriteControlTableRangeCheck+0x68>)
 800068a:	f892 3102 	ldrb.w	r3, [r2, #258]	; 0x102
 800068e:	5cc8      	ldrb	r0, [r1, r3]
 8000690:	b338      	cbz	r0, 80006e2 <WriteControlTableRangeCheck+0x5e>
 8000692:	f892 525e 	ldrb.w	r5, [r2, #606]	; 0x25e
 8000696:	18c8      	adds	r0, r1, r3
 8000698:	4428      	add	r0, r5
 800069a:	f810 0c02 	ldrb.w	r0, [r0, #-2]
 800069e:	2802      	cmp	r0, #2
 80006a0:	d01f      	beq.n	80006e2 <WriteControlTableRangeCheck+0x5e>
 80006a2:	2001      	movs	r0, #1

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
 80006a4:	b2c4      	uxtb	r4, r0
 80006a6:	42ac      	cmp	r4, r5
 80006a8:	d219      	bcs.n	80006de <WriteControlTableRangeCheck+0x5a>
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006aa:	2b5a      	cmp	r3, #90	; 0x5a
 80006ac:	d819      	bhi.n	80006e2 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006ae:	1816      	adds	r6, r2, r0
 80006b0:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 80006b4:	f896 4103 	ldrb.w	r4, [r6, #259]	; 0x103

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006b8:	f89e e05a 	ldrb.w	lr, [lr, #90]	; 0x5a
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006bc:	461f      	mov	r7, r3

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006be:	45a6      	cmp	lr, r4
 80006c0:	d80f      	bhi.n	80006e2 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
       gbpParameter[bCount] > gbpParameterRange[bPointer][HIGH_LIMIT])
 80006c2:	4c0a      	ldr	r4, [pc, #40]	; (80006ec <WriteControlTableRangeCheck+0x68>)
 80006c4:	f896 6103 	ldrb.w	r6, [r6, #259]	; 0x103
 80006c8:	eb04 0447 	add.w	r4, r4, r7, lsl #1
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006cc:	f894 405b 	ldrb.w	r4, [r4, #91]	; 0x5b
 80006d0:	3301      	adds	r3, #1
 80006d2:	42b4      	cmp	r4, r6
 80006d4:	f100 0001 	add.w	r0, r0, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	d2e3      	bcs.n	80006a4 <WriteControlTableRangeCheck+0x20>
 80006dc:	e001      	b.n	80006e2 <WriteControlTableRangeCheck+0x5e>
    {
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
 80006de:	2000      	movs	r0, #0
 80006e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

byte WriteControlTableRangeCheck(void)
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 80006e2:	2008      	movs	r0, #8
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
}
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	2000030c 	andcs	r0, r0, ip, lsl #6
 80006ec:	20000000 	andcs	r0, r0, r0

080006f0 <ReturnPacket>:


void ReturnPacket(byte bError)
{
 80006f0:	b570      	push	{r4, r5, r6, lr}
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 80006f2:	4c3b      	ldr	r4, [pc, #236]	; (80007e0 <ReturnPacket+0xf0>)
 80006f4:	f894 325f 	ldrb.w	r3, [r4, #607]	; 0x25f
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d007      	beq.n	800070c <ReturnPacket+0x1c>
 80006fc:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260
 8000700:	2bfe      	cmp	r3, #254	; 0xfe
 8000702:	d06b      	beq.n	80007dc <ReturnPacket+0xec>
 8000704:	f894 3213 	ldrb.w	r3, [r4, #531]	; 0x213
 8000708:	2b01      	cmp	r3, #1
 800070a:	d967      	bls.n	80007dc <ReturnPacket+0xec>
  {
    bError |= gbInterruptCheckError;
 800070c:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000710:	26ff      	movs	r6, #255	; 0xff
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8000712:	4318      	orrs	r0, r3
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000714:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000718:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800071c:	3302      	adds	r3, #2
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	1c51      	adds	r1, r2, #1
 8000722:	b2c9      	uxtb	r1, r1
 8000724:	4422      	add	r2, r4
 8000726:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800072a:	f882 6263 	strb.w	r6, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 800072e:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000732:	4403      	add	r3, r0
 8000734:	43db      	mvns	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	1c51      	adds	r1, r2, #1
 800073a:	b2c9      	uxtb	r1, r1
 800073c:	4422      	add	r2, r4
 800073e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000742:	f882 6263 	strb.w	r6, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000746:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 800074a:	b2db      	uxtb	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	1c51      	adds	r1, r2, #1
 8000750:	b2c9      	uxtb	r1, r1
 8000752:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000756:	f894 1206 	ldrb.w	r1, [r4, #518]	; 0x206
 800075a:	4422      	add	r2, r4
 800075c:	b2c9      	uxtb	r1, r1
 800075e:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 8000762:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8000766:	4d1e      	ldr	r5, [pc, #120]	; (80007e0 <ReturnPacket+0xf0>)
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	1c51      	adds	r1, r2, #1
 800076c:	b2c9      	uxtb	r1, r1
 800076e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000772:	4422      	add	r2, r4
 8000774:	2102      	movs	r1, #2
 8000776:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 800077a:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800077e:	b2d2      	uxtb	r2, r2
 8000780:	1c51      	adds	r1, r2, #1
 8000782:	b2c9      	uxtb	r1, r1
 8000784:	4422      	add	r2, r4
 8000786:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800078a:	f882 0263 	strb.w	r0, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 800078e:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	1c51      	adds	r1, r2, #1
 8000796:	b2c9      	uxtb	r1, r1
 8000798:	4422      	add	r2, r4
 800079a:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800079e:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263

    if (gbTxD1Transmitting==0) {
 80007a2:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 80007a6:	b9ab      	cbnz	r3, 80007d4 <ReturnPacket+0xe4>
      gbTxD1Transmitting = 1;
 80007a8:	2601      	movs	r6, #1
 80007aa:	f885 6363 	strb.w	r6, [r5, #867]	; 0x363
    //  if (TXD1_FINISH) {
		USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 80007ae:	f895 1364 	ldrb.w	r1, [r5, #868]	; 0x364
 80007b2:	480c      	ldr	r0, [pc, #48]	; (80007e4 <ReturnPacket+0xf4>)
 80007b4:	b2cb      	uxtb	r3, r1
 80007b6:	1999      	adds	r1, r3, r6
 80007b8:	b2c9      	uxtb	r1, r1
 80007ba:	f885 1364 	strb.w	r1, [r5, #868]	; 0x364
 80007be:	442b      	add	r3, r5
 80007c0:	f893 1263 	ldrb.w	r1, [r3, #611]	; 0x263
 80007c4:	f003 fe9a 	bl	80044fc <USART_SendData>
		USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 80007c8:	4806      	ldr	r0, [pc, #24]	; (80007e4 <ReturnPacket+0xf4>)
 80007ca:	f240 6126 	movw	r1, #1574	; 0x626
 80007ce:	4632      	mov	r2, r6
 80007d0:	f003 fe39 	bl	8004446 <USART_ITConfig>
      //TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
    }

    while(gbTxD1Transmitting);
 80007d4:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d1fb      	bne.n	80007d4 <ReturnPacket+0xe4>
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
 80007de:	bf00      	nop
 80007e0:	2000030c 	andcs	r0, r0, ip, lsl #6
 80007e4:	40004800 	andmi	r4, r0, r0, lsl #16

080007e8 <ProcessAfterWriting>:
  }
}


void ProcessAfterWriting(void)
{
 80007e8:	b538      	push	{r3, r4, r5, lr}
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 80007ea:	2500      	movs	r5, #0
 80007ec:	4c41      	ldr	r4, [pc, #260]	; (80008f4 <ProcessAfterWriting+0x10c>)
 80007ee:	b2eb      	uxtb	r3, r5
 80007f0:	f894 225e 	ldrb.w	r2, [r4, #606]	; 0x25e
 80007f4:	3a01      	subs	r2, #1
 80007f6:	4293      	cmp	r3, r2
 80007f8:	da7a      	bge.n	80008f0 <ProcessAfterWriting+0x108>
  {
    switch(gbStartAddress+bCount)
 80007fa:	f894 2102 	ldrb.w	r2, [r4, #258]	; 0x102
 80007fe:	4413      	add	r3, r2
 8000800:	2b1a      	cmp	r3, #26
 8000802:	d04d      	beq.n	80008a0 <ProcessAfterWriting+0xb8>
 8000804:	dc13      	bgt.n	800082e <ProcessAfterWriting+0x46>
 8000806:	2b18      	cmp	r3, #24
 8000808:	d02e      	beq.n	8000868 <ProcessAfterWriting+0x80>
 800080a:	dc3c      	bgt.n	8000886 <ProcessAfterWriting+0x9e>
 800080c:	2b04      	cmp	r3, #4
 800080e:	d16d      	bne.n	80008ec <ProcessAfterWriting+0x104>
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 8000810:	f894 4207 	ldrb.w	r4, [r4, #519]	; 0x207
 8000814:	4b38      	ldr	r3, [pc, #224]	; (80008f8 <ProcessAfterWriting+0x110>)
 8000816:	3401      	adds	r4, #1
 8000818:	fbb3 f4f4 	udiv	r4, r3, r4
			USART_Configuration(USART_DXL,lTemp);
 800081c:	2000      	movs	r0, #0
 800081e:	4621      	mov	r1, r4
 8000820:	f000 fd40 	bl	80012a4 <USART_Configuration>
			USART_Configuration(USART_PC,lTemp);
 8000824:	2002      	movs	r0, #2
 8000826:	4621      	mov	r1, r4
 8000828:	f000 fd3c 	bl	80012a4 <USART_Configuration>

		break;
 800082c:	e05e      	b.n	80008ec <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 800082e:	2b51      	cmp	r3, #81	; 0x51
 8000830:	d045      	beq.n	80008be <ProcessAfterWriting+0xd6>
 8000832:	dc10      	bgt.n	8000856 <ProcessAfterWriting+0x6e>
 8000834:	2b1c      	cmp	r3, #28
 8000836:	d159      	bne.n	80008ec <ProcessAfterWriting+0x104>
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
 8000838:	f8b4 321f 	ldrh.w	r3, [r4, #543]	; 0x21f
 800083c:	f003 021f 	and.w	r2, r3, #31
 8000840:	f884 2369 	strb.w	r2, [r4, #873]	; 0x369
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000844:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000848:	f3c3 2384 	ubfx	r3, r3, #10, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 800084c:	f884 236a 	strb.w	r2, [r4, #874]	; 0x36a
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000850:	f884 336b 	strb.w	r3, [r4, #875]	; 0x36b
		break;
 8000854:	e04a      	b.n	80008ec <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 8000856:	2b52      	cmp	r3, #82	; 0x52
 8000858:	d043      	beq.n	80008e2 <ProcessAfterWriting+0xfa>
 800085a:	2b53      	cmp	r3, #83	; 0x53
 800085c:	d146      	bne.n	80008ec <ProcessAfterWriting+0x104>
				setBuzzerOff();
			}
		break;

		case	P_TX_REMOCON_DATA_L:
				zgb_tx_data(GW_TX_REMOCON_DATA);
 800085e:	f8b4 0256 	ldrh.w	r0, [r4, #598]	; 0x256
 8000862:	f7ff fd57 	bl	8000314 <zgb_tx_data>
				//TxDData(USART_ZIGBEE,'a');

				break;
 8000866:	e041      	b.n	80008ec <ProcessAfterWriting+0x104>
			USART_Configuration(USART_PC,lTemp);

		break;

		case	P_DYNAMIXEL_POWER:
				dxl_set_power(GB_DYNAMIXEL_POWER);
 8000868:	f894 021b 	ldrb.w	r0, [r4, #539]	; 0x21b
 800086c:	f000 ffbe 	bl	80017ec <dxl_set_power>
				if(GB_DYNAMIXEL_POWER == ON)
 8000870:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 8000874:	2b01      	cmp	r3, #1
 8000876:	d101      	bne.n	800087c <ProcessAfterWriting+0x94>
				{
					enableDXLForwarding();
 8000878:	f001 fa2a 	bl	8001cd0 <enableDXLForwarding>
				}
				gbDxlPwr = GB_DYNAMIXEL_POWER;
 800087c:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 8000880:	f884 3365 	strb.w	r3, [r4, #869]	; 0x365
		break;
 8000884:	e032      	b.n	80008ec <ProcessAfterWriting+0x104>
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
 8000886:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 800088a:	2101      	movs	r1, #1
 800088c:	f000 fbb8 	bl	8001000 <LED_SetState>
				LED_SetState(~GB_LED_MODE, OFF);
 8000890:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 8000894:	2100      	movs	r1, #0
 8000896:	43c0      	mvns	r0, r0
 8000898:	b2c0      	uxtb	r0, r0
 800089a:	f000 fbb1 	bl	8001000 <LED_SetState>
		break;
 800089e:	e025      	b.n	80008ec <ProcessAfterWriting+0x104>
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 80008a0:	f8b4 321d 	ldrh.w	r3, [r4, #541]	; 0x21d
 80008a4:	f003 021f 	and.w	r2, r3, #31
 80008a8:	f884 2366 	strb.w	r2, [r4, #870]	; 0x366
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80008ac:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 80008b0:	f3c3 2384 	ubfx	r3, r3, #10, #5
				LED_SetState(GB_LED_MODE, ON);
				LED_SetState(~GB_LED_MODE, OFF);
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80008b4:	f884 2367 	strb.w	r2, [r4, #871]	; 0x367
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 80008b8:	f884 3368 	strb.w	r3, [r4, #872]	; 0x368
		break;
 80008bc:	e016      	b.n	80008ec <ProcessAfterWriting+0x104>
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
		break;

		case	P_BUZZER_DATA0:

			setBuzzerPlayLength(GB_BUZZER_DATA1);
 80008be:	f894 0255 	ldrb.w	r0, [r4, #597]	; 0x255
 80008c2:	f001 fa0d 	bl	8001ce0 <setBuzzerPlayLength>

			if( getBuzzerState() == 0 )
 80008c6:	f001 fa23 	bl	8001d10 <getBuzzerState>
 80008ca:	b118      	cbz	r0, 80008d4 <ProcessAfterWriting+0xec>
			{
				setBuzzerData(GB_BUZZER_DATA0);
				PlayBuzzer();
			}
			else
			if( GB_BUZZER_DATA1 == 0xFE )
 80008cc:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 80008d0:	2bfe      	cmp	r3, #254	; 0xfe
 80008d2:	d10b      	bne.n	80008ec <ProcessAfterWriting+0x104>
			{
				setBuzzerData(GB_BUZZER_DATA0);
 80008d4:	f894 0254 	ldrb.w	r0, [r4, #596]	; 0x254
 80008d8:	f001 fa0e 	bl	8001cf8 <setBuzzerData>
				PlayBuzzer();
 80008dc:	f001 fa46 	bl	8001d6c <PlayBuzzer>
 80008e0:	e004      	b.n	80008ec <ProcessAfterWriting+0x104>
			}
		break;

		case	P_BUZZER_DATA1:
			if( GB_BUZZER_DATA1 == 0x00 )
 80008e2:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 80008e6:	b90b      	cbnz	r3, 80008ec <ProcessAfterWriting+0x104>
			{
				setBuzzerOff();
 80008e8:	f001 fa5c 	bl	8001da4 <setBuzzerOff>
 80008ec:	3501      	adds	r5, #1
 80008ee:	e77d      	b.n	80007ec <ProcessAfterWriting+0x4>
      default:
        break;
    }
  }

}
 80008f0:	bd38      	pop	{r3, r4, r5, pc}
 80008f2:	bf00      	nop
 80008f4:	2000030c 	andcs	r0, r0, ip, lsl #6
 80008f8:	001e8480 	andseq	r8, lr, r0, lsl #9

080008fc <Process>:
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 
void Process(void)
{
 80008fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008fe:	4cc8      	ldr	r4, [pc, #800]	; (8000c20 <Process+0x324>)


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 8000900:	f06f 021f 	mvn.w	r2, #31
 8000904:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
 8000908:	2203      	movs	r2, #3
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 800090a:	23c8      	movs	r3, #200	; 0xc8


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 800090c:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8000910:	227c      	movs	r2, #124	; 0x7c
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
  word wTemp;
  byte bTemp;


  GB_ID = DEFAULT_ID;
 8000912:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8000916:	f884 2220 	strb.w	r2, [r4, #544]	; 0x220


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 800091a:	2300      	movs	r3, #0
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 800091c:	221f      	movs	r2, #31

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 800091e:	f884 3366 	strb.w	r3, [r4, #870]	; 0x366

  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 8000922:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000926:	f884 2367 	strb.w	r2, [r4, #871]	; 0x367
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 800092a:	f884 3368 	strb.w	r3, [r4, #872]	; 0x368

	gbLEDEyeR = GW_LED_EYE&0x1f;
 800092e:	f884 3369 	strb.w	r3, [r4, #873]	; 0x369
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000932:	f884 336a 	strb.w	r3, [r4, #874]	; 0x36a
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000936:	f884 236b 	strb.w	r2, [r4, #875]	; 0x36b

  GW_ZIGBEE_ID = ScanZigbee();
 800093a:	f7ff fd7b 	bl	8000434 <ScanZigbee>
 800093e:	f8a4 025b 	strh.w	r0, [r4, #603]	; 0x25b
 8000942:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260

      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
      else
      {
        if(bCount0xff >= 2) break;
        bCount0xff = 0;
 8000946:	2000      	movs	r0, #0

    bCount0xff = 0;
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8000948:	2200      	movs	r2, #0
 800094a:	f884 236c 	strb.w	r2, [r4, #876]	; 0x36c
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 800094e:	f894 536d 	ldrb.w	r5, [r4, #877]	; 0x36d
 8000952:	f894 236e 	ldrb.w	r2, [r4, #878]	; 0x36e
 8000956:	49b2      	ldr	r1, [pc, #712]	; (8000c20 <Process+0x324>)
 8000958:	4295      	cmp	r5, r2
 800095a:	d106      	bne.n	800096a <Process+0x6e>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 800095c:	f891 236c 	ldrb.w	r2, [r1, #876]	; 0x36c
 8000960:	2a64      	cmp	r2, #100	; 0x64
 8000962:	d9f4      	bls.n	800094e <Process+0x52>
 8000964:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000968:	e7eb      	b.n	8000942 <Process+0x46>
        #endif
      }


      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
 800096a:	f891 336d 	ldrb.w	r3, [r1, #877]	; 0x36d
 800096e:	b2db      	uxtb	r3, r3
 8000970:	1c5a      	adds	r2, r3, #1
 8000972:	b2d2      	uxtb	r2, r2
 8000974:	f881 236d 	strb.w	r2, [r1, #877]	; 0x36d
 8000978:	440b      	add	r3, r1
 800097a:	f893 336f 	ldrb.w	r3, [r3, #879]	; 0x36f
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2bff      	cmp	r3, #255	; 0xff
 8000982:	d102      	bne.n	800098a <Process+0x8e>
 8000984:	3001      	adds	r0, #1
 8000986:	b2c0      	uxtb	r0, r0
 8000988:	e7de      	b.n	8000948 <Process+0x4c>
      else
      {
        if(bCount0xff >= 2) break;
 800098a:	2801      	cmp	r0, #1
 800098c:	d9db      	bls.n	8000946 <Process+0x4a>
        bCount0xff = 0;
      }
    }

    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
 800098e:	f891 2206 	ldrb.w	r2, [r1, #518]	; 0x206
 8000992:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000996:	4293      	cmp	r3, r2
 8000998:	d001      	beq.n	800099e <Process+0xa2>
 800099a:	2bfe      	cmp	r3, #254	; 0xfe
 800099c:	d1d1      	bne.n	8000942 <Process+0x46>
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 800099e:	2200      	movs	r2, #0
 80009a0:	f884 236c 	strb.w	r2, [r4, #876]	; 0x36c
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80009a4:	f894 036d 	ldrb.w	r0, [r4, #877]	; 0x36d
 80009a8:	f894 136e 	ldrb.w	r1, [r4, #878]	; 0x36e
 80009ac:	4a9c      	ldr	r2, [pc, #624]	; (8000c20 <Process+0x324>)
 80009ae:	4288      	cmp	r0, r1
 80009b0:	d104      	bne.n	80009bc <Process+0xc0>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 80009b2:	f892 236c 	ldrb.w	r2, [r2, #876]	; 0x36c
 80009b6:	2a64      	cmp	r2, #100	; 0x64
 80009b8:	d9f4      	bls.n	80009a4 <Process+0xa8>
 80009ba:	e7c2      	b.n	8000942 <Process+0x46>
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009bc:	f892 136d 	ldrb.w	r1, [r2, #877]	; 0x36d
 80009c0:	b2c9      	uxtb	r1, r1
 80009c2:	1c48      	adds	r0, r1, #1
 80009c4:	b2c0      	uxtb	r0, r0
 80009c6:	f882 036d 	strb.w	r0, [r2, #877]	; 0x36d
 80009ca:	4411      	add	r1, r2
 80009cc:	f891 536f 	ldrb.w	r5, [r1, #879]	; 0x36f
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80009d0:	2100      	movs	r1, #0
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009d2:	b2ed      	uxtb	r5, r5

      gbParameterLength = bLength-2;
 80009d4:	1eae      	subs	r6, r5, #2
 80009d6:	b2f6      	uxtb	r6, r6
 80009d8:	f882 625e 	strb.w	r6, [r2, #606]	; 0x25e
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80009dc:	f882 136c 	strb.w	r1, [r2, #876]	; 0x36c
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80009e0:	f894 036d 	ldrb.w	r0, [r4, #877]	; 0x36d
 80009e4:	f894 236e 	ldrb.w	r2, [r4, #878]	; 0x36e
 80009e8:	498d      	ldr	r1, [pc, #564]	; (8000c20 <Process+0x324>)
 80009ea:	4290      	cmp	r0, r2
 80009ec:	d104      	bne.n	80009f8 <Process+0xfc>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 80009ee:	f891 236c 	ldrb.w	r2, [r1, #876]	; 0x36c
 80009f2:	2a64      	cmp	r2, #100	; 0x64
 80009f4:	d9f4      	bls.n	80009e0 <Process+0xe4>
 80009f6:	e7a4      	b.n	8000942 <Process+0x46>
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009f8:	f891 236d 	ldrb.w	r2, [r1, #877]	; 0x36d
 80009fc:	b2d2      	uxtb	r2, r2
 80009fe:	1c50      	adds	r0, r2, #1
 8000a00:	b2c0      	uxtb	r0, r0
 8000a02:	f881 036d 	strb.w	r0, [r1, #877]	; 0x36d
 8000a06:	440a      	add	r2, r1
 8000a08:	f892 236f 	ldrb.w	r2, [r2, #879]	; 0x36f
 8000a0c:	b2d2      	uxtb	r2, r2
 8000a0e:	f881 225f 	strb.w	r2, [r1, #607]	; 0x25f
 8000a12:	442a      	add	r2, r5
      bCheckSum = gbRxID+bLength+gbInstruction;
 8000a14:	4413      	add	r3, r2
 8000a16:	b2df      	uxtb	r7, r3

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	fa5f fe82 	uxtb.w	lr, r2
 8000a1e:	4576      	cmp	r6, lr
 8000a20:	db20      	blt.n	8000a64 <Process+0x168>
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	f884 336c 	strb.w	r3, [r4, #876]	; 0x36c
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8000a28:	f894 036d 	ldrb.w	r0, [r4, #877]	; 0x36d
 8000a2c:	f894 336e 	ldrb.w	r3, [r4, #878]	; 0x36e
 8000a30:	497b      	ldr	r1, [pc, #492]	; (8000c20 <Process+0x324>)
 8000a32:	4298      	cmp	r0, r3
 8000a34:	d104      	bne.n	8000a40 <Process+0x144>
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000a36:	f891 336c 	ldrb.w	r3, [r1, #876]	; 0x36c
 8000a3a:	2b64      	cmp	r3, #100	; 0x64
 8000a3c:	d9f4      	bls.n	8000a28 <Process+0x12c>
 8000a3e:	e780      	b.n	8000942 <Process+0x46>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8000a40:	f891 036d 	ldrb.w	r0, [r1, #877]	; 0x36d
 8000a44:	3201      	adds	r2, #1
 8000a46:	b2c0      	uxtb	r0, r0
 8000a48:	1c43      	adds	r3, r0, #1
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	f881 336d 	strb.w	r3, [r1, #877]	; 0x36d
 8000a50:	4408      	add	r0, r1
 8000a52:	f890 036f 	ldrb.w	r0, [r0, #879]	; 0x36f
 8000a56:	4471      	add	r1, lr
 8000a58:	b2c0      	uxtb	r0, r0
 8000a5a:	183b      	adds	r3, r7, r0
 8000a5c:	f881 0103 	strb.w	r0, [r1, #259]	; 0x103
 8000a60:	b2df      	uxtb	r7, r3
 8000a62:	e7da      	b.n	8000a1a <Process+0x11e>
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a64:	f894 3103 	ldrb.w	r3, [r4, #259]	; 0x103

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a68:	2600      	movs	r6, #0
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a6a:	f884 3102 	strb.w	r3, [r4, #258]	; 0x102

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a6e:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8000a72:	b2f3      	uxtb	r3, r6
 8000a74:	4293      	cmp	r3, r2
 8000a76:	496a      	ldr	r1, [pc, #424]	; (8000c20 <Process+0x324>)
 8000a78:	f106 0601 	add.w	r6, r6, #1
 8000a7c:	d203      	bcs.n	8000a86 <Process+0x18a>
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f000 fe97 	bl	80017b2 <uDelay>
 8000a84:	e7f3      	b.n	8000a6e <Process+0x172>
      }
      if(bCheckSum != 0xff)
 8000a86:	2fff      	cmp	r7, #255	; 0xff
 8000a88:	f891 225f 	ldrb.w	r2, [r1, #607]	; 0x25f
 8000a8c:	d009      	beq.n	8000aa2 <Process+0x1a6>
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a8e:	f891 336d 	ldrb.w	r3, [r1, #877]	; 0x36d
        if(gbInstruction == INST_PING) {
 8000a92:	2a01      	cmp	r2, #1
    	  uDelay(2);
      }
      if(bCheckSum != 0xff)
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	f881 336e 	strb.w	r3, [r1, #878]	; 0x36e
        if(gbInstruction == INST_PING) {
 8000a9a:	f43f af52 	beq.w	8000942 <Process+0x46>
        }
        else {
            ReturnPacket(CHECKSUM_ERROR_BIT);
 8000a9e:	2010      	movs	r0, #16
 8000aa0:	e293      	b.n	8000fca <Process+0x6ce>
        }
      }
      else
      {
    	  	if(gbInstruction == INST_BULK_READ ) //INST_SYNC_WR only 2009.12.11.buche
 8000aa2:	2a92      	cmp	r2, #146	; 0x92
 8000aa4:	f040 80bf 	bne.w	8000c26 <Process+0x32a>
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f881 346f 	strb.w	r3, [r1, #1135]	; 0x46f
 8000aae:	f881 3470 	strb.w	r3, [r1, #1136]	; 0x470


			  bPrevID = 0xFF;
 8000ab2:	463b      	mov	r3, r7
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	1ee9      	subs	r1, r5, #3
 8000ab8:	428a      	cmp	r2, r1
 8000aba:	f280 80b4 	bge.w	8000c26 <Process+0x32a>
			  {
				if(gbpParameter[bCount] == GB_ID)
 8000abe:	18a0      	adds	r0, r4, r2
 8000ac0:	f890 6103 	ldrb.w	r6, [r0, #259]	; 0x103
 8000ac4:	f894 0206 	ldrb.w	r0, [r4, #518]	; 0x206
 8000ac8:	4955      	ldr	r1, [pc, #340]	; (8000c20 <Process+0x324>)
 8000aca:	4286      	cmp	r6, r0
 8000acc:	f040 80a0 	bne.w	8000c10 <Process+0x314>
				{
				gbRxID = GB_ID;
 8000ad0:	f891 0206 	ldrb.w	r0, [r1, #518]	; 0x206
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8000ad4:	2bff      	cmp	r3, #255	; 0xff
			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
 8000ad6:	f881 0260 	strb.w	r0, [r1, #608]	; 0x260
				gbInstruction = INST_READ;
 8000ada:	f04f 0002 	mov.w	r0, #2
 8000ade:	f881 025f 	strb.w	r0, [r1, #607]	; 0x25f
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ae2:	f102 0001 	add.w	r0, r2, #1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ae6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000aea:	4408      	add	r0, r1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000aec:	440a      	add	r2, r1
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000aee:	f890 0103 	ldrb.w	r0, [r0, #259]	; 0x103
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000af2:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000af6:	f881 0102 	strb.w	r0, [r1, #258]	; 0x102
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	f881 2104 	strb.w	r2, [r1, #260]	; 0x104

			// waiting
				  if (bPrevID == 0xFF) break;
 8000b00:	f000 8090 	beq.w	8000c24 <Process+0x328>
					//    RX_PACKET_START:
					//    RX_PACKET_TIMEOUT:

						u8 bWaitRxID, bWaitLength, bWaitParameterLength, bWaitInstruction, bWaitCheckSum;

						bCount0xff = 0;
 8000b04:	2200      	movs	r2, #0


						while(1)
						{
						  gbMiliSec = 0;
 8000b06:	2100      	movs	r1, #0
 8000b08:	f884 136c 	strb.w	r1, [r4, #876]	; 0x36c

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b0c:	f894 5470 	ldrb.w	r5, [r4, #1136]	; 0x470
 8000b10:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
 8000b14:	4842      	ldr	r0, [pc, #264]	; (8000c20 <Process+0x324>)
 8000b16:	428d      	cmp	r5, r1
 8000b18:	d104      	bne.n	8000b24 <Process+0x228>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b1a:	f890 136c 	ldrb.w	r1, [r0, #876]	; 0x36c
 8000b1e:	2964      	cmp	r1, #100	; 0x64
 8000b20:	d9f4      	bls.n	8000b0c <Process+0x210>
 8000b22:	e70e      	b.n	8000942 <Process+0x46>


						  }

						  if((bWaitRxID = gbpRxD0Buffer[gbRxD0BufferReadPointer++] ) == 0xff) bCount0xff++;
 8000b24:	f890 146f 	ldrb.w	r1, [r0, #1135]	; 0x46f
 8000b28:	b2c9      	uxtb	r1, r1
 8000b2a:	1c4d      	adds	r5, r1, #1
 8000b2c:	b2ed      	uxtb	r5, r5
 8000b2e:	f880 546f 	strb.w	r5, [r0, #1135]	; 0x46f
 8000b32:	4401      	add	r1, r0
 8000b34:	f891 1471 	ldrb.w	r1, [r1, #1137]	; 0x471
 8000b38:	b2c9      	uxtb	r1, r1
 8000b3a:	29ff      	cmp	r1, #255	; 0xff
 8000b3c:	d102      	bne.n	8000b44 <Process+0x248>
 8000b3e:	3201      	adds	r2, #1
 8000b40:	b2d2      	uxtb	r2, r2
 8000b42:	e7e0      	b.n	8000b06 <Process+0x20a>
						  else
						  {

							if(bCount0xff >= 2)	break;
 8000b44:	2a01      	cmp	r2, #1
 8000b46:	f04f 0200 	mov.w	r2, #0
 8000b4a:	d9dc      	bls.n	8000b06 <Process+0x20a>
							bCount0xff = 0;
						  }
						}


						if(bWaitRxID == bPrevID)
 8000b4c:	4299      	cmp	r1, r3
 8000b4e:	d1d9      	bne.n	8000b04 <Process+0x208>
						{
						  gbMiliSec = 0;
 8000b50:	f880 236c 	strb.w	r2, [r0, #876]	; 0x36c
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b54:	f894 1470 	ldrb.w	r1, [r4, #1136]	; 0x470
 8000b58:	f894 346f 	ldrb.w	r3, [r4, #1135]	; 0x46f
 8000b5c:	4a30      	ldr	r2, [pc, #192]	; (8000c20 <Process+0x324>)
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	d104      	bne.n	8000b6c <Process+0x270>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b62:	f892 336c 	ldrb.w	r3, [r2, #876]	; 0x36c
 8000b66:	2b64      	cmp	r3, #100	; 0x64
 8000b68:	d9f4      	bls.n	8000b54 <Process+0x258>
 8000b6a:	e6ea      	b.n	8000942 <Process+0x46>
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b6c:	f892 346f 	ldrb.w	r3, [r2, #1135]	; 0x46f
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	1c59      	adds	r1, r3, #1
 8000b74:	b2c9      	uxtb	r1, r1
 8000b76:	f882 146f 	strb.w	r1, [r2, #1135]	; 0x46f
 8000b7a:	4413      	add	r3, r2
 8000b7c:	f893 1471 	ldrb.w	r1, [r3, #1137]	; 0x471
						  bWaitParameterLength = bWaitLength-2;
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b80:	2300      	movs	r3, #0
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];

						  bWaitParameterLength = bWaitLength-2;
 8000b82:	3902      	subs	r1, #2
 8000b84:	b2c9      	uxtb	r1, r1
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b86:	f882 336c 	strb.w	r3, [r2, #876]	; 0x36c
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b8a:	f894 2470 	ldrb.w	r2, [r4, #1136]	; 0x470
 8000b8e:	f894 346f 	ldrb.w	r3, [r4, #1135]	; 0x46f
 8000b92:	4823      	ldr	r0, [pc, #140]	; (8000c20 <Process+0x324>)
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d104      	bne.n	8000ba2 <Process+0x2a6>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b98:	f890 336c 	ldrb.w	r3, [r0, #876]	; 0x36c
 8000b9c:	2b64      	cmp	r3, #100	; 0x64
 8000b9e:	d9f4      	bls.n	8000b8a <Process+0x28e>
 8000ba0:	e6cf      	b.n	8000942 <Process+0x46>
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000ba2:	f890 246f 	ldrb.w	r2, [r0, #1135]	; 0x46f
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000ba6:	2700      	movs	r7, #0
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000ba8:	b2d3      	uxtb	r3, r2
 8000baa:	1c5a      	adds	r2, r3, #1
 8000bac:	b2d2      	uxtb	r2, r2
 8000bae:	f880 246f 	strb.w	r2, [r0, #1135]	; 0x46f
 8000bb2:	4403      	add	r3, r0
 8000bb4:	f893 3471 	ldrb.w	r3, [r3, #1137]	; 0x471
 8000bb8:	b2fb      	uxtb	r3, r7
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	4e18      	ldr	r6, [pc, #96]	; (8000c20 <Process+0x324>)
 8000bbe:	f04f 0500 	mov.w	r5, #0
 8000bc2:	db19      	blt.n	8000bf8 <Process+0x2fc>
						  {
							gbMiliSec = 0;
 8000bc4:	f886 536c 	strb.w	r5, [r6, #876]	; 0x36c
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000bc8:	f896 2470 	ldrb.w	r2, [r6, #1136]	; 0x470
 8000bcc:	f896 346f 	ldrb.w	r3, [r6, #1135]	; 0x46f
 8000bd0:	4813      	ldr	r0, [pc, #76]	; (8000c20 <Process+0x324>)
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d104      	bne.n	8000be0 <Process+0x2e4>
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000bd6:	f890 336c 	ldrb.w	r3, [r0, #876]	; 0x36c
 8000bda:	2b64      	cmp	r3, #100	; 0x64
 8000bdc:	d9f4      	bls.n	8000bc8 <Process+0x2cc>
 8000bde:	e6b0      	b.n	8000942 <Process+0x46>
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
 8000be0:	f890 246f 	ldrb.w	r2, [r0, #1135]	; 0x46f
 8000be4:	3701      	adds	r7, #1
 8000be6:	b2d3      	uxtb	r3, r2
 8000be8:	1c5a      	adds	r2, r3, #1
 8000bea:	b2d2      	uxtb	r2, r2
 8000bec:	f880 246f 	strb.w	r2, [r0, #1135]	; 0x46f
 8000bf0:	4403      	add	r3, r0
 8000bf2:	f893 3471 	ldrb.w	r3, [r3, #1137]	; 0x471
 8000bf6:	e7df      	b.n	8000bb8 <Process+0x2bc>
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000bf8:	f896 3208 	ldrb.w	r3, [r6, #520]	; 0x208
 8000bfc:	b2ea      	uxtb	r2, r5
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	f105 0501 	add.w	r5, r5, #1
 8000c04:	d203      	bcs.n	8000c0e <Process+0x312>
						  {
							  uDelay(2);
 8000c06:	2002      	movs	r0, #2
 8000c08:	f000 fdd3 	bl	80017b2 <uDelay>
 8000c0c:	e7f4      	b.n	8000bf8 <Process+0x2fc>
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000c0e:	2504      	movs	r5, #4
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000c10:	18a3      	adds	r3, r4, r2
 8000c12:	f893 3103 	ldrb.w	r3, [r3, #259]	; 0x103
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000c16:	3203      	adds	r2, #3
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000c18:	b2db      	uxtb	r3, r3
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	e74b      	b.n	8000ab6 <Process+0x1ba>
 8000c1e:	bf00      	nop
 8000c20:	2000030c 	andcs	r0, r0, ip, lsl #6
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000c24:	2504      	movs	r5, #4
				}
				bPrevID = gbpParameter[bCount];
			  }
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
 8000c26:	f894 125f 	ldrb.w	r1, [r4, #607]	; 0x25f
 8000c2a:	f101 037d 	add.w	r3, r1, #125	; 0x7d
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d829      	bhi.n	8000c88 <Process+0x38c>
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c34:	4bbf      	ldr	r3, [pc, #764]	; (8000f34 <Process+0x638>)
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c36:	2602      	movs	r6, #2
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c38:	f893 0104 	ldrb.w	r0, [r3, #260]	; 0x104
 8000c3c:	b2c0      	uxtb	r0, r0
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c3e:	1eeb      	subs	r3, r5, #3
 8000c40:	429e      	cmp	r6, r3
 8000c42:	da21      	bge.n	8000c88 <Process+0x38c>
          {
            if(gbpParameter[bCount] == GB_ID)
 8000c44:	19a3      	adds	r3, r4, r6
 8000c46:	f893 2103 	ldrb.w	r2, [r3, #259]	; 0x103
 8000c4a:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d116      	bne.n	8000c80 <Process+0x384>
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c52:	2301      	movs	r3, #1
 8000c54:	199a      	adds	r2, r3, r6
 8000c56:	4283      	cmp	r3, r0
 8000c58:	b2d2      	uxtb	r2, r2
 8000c5a:	d809      	bhi.n	8000c70 <Process+0x374>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c5c:	4422      	add	r2, r4
 8000c5e:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000c62:	18e5      	adds	r5, r4, r3
 8000c64:	b2d2      	uxtb	r2, r2
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c66:	3301      	adds	r3, #1
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c68:	f885 2103 	strb.w	r2, [r5, #259]	; 0x103
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	e7f1      	b.n	8000c54 <Process+0x358>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c70:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c74:	3001      	adds	r0, #1
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c76:	f884 125f 	strb.w	r1, [r4, #607]	; 0x25f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c7a:	f884 025e 	strb.w	r0, [r4, #606]	; 0x25e
              break;
 8000c7e:	e003      	b.n	8000c88 <Process+0x38c>
 8000c80:	1c42      	adds	r2, r0, #1
 8000c82:	18b3      	adds	r3, r6, r2
 8000c84:	b2de      	uxtb	r6, r3
 8000c86:	e7da      	b.n	8000c3e <Process+0x342>
            }
          }
        }
        //else
        if(gbInstruction == INST_WRITE)
 8000c88:	f894 225f 	ldrb.w	r2, [r4, #607]	; 0x25f
 8000c8c:	4ba9      	ldr	r3, [pc, #676]	; (8000f34 <Process+0x638>)
 8000c8e:	2a03      	cmp	r2, #3
 8000c90:	d10c      	bne.n	8000cac <Process+0x3b0>
        {
          bReturn = WriteControlTableRangeCheck();
 8000c92:	f7ff fcf7 	bl	8000684 <WriteControlTableRangeCheck>
 8000c96:	4605      	mov	r5, r0
          ReturnPacket(bReturn);
 8000c98:	f7ff fd2a 	bl	80006f0 <ReturnPacket>
          if(bReturn != RANGE_ERROR_BIT)
 8000c9c:	2d08      	cmp	r5, #8
 8000c9e:	f43f ae50 	beq.w	8000942 <Process+0x46>
          {
            WriteControlTable();
 8000ca2:	f7ff fcb7 	bl	8000614 <WriteControlTable>
            ProcessAfterWriting();
 8000ca6:	f7ff fd9f 	bl	80007e8 <ProcessAfterWriting>
 8000caa:	e64a      	b.n	8000942 <Process+0x46>
          }
        }
        else if(gbInstruction == INST_READ)
 8000cac:	2a02      	cmp	r2, #2
 8000cae:	f040 814f 	bne.w	8000f50 <Process+0x654>
        {

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
 8000cb2:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000cb6:	2afe      	cmp	r2, #254	; 0xfe
 8000cb8:	f43f ae43 	beq.w	8000942 <Process+0x46>
 8000cbc:	f893 2213 	ldrb.w	r2, [r3, #531]	; 0x213
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f43f ae3e 	beq.w	8000942 <Process+0x46>
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000cc6:	f893 7104 	ldrb.w	r7, [r3, #260]	; 0x104
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cca:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000cce:	f893 5206 	ldrb.w	r5, [r3, #518]	; 0x206


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cd2:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cd6:	3202      	adds	r2, #2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cd8:	b2c9      	uxtb	r1, r1
 8000cda:	f101 0e01 	add.w	lr, r1, #1
 8000cde:	fa5f fe8e 	uxtb.w	lr, lr
 8000ce2:	f883 e262 	strb.w	lr, [r3, #610]	; 0x262
 8000ce6:	4419      	add	r1, r3
 8000ce8:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8000cec:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cf0:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cf4:	b2d2      	uxtb	r2, r2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cf6:	b2c9      	uxtb	r1, r1
 8000cf8:	f101 0c01 	add.w	ip, r1, #1
 8000cfc:	fa5f fc8c 	uxtb.w	ip, ip
 8000d00:	4419      	add	r1, r3
 8000d02:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d06:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000d0a:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000d0e:	f893 0261 	ldrb.w	r0, [r3, #609]	; 0x261


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000d12:	b2c9      	uxtb	r1, r1
 8000d14:	f101 0c01 	add.w	ip, r1, #1
 8000d18:	fa5f fc8c 	uxtb.w	ip, ip
 8000d1c:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d20:	f893 c206 	ldrb.w	ip, [r3, #518]	; 0x206
 8000d24:	4419      	add	r1, r3
 8000d26:	fa5f fc8c 	uxtb.w	ip, ip
 8000d2a:	f881 c263 	strb.w	ip, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8000d2e:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
 8000d32:	4405      	add	r5, r0
 8000d34:	b2c9      	uxtb	r1, r1
 8000d36:	f101 0c01 	add.w	ip, r1, #1
 8000d3a:	fa5f fc8c 	uxtb.w	ip, ip
 8000d3e:	4419      	add	r1, r3
 8000d40:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d44:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d48:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d4c:	f893 6102 	ldrb.w	r6, [r3, #258]	; 0x102

					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d50:	b2c9      	uxtb	r1, r1
 8000d52:	f101 0c01 	add.w	ip, r1, #1
 8000d56:	fa5f fc8c 	uxtb.w	ip, ip
 8000d5a:	4419      	add	r1, r3
 8000d5c:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d60:	f881 0263 	strb.w	r0, [r1, #611]	; 0x263


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d64:	7819      	ldrb	r1, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000d66:	4415      	add	r5, r2
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d68:	b2c9      	uxtb	r1, r1
 8000d6a:	f101 0c01 	add.w	ip, r1, #1
 8000d6e:	fa5f fc8c 	uxtb.w	ip, ip
 8000d72:	4419      	add	r1, r3
 8000d74:	f883 c000 	strb.w	ip, [r3]
 8000d78:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d7c:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d7e:	4437      	add	r7, r6
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d80:	b2c9      	uxtb	r1, r1
 8000d82:	f101 0c01 	add.w	ip, r1, #1
 8000d86:	fa5f fc8c 	uxtb.w	ip, ip
 8000d8a:	4419      	add	r1, r3
 8000d8c:	f883 c000 	strb.w	ip, [r3]
 8000d90:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d94:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d96:	3f01      	subs	r7, #1
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d98:	b2c9      	uxtb	r1, r1
 8000d9a:	f101 0e01 	add.w	lr, r1, #1
 8000d9e:	fa5f fe8e 	uxtb.w	lr, lr
 8000da2:	f883 e000 	strb.w	lr, [r3]
 8000da6:	f893 e206 	ldrb.w	lr, [r3, #518]	; 0x206
 8000daa:	4419      	add	r1, r3
 8000dac:	fa5f fe8e 	uxtb.w	lr, lr
 8000db0:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000db4:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000db6:	b2ff      	uxtb	r7, r7


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000db8:	b2c9      	uxtb	r1, r1
 8000dba:	f101 0e01 	add.w	lr, r1, #1
 8000dbe:	fa5f fe8e 	uxtb.w	lr, lr
 8000dc2:	4419      	add	r1, r3
 8000dc4:	f883 e000 	strb.w	lr, [r3]
 8000dc8:	708a      	strb	r2, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000dca:	781a      	ldrb	r2, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000dcc:	b2ed      	uxtb	r5, r5

					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	1c51      	adds	r1, r2, #1
 8000dd2:	b2c9      	uxtb	r1, r1
 8000dd4:	7019      	strb	r1, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	7098      	strb	r0, [r3, #2]


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000dda:	42be      	cmp	r6, r7
 8000ddc:	d859      	bhi.n	8000e92 <Process+0x596>
					{
					  byte bFixedData;
					  word wFixedData;

					  if( bCount == P_RX_REMOCON_DATA_ARRIVED)
 8000dde:	2e57      	cmp	r6, #87	; 0x57
 8000de0:	d105      	bne.n	8000dee <Process+0x4f2>
					  {
						  GB_RX_REMOCON_DATA_ARRIVED = zgb_rx_check();
 8000de2:	f7ff fab5 	bl	8000350 <zgb_rx_check>
 8000de6:	b2c0      	uxtb	r0, r0
 8000de8:	f884 025a 	strb.w	r0, [r4, #602]	; 0x25a
 8000dec:	e005      	b.n	8000dfa <Process+0x4fe>
					  }
					  else if( bCount == P_RX_REMOCON_DATA_L )
 8000dee:	2e55      	cmp	r6, #85	; 0x55
 8000df0:	d103      	bne.n	8000dfa <Process+0x4fe>
					  {
						  GW_RX_REMOCON_DATA = zgb_rx_data();
 8000df2:	f7ff fb0b 	bl	800040c <zgb_rx_data>
 8000df6:	f8a4 0258 	strh.w	r0, [r4, #600]	; 0x258
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
 8000dfa:	4b4f      	ldr	r3, [pc, #316]	; (8000f38 <Process+0x63c>)
 8000dfc:	5d9b      	ldrb	r3, [r3, r6]
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d12d      	bne.n	8000e5e <Process+0x562>
 8000e02:	42be      	cmp	r6, r7
 8000e04:	d22b      	bcs.n	8000e5e <Process+0x562>
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e06:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000e0a:	4b4c      	ldr	r3, [pc, #304]	; (8000f3c <Process+0x640>)
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e0c:	b2c9      	uxtb	r1, r1
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000e0e:	5b9b      	ldrh	r3, [r3, r6]
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e10:	1c48      	adds	r0, r1, #1
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
 8000e12:	b2da      	uxtb	r2, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e14:	b2c0      	uxtb	r0, r0
 8000e16:	4421      	add	r1, r4
 8000e18:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000e1c:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e20:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
 8000e22:	0a1b      	lsrs	r3, r3, #8
					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e24:	b2c9      	uxtb	r1, r1
 8000e26:	1c48      	adds	r0, r1, #1
 8000e28:	b2c0      	uxtb	r0, r0
 8000e2a:	4421      	add	r1, r4
 8000e2c:	7020      	strb	r0, [r4, #0]
 8000e2e:	708a      	strb	r2, [r1, #2]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e30:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bCount++;
 8000e34:	3601      	adds	r6, #1
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e36:	b2c9      	uxtb	r1, r1
 8000e38:	1c48      	adds	r0, r1, #1
 8000e3a:	b2c0      	uxtb	r0, r0
 8000e3c:	4421      	add	r1, r4
 8000e3e:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000e42:	f881 3263 	strb.w	r3, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e46:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bCount++;
 8000e48:	b2f6      	uxtb	r6, r6
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e4a:	b2c9      	uxtb	r1, r1
 8000e4c:	1c48      	adds	r0, r1, #1
 8000e4e:	b2c0      	uxtb	r0, r0
 8000e50:	4421      	add	r1, r4
 8000e52:	7020      	strb	r0, [r4, #0]
 8000e54:	708b      	strb	r3, [r1, #2]
 8000e56:	4413      	add	r3, r2
						bCheckSum += bFixedData;
 8000e58:	442b      	add	r3, r5
 8000e5a:	b2dd      	uxtb	r5, r3
						bCount++;
 8000e5c:	e016      	b.n	8000e8c <Process+0x590>
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e5e:	19a3      	adds	r3, r4, r6
 8000e60:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e64:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						bCheckSum += bFixedData;
						bCount++;
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e68:	b2db      	uxtb	r3, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e6a:	b2d2      	uxtb	r2, r2
 8000e6c:	1c51      	adds	r1, r2, #1
 8000e6e:	b2c9      	uxtb	r1, r1
 8000e70:	4422      	add	r2, r4
 8000e72:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000e76:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e7a:	7822      	ldrb	r2, [r4, #0]
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	1c51      	adds	r1, r2, #1
 8000e80:	b2c9      	uxtb	r1, r1
 8000e82:	4422      	add	r2, r4
 8000e84:	7021      	strb	r1, [r4, #0]
 8000e86:	7093      	strb	r3, [r2, #2]
						bCheckSum += bFixedData;
 8000e88:	442b      	add	r3, r5
 8000e8a:	b2dd      	uxtb	r5, r3
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000e8c:	3601      	adds	r6, #1
 8000e8e:	b2f6      	uxtb	r6, r6
 8000e90:	e7a3      	b.n	8000dda <Process+0x4de>
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e92:	43eb      	mvns	r3, r5

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e94:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e98:	b2db      	uxtb	r3, r3

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	1c51      	adds	r1, r2, #1
 8000e9e:	b2c9      	uxtb	r1, r1
 8000ea0:	4422      	add	r2, r4
 8000ea2:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000ea6:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000eaa:	7822      	ldrb	r2, [r4, #0]
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000eac:	4821      	ldr	r0, [pc, #132]	; (8000f34 <Process+0x638>)
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	1c51      	adds	r1, r2, #1
 8000eb2:	b2c9      	uxtb	r1, r1
 8000eb4:	4422      	add	r2, r4
 8000eb6:	7021      	strb	r1, [r4, #0]
 8000eb8:	7093      	strb	r3, [r2, #2]



					if (gbTxD1Transmitting==0) {
 8000eba:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 8000ebe:	b9ab      	cbnz	r3, 8000eec <Process+0x5f0>
					  gbTxD1Transmitting = 1;
 8000ec0:	2501      	movs	r5, #1
 8000ec2:	f880 5363 	strb.w	r5, [r0, #867]	; 0x363
					//  if (TXD1_FINISH) {
						USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8000ec6:	f890 1364 	ldrb.w	r1, [r0, #868]	; 0x364
 8000eca:	b2cb      	uxtb	r3, r1
 8000ecc:	1959      	adds	r1, r3, r5
 8000ece:	b2c9      	uxtb	r1, r1
 8000ed0:	f880 1364 	strb.w	r1, [r0, #868]	; 0x364
 8000ed4:	4403      	add	r3, r0
 8000ed6:	f893 1263 	ldrb.w	r1, [r3, #611]	; 0x263
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <Process+0x644>)
 8000edc:	f003 fb0e 	bl	80044fc <USART_SendData>
						USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8000ee0:	4817      	ldr	r0, [pc, #92]	; (8000f40 <Process+0x644>)
 8000ee2:	f240 6126 	movw	r1, #1574	; 0x626
 8000ee6:	462a      	mov	r2, r5
 8000ee8:	f003 faad 	bl	8004446 <USART_ITConfig>
						//TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
					}

					if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000eec:	4815      	ldr	r0, [pc, #84]	; (8000f44 <Process+0x648>)
 8000eee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef2:	f001 ff2b 	bl	8002d4c <GPIO_ReadOutputDataBit>
 8000ef6:	b9c0      	cbnz	r0, 8000f2a <Process+0x62e>
						//TxDString(USART_ZIGBEE,"\r\n TEST0");
						//if (TXD0_FINISH) {
						GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8000ef8:	4813      	ldr	r0, [pc, #76]	; (8000f48 <Process+0x64c>)
 8000efa:	2120      	movs	r1, #32
 8000efc:	f001 ff31 	bl	8002d62 <GPIO_ResetBits>
						GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8000f00:	4810      	ldr	r0, [pc, #64]	; (8000f44 <Process+0x648>)
 8000f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f06:	f001 ff2a 	bl	8002d5e <GPIO_SetBits>

						USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8000f0a:	7863      	ldrb	r3, [r4, #1]
 8000f0c:	480f      	ldr	r0, [pc, #60]	; (8000f4c <Process+0x650>)
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	1c5a      	adds	r2, r3, #1
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	7062      	strb	r2, [r4, #1]
 8000f16:	4423      	add	r3, r4
 8000f18:	7899      	ldrb	r1, [r3, #2]
 8000f1a:	f003 faef 	bl	80044fc <USART_SendData>
						USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8000f1e:	480b      	ldr	r0, [pc, #44]	; (8000f4c <Process+0x650>)
 8000f20:	f240 6126 	movw	r1, #1574	; 0x626
 8000f24:	2201      	movs	r2, #1
 8000f26:	f003 fa8e 	bl	8004446 <USART_ITConfig>

					}


					while(gbTxD1Transmitting);
 8000f2a:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1fb      	bne.n	8000f2a <Process+0x62e>
 8000f32:	e506      	b.n	8000942 <Process+0x46>
 8000f34:	2000030c 	andcs	r0, r0, ip, lsl #6
 8000f38:	20000000 	andcs	r0, r0, r0
 8000f3c:	2000050f 	andcs	r0, r0, pc, lsl #10
 8000f40:	40004800 	andmi	r4, r0, r0, lsl #16
 8000f44:	40011000 	andmi	r1, r1, r0
 8000f48:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000f4c:	40013800 	andmi	r3, r1, r0, lsl #16



			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
 8000f50:	2a0d      	cmp	r2, #13
 8000f52:	d124      	bne.n	8000f9e <Process+0x6a2>
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000f54:	f893 2105 	ldrb.w	r2, [r3, #261]	; 0x105
 8000f58:	2af0      	cmp	r2, #240	; 0xf0
 8000f5a:	f47f acf2 	bne.w	8000942 <Process+0x46>
 8000f5e:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 8000f62:	2a55      	cmp	r2, #85	; 0x55
 8000f64:	f47f aced 	bne.w	8000942 <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000f68:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107

			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000f6c:	2a0f      	cmp	r2, #15
 8000f6e:	f47f ace8 	bne.w	8000942 <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000f72:	f893 2108 	ldrb.w	r2, [r3, #264]	; 0x108
 8000f76:	2aaa      	cmp	r2, #170	; 0xaa
 8000f78:	f47f ace3 	bne.w	8000942 <Process+0x46>
 8000f7c:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 8000f80:	2a06      	cmp	r2, #6
 8000f82:	f47f acde 	bne.w	8000942 <Process+0x46>
              (gbParameterLength == 6) )
          {
            if (gbStartAddress < CONTROL_TABLE_LEN) {
 8000f86:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
 8000f8a:	2859      	cmp	r0, #89	; 0x59
 8000f8c:	f63f acd9 	bhi.w	8000942 <Process+0x46>
            	BKP_WriteBackupRegister((gbStartAddress+1)<<2, gbpParameter[1]);
 8000f90:	0080      	lsls	r0, r0, #2
 8000f92:	f893 1104 	ldrb.w	r1, [r3, #260]	; 0x104
 8000f96:	3004      	adds	r0, #4
 8000f98:	f001 fbae 	bl	80026f8 <BKP_WriteBackupRegister>
 8000f9c:	e4d1      	b.n	8000942 <Process+0x46>
            	//BKP_WriteBackupRegister(gbStartAddress<<2, gbpParameter[1]);
            	//ROM_CAST(gbStartAddress) = gbpParameter[1];
            }
          }
        }
        else if(gbInstruction == INST_PING)
 8000f9e:	2a01      	cmp	r2, #1
 8000fa0:	d109      	bne.n	8000fb6 <Process+0x6ba>
        {
          if(gbRxID == BROADCASTING_ID) //for avoiding data crush
 8000fa2:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000fa6:	2afe      	cmp	r2, #254	; 0xfe
 8000fa8:	d103      	bne.n	8000fb2 <Process+0x6b6>
          {
//            MiliSec((word)(GB_ID<<1));
        	  mDelay((word)(GB_ID<<0)); //Ver0x14
 8000faa:	f893 0206 	ldrb.w	r0, [r3, #518]	; 0x206
 8000fae:	f000 fbea 	bl	8001786 <mDelay>
          }
          ReturnPacket(0);
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	e009      	b.n	8000fca <Process+0x6ce>
        }
        else if(gbInstruction == INST_RESET)
 8000fb6:	3a06      	subs	r2, #6
 8000fb8:	2a01      	cmp	r2, #1
 8000fba:	d805      	bhi.n	8000fc8 <Process+0x6cc>
        {
          ReturnPacket(0);
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff fb97 	bl	80006f0 <ReturnPacket>

          //EEPROM_Write( P_OPERATING_MODE, 0xFF );
          //EEP_GB_OPERATING_MODE = 0xff;
          SYSTEM_RESET;
 8000fc2:	f002 f815 	bl	8002ff0 <NVIC_GenerateSystemReset>
 8000fc6:	e4bc      	b.n	8000942 <Process+0x46>
          SYSTEM_RESET;
          //MiliSec(20);
        }
        else
        {
          ReturnPacket(INSTRUCTION_ERROR_BIT);
 8000fc8:	2040      	movs	r0, #64	; 0x40
 8000fca:	f7ff fb91 	bl	80006f0 <ReturnPacket>
 8000fce:	e4b8      	b.n	8000942 <Process+0x46>

08000fd0 <ReadButton>:
* Output         : None
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
 8000fd0:	b510      	push	{r4, lr}
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 8000fd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fd6:	4809      	ldr	r0, [pc, #36]	; (8000ffc <ReadButton+0x2c>)
 8000fd8:	f001 feaf 	bl	8002d3a <GPIO_ReadInputDataBit>
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000fdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000fe0:	f110 34ff 	adds.w	r4, r0, #4294967295	; 0xffffffff

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <ReadButton+0x2c>)
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000fe6:	bf18      	it	ne
 8000fe8:	2401      	movne	r4, #1

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000fea:	f001 fea6 	bl	8002d3a <GPIO_ReadInputDataBit>
 8000fee:	2801      	cmp	r0, #1
 8000ff0:	bf1c      	itt	ne
 8000ff2:	f044 0402 	orrne.w	r4, r4, #2
 8000ff6:	b2e4      	uxtbne	r4, r4
	
	return retval;
}
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	bd10      	pop	{r4, pc}
 8000ffc:	40010800 	andmi	r0, r1, r0, lsl #16

08001000 <LED_SetState>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
	if( NewState == ON )
 8001000:	2901      	cmp	r1, #1
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
 8001002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001004:	f000 0301 	and.w	r3, r0, #1
 8001008:	f000 0702 	and.w	r7, r0, #2
 800100c:	f000 0604 	and.w	r6, r0, #4
 8001010:	f000 0508 	and.w	r5, r0, #8
 8001014:	f000 0410 	and.w	r4, r0, #16
	if( NewState == ON )
 8001018:	d11e      	bne.n	8001058 <LED_SetState+0x58>
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 800101a:	b123      	cbz	r3, 8001026 <LED_SetState+0x26>
 800101c:	481e      	ldr	r0, [pc, #120]	; (8001098 <LED_SetState+0x98>)
 800101e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001022:	f001 fe9e 	bl	8002d62 <GPIO_ResetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8001026:	b127      	cbz	r7, 8001032 <LED_SetState+0x32>
 8001028:	481c      	ldr	r0, [pc, #112]	; (800109c <LED_SetState+0x9c>)
 800102a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102e:	f001 fe98 	bl	8002d62 <GPIO_ResetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8001032:	b11e      	cbz	r6, 800103c <LED_SetState+0x3c>
 8001034:	4818      	ldr	r0, [pc, #96]	; (8001098 <LED_SetState+0x98>)
 8001036:	2140      	movs	r1, #64	; 0x40
 8001038:	f001 fe93 	bl	8002d62 <GPIO_ResetBits>
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 800103c:	b125      	cbz	r5, 8001048 <LED_SetState+0x48>
 800103e:	4816      	ldr	r0, [pc, #88]	; (8001098 <LED_SetState+0x98>)
 8001040:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001044:	f001 fe8d 	bl	8002d62 <GPIO_ResetBits>
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8001048:	b32c      	cbz	r4, 8001096 <LED_SetState+0x96>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 800104a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 800104e:	4812      	ldr	r0, [pc, #72]	; (8001098 <LED_SetState+0x98>)
 8001050:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001054:	f001 be85 	b.w	8002d62 <GPIO_ResetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
	else
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8001058:	b123      	cbz	r3, 8001064 <LED_SetState+0x64>
 800105a:	480f      	ldr	r0, [pc, #60]	; (8001098 <LED_SetState+0x98>)
 800105c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001060:	f001 fe7d 	bl	8002d5e <GPIO_SetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8001064:	b127      	cbz	r7, 8001070 <LED_SetState+0x70>
 8001066:	480d      	ldr	r0, [pc, #52]	; (800109c <LED_SetState+0x9c>)
 8001068:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800106c:	f001 fe77 	bl	8002d5e <GPIO_SetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8001070:	b11e      	cbz	r6, 800107a <LED_SetState+0x7a>
 8001072:	4809      	ldr	r0, [pc, #36]	; (8001098 <LED_SetState+0x98>)
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	f001 fe72 	bl	8002d5e <GPIO_SetBits>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 800107a:	b125      	cbz	r5, 8001086 <LED_SetState+0x86>
 800107c:	4806      	ldr	r0, [pc, #24]	; (8001098 <LED_SetState+0x98>)
 800107e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001082:	f001 fe6c 	bl	8002d5e <GPIO_SetBits>
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8001086:	b134      	cbz	r4, 8001096 <LED_SetState+0x96>
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8001088:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 800108c:	4802      	ldr	r0, [pc, #8]	; (8001098 <LED_SetState+0x98>)
 800108e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001092:	f001 be64 	b.w	8002d5e <GPIO_SetBits>
 8001096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001098:	40011000 	andmi	r1, r1, r0
 800109c:	40010c00 	andmi	r0, r1, r0, lsl #24

080010a0 <LED_GetState>:
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
 80010a0:	2801      	cmp	r0, #1
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 80010a2:	b508      	push	{r3, lr}
    if( LED_PORT == LED_MANAGE )
 80010a4:	d103      	bne.n	80010ae <LED_GetState+0xe>
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 80010a6:	4811      	ldr	r0, [pc, #68]	; (80010ec <LED_GetState+0x4c>)
 80010a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ac:	e015      	b.n	80010da <LED_GetState+0x3a>
    	else																		return OFF;
    }
    else if( LED_PORT == LED_EDIT )
 80010ae:	2802      	cmp	r0, #2
 80010b0:	d103      	bne.n	80010ba <LED_GetState+0x1a>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_EDIT , 	PIN_LED_EDIT) != SET ) 			return ON;
 80010b2:	480f      	ldr	r0, [pc, #60]	; (80010f0 <LED_GetState+0x50>)
 80010b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010b8:	e00f      	b.n	80010da <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_PLAY )
 80010ba:	2804      	cmp	r0, #4
 80010bc:	d102      	bne.n	80010c4 <LED_GetState+0x24>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_PLAY , 	PIN_LED_PLAY) != SET ) 			return ON;
 80010be:	480b      	ldr	r0, [pc, #44]	; (80010ec <LED_GetState+0x4c>)
 80010c0:	2140      	movs	r1, #64	; 0x40
 80010c2:	e00a      	b.n	80010da <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_TX )
 80010c4:	2808      	cmp	r0, #8
 80010c6:	d103      	bne.n	80010d0 <LED_GetState+0x30>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_TX , 	PIN_LED_TX) != SET ) 			return ON;
 80010c8:	4808      	ldr	r0, [pc, #32]	; (80010ec <LED_GetState+0x4c>)
 80010ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ce:	e004      	b.n	80010da <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_RX )
 80010d0:	2810      	cmp	r0, #16
 80010d2:	d109      	bne.n	80010e8 <LED_GetState+0x48>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_RX , 	PIN_LED_RX) != SET ) 			return ON;
 80010d4:	4805      	ldr	r0, [pc, #20]	; (80010ec <LED_GetState+0x4c>)
 80010d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010da:	f001 fe37 	bl	8002d4c <GPIO_ReadOutputDataBit>

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 80010de:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 80010e2:	bf18      	it	ne
 80010e4:	2001      	movne	r0, #1
 80010e6:	bd08      	pop	{r3, pc}
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_AUX , 	PIN_LED_AUX) != SET ) 	return ON;
		else																		return OFF;
    }
*/
	return OFF;
 80010e8:	2000      	movs	r0, #0
}
 80010ea:	bd08      	pop	{r3, pc}
 80010ec:	40011000 	andmi	r1, r1, r0
 80010f0:	40010c00 	andmi	r0, r1, r0, lsl #24

080010f4 <LED_RGB_SetState>:

void LED_RGB_SetState(u8 RGB)
{
 80010f4:	4770      	bx	lr

080010f6 <LED_RGB_GetState>:
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;

	return rgb;

}
 80010f6:	2000      	movs	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <Buzzer_Configuration>:
}



void Buzzer_Configuration(void)
{
 80010fc:	b570      	push	{r4, r5, r6, lr}
 80010fe:	b088      	sub	sp, #32
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 8001100:	4c1e      	ldr	r4, [pc, #120]	; (800117c <Buzzer_Configuration+0x80>)

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8001102:	a801      	add	r0, sp, #4
 8001104:	f002 fd7f 	bl	8003c06 <TIM_TimeBaseStructInit>

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 8001108:	a804      	add	r0, sp, #16
 800110a:	f002 fd85 	bl	8003c18 <TIM_OCStructInit>


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 800110e:	4620      	mov	r0, r4
 8001110:	f002 fbf2 	bl	80038f8 <TIM_DeInit>
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 8001114:	2347      	movs	r3, #71	; 0x47
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001116:	2500      	movs	r5, #0
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 8001118:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 800111c:	4620      	mov	r0, r4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 800111e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001122:	a901      	add	r1, sp, #4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 8001124:	f8ad 3008 	strh.w	r3, [sp, #8]


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001128:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800112c:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8001130:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 8001134:	f002 fc44 	bl	80039c0 <TIM_TimeBaseInit>

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001138:	2360      	movs	r3, #96	; 0x60
 800113a:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 800113e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001142:	2601      	movs	r6, #1
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 8001144:	40f3      	lsrs	r3, r6
 8001146:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 800114a:	4620      	mov	r0, r4
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800114c:	2302      	movs	r3, #2
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 800114e:	a904      	add	r1, sp, #16
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001150:	f8ad 3018 	strh.w	r3, [sp, #24]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001154:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 8001158:	f8ad 5014 	strh.w	r5, [sp, #20]
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 800115c:	f002 fd0e 	bl	8003b7c <TIM_OC4Init>

	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Disable);
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	f002 fe93 	bl	8003e8e <TIM_OC4PreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001168:	4620      	mov	r0, r4
 800116a:	4631      	mov	r1, r6
 800116c:	f002 fd6f 	bl	8003c4e <TIM_Cmd>
	TIM_CtrlPWMOutputs(TIM4, ENABLE);
 8001170:	4620      	mov	r0, r4
 8001172:	4631      	mov	r1, r6
 8001174:	f002 fd77 	bl	8003c66 <TIM_CtrlPWMOutputs>


}
 8001178:	b008      	add	sp, #32
 800117a:	bd70      	pop	{r4, r5, r6, pc}
 800117c:	40000800 	andmi	r0, r0, r0, lsl #16

08001180 <Timer_Configuration>:



void Timer_Configuration(void)
{
 8001180:	b510      	push	{r4, lr}
 8001182:	b088      	sub	sp, #32
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8001184:	a801      	add	r0, sp, #4
 8001186:	f002 fd3e 	bl	8003c06 <TIM_TimeBaseStructInit>
	TIM_OCStructInit(&TIM_OCInitStructure);
 800118a:	a804      	add	r0, sp, #16
 800118c:	f002 fd44 	bl	8003c18 <TIM_OCStructInit>

	TIM_DeInit(TIM2);
 8001190:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001194:	f002 fbb0 	bl	80038f8 <TIM_DeInit>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8001198:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800119c:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800119e:	a901      	add	r1, sp, #4
 80011a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 80011a4:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80011a8:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80011ac:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80011b0:	f8ad 4006 	strh.w	r4, [sp, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80011b4:	f002 fc04 	bl	80039c0 <TIM_TimeBaseInit>

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011be:	f240 21d2 	movw	r1, #722	; 0x2d2
 80011c2:	f002 fdc5 	bl	8003d50 <TIM_PrescalerConfig>
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <Timer_Configuration+0x88>)
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80011c8:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 80011ca:	881b      	ldrh	r3, [r3, #0]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80011cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 80011d0:	f8ad 3016 	strh.w	r3, [sp, #22]

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);

	/* Output Compare Timing Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 80011d4:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 80011d8:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80011dc:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80011e0:	f002 fccc 	bl	8003b7c <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Disable);
 80011e4:	4621      	mov	r1, r4
 80011e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011ea:	f002 fe50 	bl	8003e8e <TIM_OC4PreloadConfig>


	/* TIM IT enable */
	TIM_ITConfig(TIM2, /*TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 |*/ TIM_IT_CC4 , ENABLE);
 80011ee:	2201      	movs	r2, #1
 80011f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011f4:	2110      	movs	r1, #16
 80011f6:	f002 fd44 	bl	8003c82 <TIM_ITConfig>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 80011fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011fe:	2101      	movs	r1, #1
 8001200:	f002 fd25 	bl	8003c4e <TIM_Cmd>
}
 8001204:	b008      	add	sp, #32
 8001206:	bd10      	pop	{r4, pc}
 8001208:	20000128 	andcs	r0, r0, r8, lsr #2

0800120c <SysTick_Configuration>:
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 800120c:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 800120e:	f242 3028 	movw	r0, #9000	; 0x2328
 8001212:	f002 fb01 	bl	8003818 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 8001216:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800121a:	2001      	movs	r0, #1
 800121c:	f002 bb16 	b.w	800384c <SysTick_ITConfig>

08001220 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8001220:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8001222:	f001 fff1 	bl	8003208 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8001226:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800122a:	f002 f80b 	bl	8003244 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800122e:	f002 f959 	bl	80034e4 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8001232:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8001234:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 8001236:	d00d      	beq.n	8001254 <RCC_Configuration+0x34>
 
	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART5, GPIOA,and AFIO clocks */
	/* Enable USART5, GPIOA, GPIOB, and AFIO clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_TIM1 | RCC_APB2Periph_TIM8 |
 8001238:	f646 603d 	movw	r0, #28221	; 0x6e3d
 800123c:	2101      	movs	r1, #1
 800123e:	f002 f8fb 	bl	8003438 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_AFIO, ENABLE);

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
 8001242:	4817      	ldr	r0, [pc, #92]	; (80012a0 <RCC_Configuration+0x80>)
 8001244:	2101      	movs	r1, #1
 8001246:	f002 f903 	bl	8003450 <RCC_APB1PeriphClockCmd>
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
}
 800124a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 800124e:	2001      	movs	r0, #1
 8001250:	f001 bf83 	b.w	800315a <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8001254:	2010      	movs	r0, #16
 8001256:	f001 fa95 	bl	8002784 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 800125a:	2002      	movs	r0, #2
 800125c:	f001 fa7a 	bl	8002754 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8001260:	2000      	movs	r0, #0
 8001262:	f002 f83d 	bl	80032e0 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1); 
 8001266:	2000      	movs	r0, #0
 8001268:	f002 f84e 	bl	8003308 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 800126c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001270:	f002 f840 	bl	80032f4 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8001274:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001278:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800127c:	f002 f80e 	bl	800329c <RCC_PLLConfig>

		/* Enable PLL */ 
		RCC_PLLCmd(ENABLE);
 8001280:	4620      	mov	r0, r4
 8001282:	f002 f815 	bl	80032b0 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8001286:	2039      	movs	r0, #57	; 0x39
 8001288:	f002 f918 	bl	80034bc <RCC_GetFlagStatus>
 800128c:	2800      	cmp	r0, #0
 800128e:	d0fa      	beq.n	8001286 <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8001290:	2002      	movs	r0, #2
 8001292:	f002 f813 	bl	80032bc <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8001296:	f002 f81b 	bl	80032d0 <RCC_GetSYSCLKSource>
 800129a:	2808      	cmp	r0, #8
 800129c:	d1fb      	bne.n	8001296 <RCC_Configuration+0x76>
 800129e:	e7cb      	b.n	8001238 <RCC_Configuration+0x18>
 80012a0:	1814400f 	ldmdane	r4, {r0, r1, r2, r3, lr}

080012a4 <USART_Configuration>:
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 80012a4:	b530      	push	{r4, r5, lr}
 80012a6:	460d      	mov	r5, r1
 80012a8:	4604      	mov	r4, r0
 80012aa:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 80012ac:	4668      	mov	r0, sp
 80012ae:	f003 f89d 	bl	80043ec <USART_StructInit>
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80012b8:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80012bc:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80012c0:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80012c4:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
 80012c6:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80012c8:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80012cc:	b984      	cbnz	r4, 80012f0 <USART_Configuration+0x4c>
	{
		Baudrate_DXL = baudrate;
 80012ce:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <USART_Configuration+0xa4>)

		USART_DeInit(USART1);
 80012d0:	481e      	ldr	r0, [pc, #120]	; (800134c <USART_Configuration+0xa8>)
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


	if( PORT == USART_DXL )
	{
		Baudrate_DXL = baudrate;
 80012d2:	605d      	str	r5, [r3, #4]

		USART_DeInit(USART1);
 80012d4:	f002 fffc 	bl	80042d0 <USART_DeInit>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80012d8:	481c      	ldr	r0, [pc, #112]	; (800134c <USART_Configuration+0xa8>)
 80012da:	4669      	mov	r1, sp
 80012dc:	f003 f842 	bl	8004364 <USART_Init>
		
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80012e0:	481a      	ldr	r0, [pc, #104]	; (800134c <USART_Configuration+0xa8>)
 80012e2:	f240 5125 	movw	r1, #1317	; 0x525
 80012e6:	2201      	movs	r2, #1
 80012e8:	f003 f8ad 	bl	8004446 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);
		
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80012ec:	4817      	ldr	r0, [pc, #92]	; (800134c <USART_Configuration+0xa8>)
 80012ee:	e025      	b.n	800133c <USART_Configuration+0x98>
	}
	else if( PORT == USART_ZIGBEE )
 80012f0:	2c01      	cmp	r4, #1
 80012f2:	d111      	bne.n	8001318 <USART_Configuration+0x74>
	{
		Baudrate_ZIGBEE = baudrate;
 80012f4:	4b14      	ldr	r3, [pc, #80]	; (8001348 <USART_Configuration+0xa4>)

		USART_DeInit(UART5);
 80012f6:	4816      	ldr	r0, [pc, #88]	; (8001350 <USART_Configuration+0xac>)
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
	}
	else if( PORT == USART_ZIGBEE )
	{
		Baudrate_ZIGBEE = baudrate;
 80012f8:	609d      	str	r5, [r3, #8]

		USART_DeInit(UART5);
 80012fa:	f002 ffe9 	bl	80042d0 <USART_DeInit>
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 80012fe:	4814      	ldr	r0, [pc, #80]	; (8001350 <USART_Configuration+0xac>)
 8001300:	4669      	mov	r1, sp
 8001302:	f003 f82f 	bl	8004364 <USART_Init>
		
		
		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 8001306:	4812      	ldr	r0, [pc, #72]	; (8001350 <USART_Configuration+0xac>)
 8001308:	f240 5125 	movw	r1, #1317	; 0x525
 800130c:	4622      	mov	r2, r4
 800130e:	f003 f89a 	bl	8004446 <USART_ITConfig>
		
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 8001312:	480f      	ldr	r0, [pc, #60]	; (8001350 <USART_Configuration+0xac>)
 8001314:	4621      	mov	r1, r4
 8001316:	e012      	b.n	800133e <USART_Configuration+0x9a>
	}
	else if( PORT == USART_PC )
 8001318:	2c02      	cmp	r4, #2
 800131a:	d112      	bne.n	8001342 <USART_Configuration+0x9e>
	{
		Baudrate_PC = baudrate;
 800131c:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <USART_Configuration+0xa4>)
		
		USART_DeInit(USART3);
 800131e:	480d      	ldr	r0, [pc, #52]	; (8001354 <USART_Configuration+0xb0>)
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
	}
	else if( PORT == USART_PC )
	{
		Baudrate_PC = baudrate;
 8001320:	60dd      	str	r5, [r3, #12]
		
		USART_DeInit(USART3);
 8001322:	f002 ffd5 	bl	80042d0 <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8001326:	480b      	ldr	r0, [pc, #44]	; (8001354 <USART_Configuration+0xb0>)
 8001328:	4669      	mov	r1, sp
 800132a:	f003 f81b 	bl	8004364 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 800132e:	4809      	ldr	r0, [pc, #36]	; (8001354 <USART_Configuration+0xb0>)
 8001330:	f240 5125 	movw	r1, #1317	; 0x525
 8001334:	2201      	movs	r2, #1
 8001336:	f003 f886 	bl	8004446 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 800133a:	4806      	ldr	r0, [pc, #24]	; (8001354 <USART_Configuration+0xb0>)
 800133c:	2101      	movs	r1, #1
 800133e:	f003 f876 	bl	800442e <USART_Cmd>
	}
	
}
 8001342:	b005      	add	sp, #20
 8001344:	bd30      	pop	{r4, r5, pc}
 8001346:	bf00      	nop
 8001348:	20000128 	andcs	r0, r0, r8, lsr #2
 800134c:	40013800 	andmi	r3, r1, r0, lsl #16
 8001350:	40005000 	andmi	r5, r0, r0
 8001354:	40004800 	andmi	r4, r0, r0, lsl #16

08001358 <USART_GetBaudrate>:
u32 USART_GetBaudrate(u8 PORT)
{

	if( PORT == USART_DXL )
 8001358:	b910      	cbnz	r0, 8001360 <USART_GetBaudrate+0x8>
	{
		return Baudrate_DXL;
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <USART_GetBaudrate+0x20>)
 800135c:	6858      	ldr	r0, [r3, #4]
 800135e:	4770      	bx	lr
	}
	else if( PORT == USART_ZIGBEE )
 8001360:	2801      	cmp	r0, #1
 8001362:	d102      	bne.n	800136a <USART_GetBaudrate+0x12>
	{
		return Baudrate_ZIGBEE;
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <USART_GetBaudrate+0x20>)
 8001366:	6898      	ldr	r0, [r3, #8]
 8001368:	4770      	bx	lr
	}
	else if( PORT == USART_PC )
 800136a:	2802      	cmp	r0, #2
	{
		return Baudrate_PC;
 800136c:	bf06      	itte	eq
 800136e:	4b02      	ldreq	r3, [pc, #8]	; (8001378 <USART_GetBaudrate+0x20>)
 8001370:	68d8      	ldreq	r0, [r3, #12]
	}
	
	return 0;
 8001372:	2000      	movne	r0, #0
}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000128 	andcs	r0, r0, r8, lsr #2

0800137c <ADC_Configuration>:

void ADC_Configuration(void)
{
 800137c:	b530      	push	{r4, r5, lr}
 800137e:	b087      	sub	sp, #28
	
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
 8001380:	a801      	add	r0, sp, #4
 8001382:	f001 f843 	bl	800240c <ADC_StructInit>
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8001386:	2401      	movs	r4, #1
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8001388:	2500      	movs	r5, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 800138a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 800138e:	482d      	ldr	r0, [pc, #180]	; (8001444 <ADC_Configuration+0xc8>)
 8001390:	a901      	add	r1, sp, #4
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8001392:	9303      	str	r3, [sp, #12]
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8001394:	9501      	str	r5, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001396:	f88d 5008 	strb.w	r5, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800139a:	f88d 4009 	strb.w	r4, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800139e:	9504      	str	r5, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80013a0:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 80013a4:	f001 f80e 	bl	80023c4 <ADC_Init>

	ADC_Init(ADC2, &ADC_InitStructure);
 80013a8:	4827      	ldr	r0, [pc, #156]	; (8001448 <ADC_Configuration+0xcc>)
 80013aa:	a901      	add	r1, sp, #4
 80013ac:	f001 f80a 	bl	80023c4 <ADC_Init>

	/* ADC1 regular channels configuration */ 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 80013b0:	2307      	movs	r3, #7
 80013b2:	4824      	ldr	r0, [pc, #144]	; (8001444 <ADC_Configuration+0xc8>)
 80013b4:	210a      	movs	r1, #10
 80013b6:	4622      	mov	r2, r4
 80013b8:	f001 f87c 	bl	80024b4 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, DISABLE);
 80013bc:	4821      	ldr	r0, [pc, #132]	; (8001444 <ADC_Configuration+0xc8>)
 80013be:	f44f 7108 	mov.w	r1, #544	; 0x220
 80013c2:	462a      	mov	r2, r5
 80013c4:	f001 f83d 	bl	8002442 <ADC_ITConfig>

	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_4, 1, ADC_SampleTime_239Cycles5);
 80013c8:	2307      	movs	r3, #7
 80013ca:	481f      	ldr	r0, [pc, #124]	; (8001448 <ADC_Configuration+0xcc>)
 80013cc:	2104      	movs	r1, #4
 80013ce:	4622      	mov	r2, r4
 80013d0:	f001 f870 	bl	80024b4 <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, DISABLE);
 80013d4:	462a      	mov	r2, r5
 80013d6:	481c      	ldr	r0, [pc, #112]	; (8001448 <ADC_Configuration+0xcc>)
 80013d8:	f44f 7108 	mov.w	r1, #544	; 0x220
 80013dc:	f001 f831 	bl	8002442 <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);
  
	/* Enable ADC1,2 */
	ADC_Cmd(ADC1, ENABLE);
 80013e0:	4818      	ldr	r0, [pc, #96]	; (8001444 <ADC_Configuration+0xc8>)
 80013e2:	4621      	mov	r1, r4
 80013e4:	f001 f81b 	bl	800241e <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 80013e8:	4817      	ldr	r0, [pc, #92]	; (8001448 <ADC_Configuration+0xcc>)
 80013ea:	4621      	mov	r1, r4
 80013ec:	f001 f817 	bl	800241e <ADC_Cmd>


	/* Enable ADC1,2 reset calibaration register */
	/* Check the end of ADC1,2 reset calibration register */
	ADC_ResetCalibration(ADC1);
 80013f0:	4814      	ldr	r0, [pc, #80]	; (8001444 <ADC_Configuration+0xc8>)
 80013f2:	f001 f82f 	bl	8002454 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 80013f6:	4813      	ldr	r0, [pc, #76]	; (8001444 <ADC_Configuration+0xc8>)
 80013f8:	f001 f831 	bl	800245e <ADC_GetResetCalibrationStatus>
 80013fc:	2800      	cmp	r0, #0
 80013fe:	d1fa      	bne.n	80013f6 <ADC_Configuration+0x7a>


	ADC_ResetCalibration(ADC2);
 8001400:	4811      	ldr	r0, [pc, #68]	; (8001448 <ADC_Configuration+0xcc>)
 8001402:	f001 f827 	bl	8002454 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC2));
 8001406:	4810      	ldr	r0, [pc, #64]	; (8001448 <ADC_Configuration+0xcc>)
 8001408:	f001 f829 	bl	800245e <ADC_GetResetCalibrationStatus>
 800140c:	2800      	cmp	r0, #0
 800140e:	d1fa      	bne.n	8001406 <ADC_Configuration+0x8a>



	/* Start ADC1,2 calibaration */
	/* Check the end of ADC1,2 calibration */
	ADC_StartCalibration(ADC1);
 8001410:	480c      	ldr	r0, [pc, #48]	; (8001444 <ADC_Configuration+0xc8>)
 8001412:	f001 f828 	bl	8002466 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8001416:	480b      	ldr	r0, [pc, #44]	; (8001444 <ADC_Configuration+0xc8>)
 8001418:	f001 f82a 	bl	8002470 <ADC_GetCalibrationStatus>
 800141c:	2800      	cmp	r0, #0
 800141e:	d1fa      	bne.n	8001416 <ADC_Configuration+0x9a>

	ADC_StartCalibration(ADC2);
 8001420:	4809      	ldr	r0, [pc, #36]	; (8001448 <ADC_Configuration+0xcc>)
 8001422:	f001 f820 	bl	8002466 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC2));
 8001426:	4808      	ldr	r0, [pc, #32]	; (8001448 <ADC_Configuration+0xcc>)
 8001428:	f001 f822 	bl	8002470 <ADC_GetCalibrationStatus>
 800142c:	2800      	cmp	r0, #0
 800142e:	d1fa      	bne.n	8001426 <ADC_Configuration+0xaa>


	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <ADC_Configuration+0xc8>)
 8001432:	2101      	movs	r1, #1
 8001434:	f001 f820 	bl	8002478 <ADC_SoftwareStartConvCmd>
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 8001438:	4803      	ldr	r0, [pc, #12]	; (8001448 <ADC_Configuration+0xcc>)
 800143a:	2101      	movs	r1, #1
 800143c:	f001 f81c 	bl	8002478 <ADC_SoftwareStartConvCmd>
}
 8001440:	b007      	add	sp, #28
 8001442:	bd30      	pop	{r4, r5, pc}
 8001444:	40012400 	andmi	r2, r1, r0, lsl #8
 8001448:	40012800 	andmi	r2, r1, r0, lsl #16

0800144c <SPI_Configuration>:


void SPI_Configuration(void)
{
 800144c:	b530      	push	{r4, r5, lr}

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800144e:	4c19      	ldr	r4, [pc, #100]	; (80014b4 <SPI_Configuration+0x68>)
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 8001450:	b087      	sub	sp, #28

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8001452:	4620      	mov	r0, r4
 8001454:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001458:	f001 fc81 	bl	8002d5e <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800145c:	4620      	mov	r0, r4
 800145e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001462:	f001 fc7c 	bl	8002d5e <GPIO_SetBits>

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001466:	f44f 7282 	mov.w	r2, #260	; 0x104
 800146a:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800146e:	4d12      	ldr	r5, [pc, #72]	; (80014b8 <SPI_Configuration+0x6c>)
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8001470:	2202      	movs	r2, #2
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001472:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8001474:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001478:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800147c:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8001480:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8001484:	2401      	movs	r4, #1
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001486:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800148a:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 800148e:	2208      	movs	r2, #8
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001490:	2307      	movs	r3, #7

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 8001492:	4628      	mov	r0, r5
 8001494:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8001496:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800149a:	f8ad 3014 	strh.w	r3, [sp, #20]

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 800149e:	f8ad 400c 	strh.w	r4, [sp, #12]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 80014a2:	f002 f87f 	bl	80035a4 <SPI_Init>

	/* Enable SPI1 */
	//SPI_Cmd(SPI1, ENABLE);

	/* Enable SPI2 */
    SPI_Cmd(SPI2, ENABLE);
 80014a6:	4628      	mov	r0, r5
 80014a8:	4621      	mov	r1, r4
 80014aa:	f002 f8ff 	bl	80036ac <SPI_Cmd>


}
 80014ae:	b007      	add	sp, #28
 80014b0:	bd30      	pop	{r4, r5, pc}
 80014b2:	bf00      	nop
 80014b4:	40011000 	andmi	r1, r1, r0
 80014b8:	40003800 	andmi	r3, r0, r0, lsl #16

080014bc <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80014bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014c0:	4e55      	ldr	r6, [pc, #340]	; (8001618 <GPIO_Configuration+0x15c>)
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80014c2:	a801      	add	r0, sp, #4
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80014c4:	2504      	movs	r5, #4
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80014c6:	f001 fc30 	bl	8002d2a <GPIO_StructInit>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014ca:	2403      	movs	r4, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80014cc:	f04f 0910 	mov.w	r9, #16
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 80014d0:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014d4:	4630      	mov	r0, r6
 80014d6:	a901      	add	r1, sp, #4
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 80014d8:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014dc:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80014e0:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014e4:	f001 fbd3 	bl	8002c8e <GPIO_Init>
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 80014e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014ec:	4630      	mov	r0, r6
 80014ee:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80014f2:	2700      	movs	r7, #0
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 80014f4:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80014f8:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014fc:	f001 fbc7 	bl	8002c8e <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 8001500:	23ff      	movs	r3, #255	; 0xff
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001502:	4630      	mov	r0, r6
 8001504:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001508:	f04f 0818 	mov.w	r8, #24

	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 800150c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8001510:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001514:	f001 fbbb 	bl	8002c8e <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 8001518:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800151c:	4630      	mov	r0, r6
 800151e:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 8001522:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001526:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800152a:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800152e:	f001 fbae 	bl	8002c8e <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
 8001532:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001536:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 800153a:	4630      	mov	r0, r6
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 800153c:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 800153e:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001542:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 8001546:	f001 fba2 	bl	8002c8e <GPIO_Init>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 800154a:	f241 1324 	movw	r3, #4388	; 0x1124
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800154e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001552:	4630      	mov	r0, r6
 8001554:	eb0d 0105 	add.w	r1, sp, r5
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 8001558:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800155c:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001560:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001564:	f001 fb93 	bl	8002c8e <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 8001568:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800156c:	4630      	mov	r0, r6
 800156e:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 8001572:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001576:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800157a:	f001 fb88 	bl	8002c8e <GPIO_Init>
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 800157e:	f24e 6340 	movw	r3, #58944	; 0xe640
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001582:	4630      	mov	r0, r6
 8001584:	eb0d 0105 	add.w	r1, sp, r5
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 8001588:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800158c:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001590:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001594:	f001 fb7b 	bl	8002c8e <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001598:	4630      	mov	r0, r6
 800159a:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
 800159e:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80015a2:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80015a6:	f001 fb72 	bl	8002c8e <GPIO_Init>

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 80015aa:	f64e 73c0 	movw	r3, #61376	; 0xefc0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015ae:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015b2:	4630      	mov	r0, r6
 80015b4:	eb0d 0105 	add.w	r1, sp, r5

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 80015b8:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80015bc:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80015c0:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015c4:	f001 fb63 	bl	8002c8e <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80015c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015cc:	4630      	mov	r0, r6
 80015ce:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 80015d2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80015d6:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80015da:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015de:	f001 fb56 	bl	8002c8e <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 80015e2:	233f      	movs	r3, #63	; 0x3f
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015e4:	4630      	mov	r0, r6
 80015e6:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 80015ea:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80015ee:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015f2:	f001 fb4c 	bl	8002c8e <GPIO_Init>
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80015f6:	eb0d 0105 	add.w	r1, sp, r5
 80015fa:	4808      	ldr	r0, [pc, #32]	; (800161c <GPIO_Configuration+0x160>)

/*******************************************************************************
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 80015fc:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001600:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001604:	f001 fb43 	bl	8002c8e <GPIO_Init>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8001608:	4628      	mov	r0, r5
 800160a:	2101      	movs	r1, #1
 800160c:	f001 fbce 	bl	8002dac <GPIO_PinRemapConfig>
//	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
}
 8001610:	b003      	add	sp, #12
 8001612:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001616:	bf00      	nop
 8001618:	40010800 	andmi	r0, r1, r0, lsl #16
 800161c:	40011400 	andmi	r1, r1, r0, lsl #8

08001620 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8001620:	b537      	push	{r0, r1, r2, r4, r5, lr}
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);     
 8001622:	2100      	movs	r1, #0
 8001624:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001628:	f001 fcd8 	bl	8002fdc <NVIC_SetVectorTable>
#endif


	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 800162c:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8001630:	f001 fc2e 	bl	8002e90 <NVIC_PriorityGroupConfig>
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001634:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001636:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8001638:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800163a:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800163c:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001640:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001644:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001648:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800164c:	f001 fc2a 	bl	8002ea4 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 8001650:	2335      	movs	r3, #53	; 0x35
 8001652:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8001656:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8001658:	2302      	movs	r3, #2
 800165a:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800165e:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001662:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001666:	f001 fc1d 	bl	8002ea4 <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 800166a:	2327      	movs	r3, #39	; 0x27
 800166c:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8001670:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8001672:	2303      	movs	r3, #3
 8001674:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001678:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800167c:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001680:	f001 fc10 	bl	8002ea4 <NVIC_Init>
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8001684:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

	NVIC_Init(&NVIC_InitStructure);
 8001686:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8001688:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800168c:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001690:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001694:	f88d 4007 	strb.w	r4, [sp, #7]

	NVIC_Init(&NVIC_InitStructure);
 8001698:	f001 fc04 	bl	8002ea4 <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
	
}
 800169c:	b003      	add	sp, #12
 800169e:	bd30      	pop	{r4, r5, pc}

080016a0 <System_Configuration>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{
 80016a0:	b510      	push	{r4, lr}

	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 80016a2:	4c1e      	ldr	r4, [pc, #120]	; (800171c <System_Configuration+0x7c>)
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{

	__disable_interrupt();
 80016a4:	f002 ffdb 	bl	800465e <__SETPRIMASK>
	/* System Clocks Configuration */
	RCC_Configuration();
 80016a8:	f7ff fdba 	bl	8001220 <RCC_Configuration>
	   
	/* NVIC configuration */
	NVIC_Configuration();
 80016ac:	f7ff ffb8 	bl	8001620 <NVIC_Configuration>


	/* Configure the GPIO ports */
	GPIO_Configuration();
 80016b0:	f7ff ff04 	bl	80014bc <GPIO_Configuration>



	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();
 80016b4:	f001 f872 	bl	800279c <FLASH_Unlock>

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 80016b8:	6861      	ldr	r1, [r4, #4]
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff fdf2 	bl	80012a4 <USART_Configuration>
	//dxl_initialize(USART_DXL,Baudrate_DXL);
	zgb_initialize(0);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7fe fe15 	bl	80002f0 <zgb_initialize>
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 80016c6:	68e1      	ldr	r1, [r4, #12]
	SPI_Configuration();

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80016c8:	4c15      	ldr	r4, [pc, #84]	; (8001720 <System_Configuration+0x80>)
	zgb_initialize(0);
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 80016ca:	2002      	movs	r0, #2
 80016cc:	f7ff fdea 	bl	80012a4 <USART_Configuration>


	/* ADC Configuration */
	ADC_Configuration();
 80016d0:	f7ff fe54 	bl	800137c <ADC_Configuration>
	
	

	SysTick_Configuration();
 80016d4:	f7ff fd9a 	bl	800120c <SysTick_Configuration>
	
	Timer_Configuration();
 80016d8:	f7ff fd52 	bl	8001180 <Timer_Configuration>


	SPI_Configuration();
 80016dc:	f7ff feb6 	bl	800144c <SPI_Configuration>

	Buzzer_Configuration();
 80016e0:	f7ff fd0c 	bl	80010fc <Buzzer_Configuration>


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80016e4:	4620      	mov	r0, r4
 80016e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ea:	f001 fb3a 	bl	8002d62 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80016ee:	480d      	ldr	r0, [pc, #52]	; (8001724 <System_Configuration+0x84>)
 80016f0:	2120      	movs	r1, #32
 80016f2:	f001 fb34 	bl	8002d5e <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80016f6:	4620      	mov	r0, r4
 80016f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016fc:	f001 fb2f 	bl	8002d5e <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8001700:	4620      	mov	r0, r4
 8001702:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001706:	f001 fb2a 	bl	8002d5e <GPIO_SetBits>

	__enable_interrupt();
 800170a:	f002 ffaa 	bl	8004662 <__RESETPRIMASK>



	Gyro_Configuration();
 800170e:	f000 fcbd 	bl	800208c <Gyro_Configuration>





}
 8001712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__enable_interrupt();



	Gyro_Configuration();
	ACC_Configuration();
 8001716:	f000 bd39 	b.w	800218c <ACC_Configuration>
 800171a:	bf00      	nop
 800171c:	20000128 	andcs	r0, r0, r8, lsr #2
 8001720:	40011000 	andmi	r1, r1, r0
 8001724:	40010c00 	andmi	r0, r1, r0, lsl #24

08001728 <getResetSource>:
u32 Dummy(u32 tmp);


/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
 8001728:	b510      	push	{r4, lr}
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 800172a:	207b      	movs	r0, #123	; 0x7b
 800172c:	f001 fec6 	bl	80034bc <RCC_GetFlagStatus>
 8001730:	2801      	cmp	r0, #1
 8001732:	d01b      	beq.n	800176c <getResetSource+0x44>
		retval = POWER_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
 8001734:	207a      	movs	r0, #122	; 0x7a
 8001736:	f001 fec1 	bl	80034bc <RCC_GetFlagStatus>
 800173a:	2801      	cmp	r0, #1
 800173c:	d018      	beq.n	8001770 <getResetSource+0x48>
		retval = PIN_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
 800173e:	207c      	movs	r0, #124	; 0x7c
 8001740:	f001 febc 	bl	80034bc <RCC_GetFlagStatus>
 8001744:	2801      	cmp	r0, #1
 8001746:	d015      	beq.n	8001774 <getResetSource+0x4c>
		retval = SOFT_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
 8001748:	207d      	movs	r0, #125	; 0x7d
 800174a:	f001 feb7 	bl	80034bc <RCC_GetFlagStatus>
 800174e:	2801      	cmp	r0, #1
 8001750:	d012      	beq.n	8001778 <getResetSource+0x50>
		retval = IWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
 8001752:	207e      	movs	r0, #126	; 0x7e
 8001754:	f001 feb2 	bl	80034bc <RCC_GetFlagStatus>
 8001758:	2801      	cmp	r0, #1
 800175a:	d00f      	beq.n	800177c <getResetSource+0x54>
		retval = WWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
 800175c:	207f      	movs	r0, #127	; 0x7f
 800175e:	f001 fead 	bl	80034bc <RCC_GetFlagStatus>
 8001762:	2801      	cmp	r0, #1
		retval = LOW_POWER_RESET;
 8001764:	bf14      	ite	ne
 8001766:	2400      	movne	r4, #0
 8001768:	2406      	moveq	r4, #6
 800176a:	e008      	b.n	800177e <getResetSource+0x56>

u8 getResetSource(void) {
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
		retval = POWER_RESET;
 800176c:	2402      	movs	r4, #2
 800176e:	e006      	b.n	800177e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
		retval = PIN_RESET;
 8001770:	4604      	mov	r4, r0
 8001772:	e004      	b.n	800177e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
		retval = SOFT_RESET;
 8001774:	2403      	movs	r4, #3
 8001776:	e002      	b.n	800177e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
		retval = IWDG_RESET;
 8001778:	2404      	movs	r4, #4
 800177a:	e000      	b.n	800177e <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
		retval = WWDG_RESET;
 800177c:	2405      	movs	r4, #5
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
		retval = LOW_POWER_RESET;

	RCC_ClearFlag();
 800177e:	f001 fec8 	bl	8003512 <RCC_ClearFlag>

	return retval;
}
 8001782:	4620      	mov	r0, r4
 8001784:	bd10      	pop	{r4, pc}

08001786 <mDelay>:
 * Return         : None
 *******************************************************************************/


void mDelay(u32 nTime)
{
 8001786:	b510      	push	{r4, lr}
 8001788:	4604      	mov	r4, r0

	  /* Enable the SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Enable);
 800178a:	2001      	movs	r0, #1
 800178c:	f002 f84a 	bl	8003824 <SysTick_CounterCmd>

	  gwTimingDelay = nTime;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <mDelay+0x26>)
 8001792:	601c      	str	r4, [r3, #0]

	  while(gwTimingDelay != 0);
 8001794:	681c      	ldr	r4, [r3, #0]
 8001796:	2c00      	cmp	r4, #0
 8001798:	d1fc      	bne.n	8001794 <mDelay+0xe>

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
 800179a:	f06f 0001 	mvn.w	r0, #1
 800179e:	f002 f841 	bl	8003824 <SysTick_CounterCmd>
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 80017a2:	4620      	mov	r0, r4

}
 80017a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  while(gwTimingDelay != 0);

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 80017a8:	f002 b83c 	b.w	8003824 <SysTick_CounterCmd>
 80017ac:	20000b88 	andcs	r0, r0, r8, lsl #23

080017b0 <Dummy>:
}

u32 Dummy(u32 tmp)
{
	return tmp;
}
 80017b0:	4770      	bx	lr

080017b2 <uDelay>:

void uDelay(u32 uTime) {
 80017b2:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <uDelay+0x22>)
 80017b4:	b510      	push	{r4, lr}
 80017b6:	685a      	ldr	r2, [r3, #4]
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 80017b8:	2400      	movs	r4, #0
 80017ba:	4284      	cmp	r4, r0
 80017bc:	d006      	beq.n	80017cc <uDelay+0x1a>
 80017be:	2100      	movs	r1, #0
	{
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
 80017c0:	440a      	add	r2, r1
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
	{
		for( cnt=0; cnt < 10 ; cnt++ )
 80017c2:	3101      	adds	r1, #1
 80017c4:	290a      	cmp	r1, #10
 80017c6:	d1fb      	bne.n	80017c0 <uDelay+0xe>

void uDelay(u32 uTime) {
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 80017c8:	3401      	adds	r4, #1
 80017ca:	e7f6      	b.n	80017ba <uDelay+0x8>
 80017cc:	605a      	str	r2, [r3, #4]
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
		}
	}
	tmpdly = tmp;
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	bd10      	pop	{r4, pc}
 80017d2:	bf00      	nop
 80017d4:	20000b88 	andcs	r0, r0, r8, lsl #23

080017d8 <__ISR_DELAY>:
}

void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 80017d8:	4b03      	ldr	r3, [pc, #12]	; (80017e8 <__ISR_DELAY+0x10>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	b112      	cbz	r2, 80017e4 <__ISR_DELAY+0xc>
	{
		gwTimingDelay--;
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	3a01      	subs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	20000b88 	andcs	r0, r0, r8, lsl #23

080017ec <dxl_set_power>:

}

void dxl_set_power(PowerState state)
{
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 80017ec:	2801      	cmp	r0, #1
 80017ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017f2:	4803      	ldr	r0, [pc, #12]	; (8001800 <dxl_set_power+0x14>)
 80017f4:	d101      	bne.n	80017fa <dxl_set_power+0xe>
 80017f6:	f001 bab2 	b.w	8002d5e <GPIO_SetBits>
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 80017fa:	f001 bab2 	b.w	8002d62 <GPIO_ResetBits>
 80017fe:	bf00      	nop
 8001800:	40010c00 	andmi	r0, r1, r0, lsl #24

08001804 <getVoltage>:
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 8001804:	b508      	push	{r3, lr}
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 8001806:	2000      	movs	r0, #0
 8001808:	f000 f874 	bl	80018f4 <getADC>
}
 800180c:	4b02      	ldr	r3, [pc, #8]	; (8001818 <getVoltage+0x14>)
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 800180e:	f3c0 100f 	ubfx	r0, r0, #4, #16
}
 8001812:	5c18      	ldrb	r0, [r3, r0]
 8001814:	bd08      	pop	{r3, pc}
 8001816:	bf00      	nop
 8001818:	2000013e 	andcs	r0, r0, lr, lsr r1

0800181c <EEPROM_Read>:


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 800181c:	0040      	lsls	r0, r0, #1
	return *Adr;
 800181e:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8001822:	f500 20fe 	add.w	r0, r0, #520192	; 0x7f000
}
 8001826:	8800      	ldrh	r0, [r0, #0]
 8001828:	4770      	bx	lr

0800182a <EEPROM_Write>:

void EEPROM_Write( u32 Offset, u16 Data )
{
 800182a:	b570      	push	{r4, r5, r6, lr}
	volatile FLASH_Status FLASHStatus;
	u32 Adr;
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);
 800182c:	0044      	lsls	r4, r0, #1
 800182e:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 8001832:	f504 24fe 	add.w	r4, r4, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8001836:	8823      	ldrh	r3, [r4, #0]
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 8001838:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 800183c:	428b      	cmp	r3, r1
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 800183e:	460d      	mov	r5, r1
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 8001840:	d03e      	beq.n	80018c0 <EEPROM_Write+0x96>
 8001842:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001846:	d23b      	bcs.n	80018c0 <EEPROM_Write+0x96>
 8001848:	2300      	movs	r3, #0


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 800184a:	005a      	lsls	r2, r3, #1
	return *Adr;
 800184c:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
 8001850:	f502 22fe 	add.w	r2, r2, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 8001854:	8812      	ldrh	r2, [r2, #0]
 8001856:	ae02      	add	r6, sp, #8
 8001858:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
 800185c:	3301      	adds	r3, #1

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
 800185e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001862:	d1f2      	bne.n	800184a <EEPROM_Write+0x20>
		{
			Buffer[cnt] = EEPROM_Read(cnt);
		}
		Buffer[Offset] = Data;
 8001864:	f826 5010 	strh.w	r5, [r6, r0, lsl #1]

		FLASH_Unlock();
 8001868:	f000 ff98 	bl	800279c <FLASH_Unlock>
		/* Clear All pending flags */
		FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 800186c:	2035      	movs	r0, #53	; 0x35
 800186e:	f000 ffe1 	bl	8002834 <FLASH_ClearFlag>

		if( (Data==0) || (EEPROM_Read(Offset)==0xFFFF) )
 8001872:	b125      	cbz	r5, 800187e <EEPROM_Write+0x54>
 8001874:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001878:	8822      	ldrh	r2, [r4, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d106      	bne.n	800188c <EEPROM_Write+0x62>
		{
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
 800187e:	4620      	mov	r0, r4
 8001880:	4629      	mov	r1, r5
 8001882:	f001 f8a7 	bl	80029d4 <FLASH_ProgramHalfWord>
 8001886:	f88d 0007 	strb.w	r0, [sp, #7]
 800188a:	e017      	b.n	80018bc <EEPROM_Write+0x92>
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 800188c:	480e      	ldr	r0, [pc, #56]	; (80018c8 <EEPROM_Write+0x9e>)
 800188e:	f001 f806 	bl	800289e <FLASH_ErasePage>

			Adr = EEPROM_START_ADDRESS;
 8001892:	4c0d      	ldr	r4, [pc, #52]	; (80018c8 <EEPROM_Write+0x9e>)
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8001894:	f88d 0007 	strb.w	r0, [sp, #7]
 8001898:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 800189c:	f5a3 23fe 	sub.w	r3, r3, #520192	; 0x7f000

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 80018a0:	5af1      	ldrh	r1, [r6, r3]
 80018a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a6:	4299      	cmp	r1, r3
 80018a8:	d004      	beq.n	80018b4 <EEPROM_Write+0x8a>
 80018aa:	4620      	mov	r0, r4
 80018ac:	f001 f892 	bl	80029d4 <FLASH_ProgramHalfWord>
 80018b0:	f88d 0007 	strb.w	r0, [sp, #7]
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <EEPROM_Write+0xa2>)
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
 80018b6:	3402      	adds	r4, #2
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 80018b8:	429c      	cmp	r4, r3
 80018ba:	d1ed      	bne.n	8001898 <EEPROM_Write+0x6e>
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
			}
		}

		FLASH_Lock();
 80018bc:	f000 ff7a 	bl	80027b4 <FLASH_Lock>
	}
}
 80018c0:	f50d 6d81 	add.w	sp, sp, #1032	; 0x408
 80018c4:	bd70      	pop	{r4, r5, r6, pc}
 80018c6:	bf00      	nop
 80018c8:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}
 80018cc:	0807f400 	stmdaeq	r7, {sl, ip, sp, lr, pc}

080018d0 <EEPROM_Clear>:

void EEPROM_Clear( void )
{
 80018d0:	b507      	push	{r0, r1, r2, lr}
	volatile FLASH_Status FLASHStatus;

	FLASH_Unlock();
 80018d2:	f000 ff63 	bl	800279c <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80018d6:	2035      	movs	r0, #53	; 0x35
 80018d8:	f000 ffac 	bl	8002834 <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 80018dc:	4804      	ldr	r0, [pc, #16]	; (80018f0 <EEPROM_Clear+0x20>)
 80018de:	f000 ffde 	bl	800289e <FLASH_ErasePage>
 80018e2:	f88d 0007 	strb.w	r0, [sp, #7]
	FLASH_Lock();
 80018e6:	f000 ff65 	bl	80027b4 <FLASH_Lock>
}
 80018ea:	b003      	add	sp, #12
 80018ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80018f0:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}

080018f4 <getADC>:



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 80018f4:	4b02      	ldr	r3, [pc, #8]	; (8001900 <getADC+0xc>)
 80018f6:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 80018fa:	b280      	uxth	r0, r0
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000b94 	mulcs	r0, r4, fp

08001904 <__ISR_ADC>:



void __ISR_ADC(void)
{
 8001904:	b570      	push	{r4, r5, r6, lr}

	ADC_Value[ADC_Channel_Index] 	= ADC_GetConversionValue(ADC1);
 8001906:	4c21      	ldr	r4, [pc, #132]	; (800198c <__ISR_ADC+0x88>)
 8001908:	4821      	ldr	r0, [pc, #132]	; (8001990 <__ISR_ADC+0x8c>)
 800190a:	f894 5020 	ldrb.w	r5, [r4, #32]
 800190e:	f000 fe1c 	bl	800254a <ADC_GetConversionValue>
 8001912:	b2ed      	uxtb	r5, r5
 8001914:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]
	ADC_Value[ADC_Channel_Index+8] 	= ADC_GetConversionValue(ADC2);
 8001918:	481e      	ldr	r0, [pc, #120]	; (8001994 <__ISR_ADC+0x90>)
 800191a:	f894 5020 	ldrb.w	r5, [r4, #32]
 800191e:	f000 fe14 	bl	800254a <ADC_GetConversionValue>
 8001922:	3508      	adds	r5, #8
 8001924:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]

	ADC_Channel_Index++;
 8001928:	f894 3020 	ldrb.w	r3, [r4, #32]
 800192c:	3301      	adds	r3, #1
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f884 3020 	strb.w	r3, [r4, #32]

	if(ADC_Channel_Index==8)
 8001934:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001938:	2b08      	cmp	r3, #8
 800193a:	d018      	beq.n	800196e <__ISR_ADC+0x6a>
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
 800193c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001940:	4d15      	ldr	r5, [pc, #84]	; (8001998 <__ISR_ADC+0x94>)
 8001942:	b2db      	uxtb	r3, r3
 8001944:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001948:	4811      	ldr	r0, [pc, #68]	; (8001990 <__ISR_ADC+0x8c>)
 800194a:	b2c9      	uxtb	r1, r1
 800194c:	2201      	movs	r2, #1
 800194e:	2307      	movs	r3, #7
 8001950:	f000 fdb0 	bl	80024b4 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8001954:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001958:	480e      	ldr	r0, [pc, #56]	; (8001994 <__ISR_ADC+0x90>)
 800195a:	3308      	adds	r3, #8
 800195c:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8001960:	2201      	movs	r2, #1
 8001962:	b2c9      	uxtb	r1, r1
 8001964:	2307      	movs	r3, #7
}
 8001966:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 800196a:	f000 bda3 	b.w	80024b4 <ADC_RegularChannelConfig>
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	f884 3020 	strb.w	r3, [r4, #32]
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001974:	005a      	lsls	r2, r3, #1
 8001976:	3301      	adds	r3, #1



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8001978:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 800197c:	4807      	ldr	r0, [pc, #28]	; (800199c <__ISR_ADC+0x98>)
 800197e:	3233      	adds	r2, #51	; 0x33
 8001980:	f3c1 018d 	ubfx	r1, r1, #2, #14

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001984:	2b0f      	cmp	r3, #15
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001986:	5211      	strh	r1, [r2, r0]

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001988:	d1f4      	bne.n	8001974 <__ISR_ADC+0x70>
 800198a:	e7d7      	b.n	800193c <__ISR_ADC+0x38>
 800198c:	20000b94 	mulcs	r0, r4, fp
 8001990:	40012400 	andmi	r2, r1, r0, lsl #8
 8001994:	40012800 	andmi	r2, r1, r0, lsl #16
 8001998:	20000240 	andcs	r0, r0, r0, asr #4
 800199c:	2000050f 	andcs	r0, r0, pc, lsl #10

080019a0 <BufferClear>:



void BufferClear(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 80019a0:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr = gwUSART_ZIGBEE_WritePtr = 0;
 80019a2:	bf01      	itttt	eq
 80019a4:	4b02      	ldreq	r3, [pc, #8]	; (80019b0 <BufferClear+0x10>)
 80019a6:	2200      	moveq	r2, #0
 80019a8:	801a      	strheq	r2, [r3, #0]
 80019aa:	805a      	strheq	r2, [r3, #2]
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6

080019b4 <IsRXD_Ready>:

}

u8 IsRXD_Ready(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 80019b4:	2801      	cmp	r0, #1
 80019b6:	d108      	bne.n	80019ca <IsRXD_Ready+0x16>
	{
		return (gwUSART_ZIGBEE_ReadPtr != gwUSART_ZIGBEE_WritePtr);
 80019b8:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <IsRXD_Ready+0x1c>)
 80019ba:	8850      	ldrh	r0, [r2, #2]
 80019bc:	b283      	uxth	r3, r0
 80019be:	8810      	ldrh	r0, [r2, #0]
 80019c0:	b280      	uxth	r0, r0
 80019c2:	1a18      	subs	r0, r3, r0
 80019c4:	bf18      	it	ne
 80019c6:	2001      	movne	r0, #1
 80019c8:	4770      	bx	lr
	}

	return -1;
 80019ca:	20ff      	movs	r0, #255	; 0xff
}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6

080019d4 <RxDBuffer>:

u8 RxDBuffer(u8 PORT)
{

	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 80019d4:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr++;
 80019d6:	bf01      	itttt	eq
 80019d8:	4b07      	ldreq	r3, [pc, #28]	; (80019f8 <RxDBuffer+0x24>)
 80019da:	885a      	ldrheq	r2, [r3, #2]
 80019dc:	3201      	addeq	r2, #1
 80019de:	b292      	uxtheq	r2, r2
 80019e0:	bf01      	itttt	eq
 80019e2:	805a      	strheq	r2, [r3, #2]
		return (u8)(gwpUSART_ZIGBEE_Buffer[gwUSART_ZIGBEE_ReadPtr&USART_BUFFER_SIZE]);
 80019e4:	885a      	ldrheq	r2, [r3, #2]
 80019e6:	f3c2 0209 	ubfxeq	r2, r2, #0, #10
 80019ea:	eb03 0342 	addeq.w	r3, r3, r2, lsl #1
 80019ee:	bf06      	itte	eq
 80019f0:	8898      	ldrheq	r0, [r3, #4]
 80019f2:	b2c0      	uxtbeq	r0, r0
	}

	return -1;
 80019f4:	20ff      	movne	r0, #255	; 0xff
}
 80019f6:	4770      	bx	lr
 80019f8:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6

080019fc <TxDData>:

void TxDData(u8 PORT, u8 dat)
{
 80019fc:	b510      	push	{r4, lr}
 80019fe:	460c      	mov	r4, r1
	if( PORT == USART_DXL )
 8001a00:	b9e8      	cbnz	r0, 8001a3e <TxDData+0x42>
	{
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8001a02:	481b      	ldr	r0, [pc, #108]	; (8001a70 <TxDData+0x74>)
 8001a04:	2120      	movs	r1, #32
 8001a06:	f001 f9ac 	bl	8002d62 <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8001a0a:	481a      	ldr	r0, [pc, #104]	; (8001a74 <TxDData+0x78>)
 8001a0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a10:	f001 f9a5 	bl	8002d5e <GPIO_SetBits>

		USART_SendData(USART1,dat);		
 8001a14:	4818      	ldr	r0, [pc, #96]	; (8001a78 <TxDData+0x7c>)
 8001a16:	4621      	mov	r1, r4
 8001a18:	f002 fd70 	bl	80044fc <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 8001a1c:	4816      	ldr	r0, [pc, #88]	; (8001a78 <TxDData+0x7c>)
 8001a1e:	2140      	movs	r1, #64	; 0x40
 8001a20:	f002 fdc7 	bl	80045b2 <USART_GetFlagStatus>
 8001a24:	2800      	cmp	r0, #0
 8001a26:	d0f9      	beq.n	8001a1c <TxDData+0x20>

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001a28:	4812      	ldr	r0, [pc, #72]	; (8001a74 <TxDData+0x78>)
 8001a2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a2e:	f001 f998 	bl	8002d62 <GPIO_ResetBits>
	else if( PORT == USART_PC )
	{
		USART_SendData(USART3,dat);		
		while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
	}
}
 8001a32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

		USART_SendData(USART1,dat);		
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
		GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8001a36:	480e      	ldr	r0, [pc, #56]	; (8001a70 <TxDData+0x74>)
 8001a38:	2120      	movs	r1, #32
 8001a3a:	f001 b990 	b.w	8002d5e <GPIO_SetBits>
	}
	else if( PORT == USART_ZIGBEE )
 8001a3e:	2801      	cmp	r0, #1
 8001a40:	d109      	bne.n	8001a56 <TxDData+0x5a>
	{
		USART_SendData(UART5,dat);
 8001a42:	480e      	ldr	r0, [pc, #56]	; (8001a7c <TxDData+0x80>)
 8001a44:	f002 fd5a 	bl	80044fc <USART_SendData>
		while( USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET );
 8001a48:	480c      	ldr	r0, [pc, #48]	; (8001a7c <TxDData+0x80>)
 8001a4a:	2140      	movs	r1, #64	; 0x40
 8001a4c:	f002 fdb1 	bl	80045b2 <USART_GetFlagStatus>
 8001a50:	2800      	cmp	r0, #0
 8001a52:	d0f9      	beq.n	8001a48 <TxDData+0x4c>
 8001a54:	bd10      	pop	{r4, pc}
	}
	else if( PORT == USART_PC )
 8001a56:	2802      	cmp	r0, #2
 8001a58:	d108      	bne.n	8001a6c <TxDData+0x70>
	{
		USART_SendData(USART3,dat);		
 8001a5a:	4809      	ldr	r0, [pc, #36]	; (8001a80 <TxDData+0x84>)
 8001a5c:	f002 fd4e 	bl	80044fc <USART_SendData>
		while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 8001a60:	4807      	ldr	r0, [pc, #28]	; (8001a80 <TxDData+0x84>)
 8001a62:	2140      	movs	r1, #64	; 0x40
 8001a64:	f002 fda5 	bl	80045b2 <USART_GetFlagStatus>
 8001a68:	2800      	cmp	r0, #0
 8001a6a:	d0f9      	beq.n	8001a60 <TxDData+0x64>
 8001a6c:	bd10      	pop	{r4, pc}
 8001a6e:	bf00      	nop
 8001a70:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001a74:	40011000 	andmi	r1, r1, r0
 8001a78:	40013800 	andmi	r3, r1, r0, lsl #16
 8001a7c:	40005000 	andmi	r5, r0, r0
 8001a80:	40004800 	andmi	r4, r0, r0, lsl #16

08001a84 <__ISR_USART_ZIGBEE>:
	}
}


void __ISR_USART_ZIGBEE(void)
{
 8001a84:	b508      	push	{r3, lr}
	u16 ReceivedData;
	
	//GPIO_ResetBits(GPIOB, GPIO_Pin_14);
	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8001a86:	480a      	ldr	r0, [pc, #40]	; (8001ab0 <__ISR_USART_ZIGBEE+0x2c>)
 8001a88:	f240 5125 	movw	r1, #1317	; 0x525
 8001a8c:	f002 fd9b 	bl	80045c6 <USART_GetITStatus>
 8001a90:	b160      	cbz	r0, 8001aac <__ISR_USART_ZIGBEE+0x28>
	{
		/* Read one byte from the receive data register */
		ReceivedData = USART_ReceiveData(UART5);
 8001a92:	4807      	ldr	r0, [pc, #28]	; (8001ab0 <__ISR_USART_ZIGBEE+0x2c>)
 8001a94:	f002 fd36 	bl	8004504 <USART_ReceiveData>
		//USART_SendData(USART1,(u8)ReceivedData);
		gwpUSART_ZIGBEE_Buffer[(++gwUSART_ZIGBEE_WritePtr)&USART_BUFFER_SIZE] = ReceivedData;	
 8001a98:	4a06      	ldr	r2, [pc, #24]	; (8001ab4 <__ISR_USART_ZIGBEE+0x30>)
 8001a9a:	8813      	ldrh	r3, [r2, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	8013      	strh	r3, [r2, #0]
 8001aa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001aa6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001aaa:	8098      	strh	r0, [r3, #4]
 8001aac:	bd08      	pop	{r3, pc}
 8001aae:	bf00      	nop
 8001ab0:	40005000 	andmi	r5, r0, r0
 8001ab4:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6

08001ab8 <__ISR_USART_PC>:
	}
}


void __ISR_USART_PC(void)
{
 8001ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8001aba:	4836      	ldr	r0, [pc, #216]	; (8001b94 <__ISR_USART_PC+0xdc>)
 8001abc:	f240 5125 	movw	r1, #1317	; 0x525
 8001ac0:	f002 fd81 	bl	80045c6 <USART_GetITStatus>
 8001ac4:	4604      	mov	r4, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8001ac6:	4833      	ldr	r0, [pc, #204]	; (8001b94 <__ISR_USART_PC+0xdc>)
void __ISR_USART_PC(void)
{

	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8001ac8:	2c00      	cmp	r4, #0
 8001aca:	d041      	beq.n	8001b50 <__ISR_USART_PC+0x98>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8001acc:	f002 fd1a 	bl	8004504 <USART_ReceiveData>

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001ad0:	4d31      	ldr	r5, [pc, #196]	; (8001b98 <__ISR_USART_PC+0xe0>)
 8001ad2:	4a32      	ldr	r2, [pc, #200]	; (8001b9c <__ISR_USART_PC+0xe4>)
 8001ad4:	4932      	ldr	r1, [pc, #200]	; (8001ba0 <__ISR_USART_PC+0xe8>)
 8001ad6:	7813      	ldrb	r3, [r2, #0]
 8001ad8:	782c      	ldrb	r4, [r5, #0]
 8001ada:	780e      	ldrb	r6, [r1, #0]
 8001adc:	4f31      	ldr	r7, [pc, #196]	; (8001ba4 <__ISR_USART_PC+0xec>)
 8001ade:	b2c0      	uxtb	r0, r0
 8001ae0:	b2f6      	uxtb	r6, r6
 8001ae2:	55b8      	strb	r0, [r7, r6]
 8001ae4:	4e30      	ldr	r6, [pc, #192]	; (8001ba8 <__ISR_USART_PC+0xf0>)
 8001ae6:	b2e4      	uxtb	r4, r4
 8001ae8:	5530      	strb	r0, [r6, r4]
 8001aea:	4c30      	ldr	r4, [pc, #192]	; (8001bac <__ISR_USART_PC+0xf4>)
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	54e0      	strb	r0, [r4, r3]
		gbRxBufferWritePointer++;
 8001af0:	782b      	ldrb	r3, [r5, #0]
 8001af2:	3301      	adds	r3, #1
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	702b      	strb	r3, [r5, #0]
		gbRxD1BufferWritePointer++;
 8001af8:	780b      	ldrb	r3, [r1, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	700b      	strb	r3, [r1, #0]
		gbTxD0BufferWritePointer++;
 8001b00:	7813      	ldrb	r3, [r2, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	7013      	strb	r3, [r2, #0]


		//if (TXD0_READY) {


		if(gbDXLForwarding)
 8001b08:	4b29      	ldr	r3, [pc, #164]	; (8001bb0 <__ISR_USART_PC+0xf8>)
 8001b0a:	f893 3804 	ldrb.w	r3, [r3, #2052]	; 0x804
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d03f      	beq.n	8001b92 <__ISR_USART_PC+0xda>
		{
			if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8001b12:	4828      	ldr	r0, [pc, #160]	; (8001bb4 <__ISR_USART_PC+0xfc>)
 8001b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b18:	f001 f918 	bl	8002d4c <GPIO_ReadOutputDataBit>
 8001b1c:	2800      	cmp	r0, #0
 8001b1e:	d138      	bne.n	8001b92 <__ISR_USART_PC+0xda>
				//if (TXD0_FINISH) {
				GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8001b20:	4825      	ldr	r0, [pc, #148]	; (8001bb8 <__ISR_USART_PC+0x100>)
 8001b22:	2120      	movs	r1, #32
 8001b24:	f001 f91d 	bl	8002d62 <GPIO_ResetBits>
				GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8001b28:	4822      	ldr	r0, [pc, #136]	; (8001bb4 <__ISR_USART_PC+0xfc>)
 8001b2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b2e:	f001 f916 	bl	8002d5e <GPIO_SetBits>

				USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001b32:	4922      	ldr	r1, [pc, #136]	; (8001bbc <__ISR_USART_PC+0x104>)
 8001b34:	4822      	ldr	r0, [pc, #136]	; (8001bc0 <__ISR_USART_PC+0x108>)
 8001b36:	780b      	ldrb	r3, [r1, #0]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	700a      	strb	r2, [r1, #0]
 8001b40:	5ce1      	ldrb	r1, [r4, r3]
 8001b42:	f002 fcdb 	bl	80044fc <USART_SendData>
				//gbTxD0BufferReadPointer &= 0x3FF;
				USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8001b46:	481e      	ldr	r0, [pc, #120]	; (8001bc0 <__ISR_USART_PC+0x108>)
 8001b48:	f240 6126 	movw	r1, #1574	; 0x626
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	e01c      	b.n	8001b8a <__ISR_USART_PC+0xd2>
			}
		}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
 8001b50:	f240 6126 	movw	r1, #1574	; 0x626
 8001b54:	f002 fd37 	bl	80045c6 <USART_GetITStatus>
 8001b58:	b1d8      	cbz	r0, 8001b92 <__ISR_USART_PC+0xda>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 8001b5a:	4a1a      	ldr	r2, [pc, #104]	; (8001bc4 <__ISR_USART_PC+0x10c>)
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <__ISR_USART_PC+0x110>)
 8001b5e:	7811      	ldrb	r1, [r2, #0]
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	4299      	cmp	r1, r3
 8001b64:	d00b      	beq.n	8001b7e <__ISR_USART_PC+0xc6>
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b66:	7813      	ldrb	r3, [r2, #0]
 8001b68:	480a      	ldr	r0, [pc, #40]	; (8001b94 <__ISR_USART_PC+0xdc>)
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	1c59      	adds	r1, r3, #1
 8001b6e:	b2c9      	uxtb	r1, r1
 8001b70:	7011      	strb	r1, [r2, #0]
 8001b72:	4a16      	ldr	r2, [pc, #88]	; (8001bcc <__ISR_USART_PC+0x114>)
 8001b74:	5cd1      	ldrb	r1, [r2, r3]
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8001b76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b7a:	f002 bcbf 	b.w	80044fc <USART_SendData>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8001b7e:	f240 6126 	movw	r1, #1574	; 0x626
 8001b82:	4622      	mov	r2, r4
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <__ISR_USART_PC+0x118>)
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8001b86:	4803      	ldr	r0, [pc, #12]	; (8001b94 <__ISR_USART_PC+0xdc>)
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8001b88:	701c      	strb	r4, [r3, #0]
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8001b8a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8001b8e:	f002 bc5a 	b.w	8004446 <USART_ITConfig>
 8001b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b94:	40004800 	andmi	r4, r0, r0, lsl #16
 8001b98:	2000067a 	andcs	r0, r0, sl, ror r6
 8001b9c:	2000030c 	andcs	r0, r0, ip, lsl #6
 8001ba0:	20000983 	andcs	r0, r0, r3, lsl #19
 8001ba4:	20000984 	andcs	r0, r0, r4, lsl #19
 8001ba8:	2000067b 	andcs	r0, r0, fp, ror r6
 8001bac:	2000030e 	andcs	r0, r0, lr, lsl #6
 8001bb0:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6
 8001bb4:	40011000 	andmi	r1, r1, r0
 8001bb8:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001bbc:	2000030d 	andcs	r0, r0, sp, lsl #6
 8001bc0:	40013800 	andmi	r3, r1, r0, lsl #16
 8001bc4:	20000670 	andcs	r0, r0, r0, ror r6
 8001bc8:	2000056e 	andcs	r0, r0, lr, ror #10
 8001bcc:	2000056f 	andcs	r0, r0, pc, ror #10
 8001bd0:	2000066f 	andcs	r0, r0, pc, ror #12

08001bd4 <__ISR_USART_DXL>:

}


void __ISR_USART_DXL(void)
{
 8001bd4:	b538      	push	{r3, r4, r5, lr}
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001bd6:	4830      	ldr	r0, [pc, #192]	; (8001c98 <__ISR_USART_DXL+0xc4>)
 8001bd8:	f240 5125 	movw	r1, #1317	; 0x525
 8001bdc:	f002 fcf3 	bl	80045c6 <USART_GetITStatus>
 8001be0:	4604      	mov	r4, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001be2:	482d      	ldr	r0, [pc, #180]	; (8001c98 <__ISR_USART_DXL+0xc4>)
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001be4:	2c00      	cmp	r4, #0
 8001be6:	d02e      	beq.n	8001c46 <__ISR_USART_DXL+0x72>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001be8:	f002 fc8c 	bl	8004504 <USART_ReceiveData>

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8001bec:	4a2b      	ldr	r2, [pc, #172]	; (8001c9c <__ISR_USART_DXL+0xc8>)
 8001bee:	492c      	ldr	r1, [pc, #176]	; (8001ca0 <__ISR_USART_DXL+0xcc>)
 8001bf0:	7813      	ldrb	r3, [r2, #0]
 8001bf2:	780c      	ldrb	r4, [r1, #0]
 8001bf4:	4d2b      	ldr	r5, [pc, #172]	; (8001ca4 <__ISR_USART_DXL+0xd0>)
 8001bf6:	b2c0      	uxtb	r0, r0
 8001bf8:	b2e4      	uxtb	r4, r4
 8001bfa:	5528      	strb	r0, [r5, r4]
 8001bfc:	4d2a      	ldr	r5, [pc, #168]	; (8001ca8 <__ISR_USART_DXL+0xd4>)
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	54e8      	strb	r0, [r5, r3]
		gbRxD0BufferWritePointer++;
 8001c02:	780b      	ldrb	r3, [r1, #0]
 8001c04:	3301      	adds	r3, #1
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	700b      	strb	r3, [r1, #0]
		gbTxD1BufferWritePointer++;
 8001c0a:	7813      	ldrb	r3, [r2, #0]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	7013      	strb	r3, [r2, #0]

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8001c12:	4b26      	ldr	r3, [pc, #152]	; (8001cac <__ISR_USART_DXL+0xd8>)
 8001c14:	781a      	ldrb	r2, [r3, #0]
 8001c16:	2a00      	cmp	r2, #0
 8001c18:	d13d      	bne.n	8001c96 <__ISR_USART_DXL+0xc2>
			gbTxD1Transmitting = 1;
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
			if( gbDxlPwr == Bit_SET )
 8001c1e:	4b24      	ldr	r3, [pc, #144]	; (8001cb0 <__ISR_USART_DXL+0xdc>)
 8001c20:	4c24      	ldr	r4, [pc, #144]	; (8001cb4 <__ISR_USART_DXL+0xe0>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d105      	bne.n	8001c34 <__ISR_USART_DXL+0x60>
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
 8001c28:	7823      	ldrb	r3, [r4, #0]
 8001c2a:	4823      	ldr	r0, [pc, #140]	; (8001cb8 <__ISR_USART_DXL+0xe4>)
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	5ce9      	ldrb	r1, [r5, r3]
 8001c30:	f002 fc64 	bl	80044fc <USART_SendData>
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001c34:	7823      	ldrb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8001c36:	4820      	ldr	r0, [pc, #128]	; (8001cb8 <__ISR_USART_DXL+0xe4>)
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001c38:	3301      	adds	r3, #1
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	7023      	strb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(USART3, USART_IT_TC, ENABLE);
 8001c3e:	f240 6126 	movw	r1, #1574	; 0x626
 8001c42:	2201      	movs	r2, #1
 8001c44:	e023      	b.n	8001c8e <__ISR_USART_DXL+0xba>
	}




	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8001c46:	f240 6126 	movw	r1, #1574	; 0x626
 8001c4a:	f002 fcbc 	bl	80045c6 <USART_GetITStatus>
 8001c4e:	b310      	cbz	r0, 8001c96 <__ISR_USART_DXL+0xc2>
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
 8001c50:	4a1a      	ldr	r2, [pc, #104]	; (8001cbc <__ISR_USART_DXL+0xe8>)
 8001c52:	4b1b      	ldr	r3, [pc, #108]	; (8001cc0 <__ISR_USART_DXL+0xec>)
 8001c54:	7811      	ldrb	r1, [r2, #0]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4299      	cmp	r1, r3
 8001c5a:	d00b      	beq.n	8001c74 <__ISR_USART_DXL+0xa0>
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001c5c:	7813      	ldrb	r3, [r2, #0]
 8001c5e:	480e      	ldr	r0, [pc, #56]	; (8001c98 <__ISR_USART_DXL+0xc4>)
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	1c59      	adds	r1, r3, #1
 8001c64:	b2c9      	uxtb	r1, r1
 8001c66:	7011      	strb	r1, [r2, #0]
 8001c68:	4a16      	ldr	r2, [pc, #88]	; (8001cc4 <__ISR_USART_DXL+0xf0>)
 8001c6a:	5cd1      	ldrb	r1, [r2, r3]
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
		}
	}

}
 8001c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}


	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001c70:	f002 bc44 	b.w	80044fc <USART_SendData>
			//TxDHex8(data);
			//TxDString(USART_ZIGBEE,"\r\n");
		//    TXD0_FINISH = 1;
		}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001c74:	4814      	ldr	r0, [pc, #80]	; (8001cc8 <__ISR_USART_DXL+0xf4>)
 8001c76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c7a:	f001 f872 	bl	8002d62 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8001c7e:	4813      	ldr	r0, [pc, #76]	; (8001ccc <__ISR_USART_DXL+0xf8>)
 8001c80:	2120      	movs	r1, #32
 8001c82:	f001 f86c 	bl	8002d5e <GPIO_SetBits>
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001c86:	f240 6126 	movw	r1, #1574	; 0x626
 8001c8a:	4622      	mov	r2, r4
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <__ISR_USART_DXL+0xc4>)
		}
	}

}
 8001c8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001c92:	f002 bbd8 	b.w	8004446 <USART_ITConfig>
 8001c96:	bd38      	pop	{r3, r4, r5, pc}
 8001c98:	40013800 	andmi	r3, r1, r0, lsl #16
 8001c9c:	2000056e 	andcs	r0, r0, lr, ror #10
 8001ca0:	2000077c 	andcs	r0, r0, ip, ror r7
 8001ca4:	2000077d 	andcs	r0, r0, sp, ror r7
 8001ca8:	2000056f 	andcs	r0, r0, pc, ror #10
 8001cac:	2000066f 	andcs	r0, r0, pc, ror #12
 8001cb0:	20000671 	andcs	r0, r0, r1, ror r6
 8001cb4:	20000670 	andcs	r0, r0, r0, ror r6
 8001cb8:	40004800 	andmi	r4, r0, r0, lsl #16
 8001cbc:	2000030d 	andcs	r0, r0, sp, lsl #6
 8001cc0:	2000030c 	andcs	r0, r0, ip, lsl #6
 8001cc4:	2000030e 	andcs	r0, r0, lr, lsl #6
 8001cc8:	40011000 	andmi	r1, r1, r0
 8001ccc:	40010c00 	andmi	r0, r1, r0, lsl #24

08001cd0 <enableDXLForwarding>:

}

void enableDXLForwarding(void)
{
	gbDXLForwarding = 1;
 8001cd0:	4b02      	ldr	r3, [pc, #8]	; (8001cdc <enableDXLForwarding+0xc>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2804 	strb.w	r2, [r3, #2052]	; 0x804
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6

08001ce0 <setBuzzerPlayLength>:



void setBuzzerPlayLength(u8 length)
{
	gbBuzzerPlayLength = length;
 8001ce0:	4b01      	ldr	r3, [pc, #4]	; (8001ce8 <setBuzzerPlayLength+0x8>)
 8001ce2:	7018      	strb	r0, [r3, #0]
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001cec <getBuzzerPlayLength>:
}

u8 getBuzzerPlayLength(void)
{
	return gbBuzzerPlayLength;
}
 8001cec:	4b01      	ldr	r3, [pc, #4]	; (8001cf4 <getBuzzerPlayLength+0x8>)
 8001cee:	7818      	ldrb	r0, [r3, #0]
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001cf8 <setBuzzerData>:

void setBuzzerData(u8 data)
{
	gbBuzzerData = data;
 8001cf8:	4b01      	ldr	r3, [pc, #4]	; (8001d00 <setBuzzerData+0x8>)
 8001cfa:	7058      	strb	r0, [r3, #1]
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d04 <getBuzzerData>:
}

u8 getBuzzerData(void)
{
	return gbBuzzerData;
}
 8001d04:	4b01      	ldr	r3, [pc, #4]	; (8001d0c <getBuzzerData+0x8>)
 8001d06:	7858      	ldrb	r0, [r3, #1]
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d10 <getBuzzerState>:

u8 getBuzzerState(void)
{
	return (Music_Play || Doremi_Play);
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <getBuzzerState+0x14>)
 8001d12:	885a      	ldrh	r2, [r3, #2]
 8001d14:	b922      	cbnz	r2, 8001d20 <getBuzzerState+0x10>
 8001d16:	8898      	ldrh	r0, [r3, #4]
 8001d18:	3000      	adds	r0, #0
 8001d1a:	bf18      	it	ne
 8001d1c:	2001      	movne	r0, #1
 8001d1e:	4770      	bx	lr
 8001d20:	2001      	movs	r0, #1
}
 8001d22:	4770      	bx	lr
 8001d24:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d28 <PlayDoremi>:
	}

}

void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
 8001d28:	2833      	cmp	r0, #51	; 0x33
 8001d2a:	bf28      	it	cs
 8001d2c:	2033      	movcs	r0, #51	; 0x33
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8001d2e:	2932      	cmp	r1, #50	; 0x32
 8001d30:	d803      	bhi.n	8001d3a <PlayDoremi+0x12>
		playTime = 50;
	else if (playTime == 0)
 8001d32:	2900      	cmp	r1, #0
		playTime = 3;
 8001d34:	bf08      	it	eq
 8001d36:	2103      	moveq	r1, #3
 8001d38:	e000      	b.n	8001d3c <PlayDoremi+0x14>
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
		playTime = 50;
 8001d3a:	2132      	movs	r1, #50	; 0x32
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001d3c:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <PlayDoremi+0x28>)
	Doremi_TimCount = playTime * 25;
 8001d3e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d42:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	Doremi_Play = 1;
 8001d46:	2201      	movs	r2, #1
	if (playTime > 50)
		playTime = 50;
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001d48:	80d8      	strh	r0, [r3, #6]
	Doremi_TimCount = playTime * 25;
 8001d4a:	8119      	strh	r1, [r3, #8]
	Doremi_Play = 1;
 8001d4c:	809a      	strh	r2, [r3, #4]
 8001d4e:	4770      	bx	lr
 8001d50:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d54 <PlayMusic>:

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8001d54:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <PlayMusic+0x14>)
 8001d56:	885a      	ldrh	r2, [r3, #2]
 8001d58:	b92a      	cbnz	r2, 8001d66 <PlayMusic+0x12>
		return;

	if (musicIndex < MUSIC_N)
 8001d5a:	2819      	cmp	r0, #25
	{
		Music_MusicIndex = musicIndex;
		Music_ReadIndex = 0;
 8001d5c:	bf9f      	itttt	ls
 8001d5e:	819a      	strhls	r2, [r3, #12]
		Music_Play = 1;
 8001d60:	2201      	movls	r2, #1
	if (Music_Play)
		return;

	if (musicIndex < MUSIC_N)
	{
		Music_MusicIndex = musicIndex;
 8001d62:	8158      	strhls	r0, [r3, #10]
		Music_ReadIndex = 0;
		Music_Play = 1;
 8001d64:	805a      	strhls	r2, [r3, #2]
 8001d66:	4770      	bx	lr
 8001d68:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d6c <PlayBuzzer>:
	return (Music_Play || Doremi_Play);
}

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
 8001d6c:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <PlayBuzzer+0x14>)
 8001d6e:	7819      	ldrb	r1, [r3, #0]
 8001d70:	7858      	ldrb	r0, [r3, #1]
 8001d72:	29ff      	cmp	r1, #255	; 0xff
 8001d74:	d101      	bne.n	8001d7a <PlayBuzzer+0xe>
	{
		PlayMusic(gbBuzzerData);
 8001d76:	f7ff bfed 	b.w	8001d54 <PlayMusic>
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
 8001d7a:	f7ff bfd5 	b.w	8001d28 <PlayDoremi>
 8001d7e:	bf00      	nop
 8001d80:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001d84 <SetBuzzer>:
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 8001d84:	b538      	push	{r3, r4, r5, lr}
 8001d86:	4604      	mov	r4, r0
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 8001d88:	4d05      	ldr	r5, [pc, #20]	; (8001da0 <SetBuzzer+0x1c>)
 8001d8a:	4621      	mov	r1, r4
 8001d8c:	4628      	mov	r0, r5
 8001d8e:	f002 f99e 	bl	80040ce <TIM_SetAutoreload>
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001d92:	4628      	mov	r0, r5
 8001d94:	0861      	lsrs	r1, r4, #1

}
 8001d96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

void SetBuzzer(u16 periodUs)
{
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001d9a:	f002 b9a0 	b.w	80040de <TIM_SetCompare4>
 8001d9e:	bf00      	nop
 8001da0:	40000800 	andmi	r0, r0, r0, lsl #16

08001da4 <setBuzzerOff>:
	}
}

void setBuzzerOff(void)
{
	Music_Play = Doremi_Play = 0;
 8001da4:	4b02      	ldr	r3, [pc, #8]	; (8001db0 <setBuzzerOff+0xc>)
 8001da6:	2000      	movs	r0, #0
 8001da8:	8098      	strh	r0, [r3, #4]
 8001daa:	8058      	strh	r0, [r3, #2]
	SetBuzzer(0);
 8001dac:	f7ff bfea 	b.w	8001d84 <SetBuzzer>
 8001db0:	200013bc 			; <UNDEFINED> instruction: 0x200013bc

08001db4 <__ISR_Buzzer_Manage>:
}

void __ISR_Buzzer_Manage(void)
{
 8001db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (Music_Play || Doremi_Play)
 8001db6:	4b3d      	ldr	r3, [pc, #244]	; (8001eac <__ISR_Buzzer_Manage+0xf8>)
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001db8:	8898      	ldrh	r0, [r3, #4]
	SetBuzzer(0);
}

void __ISR_Buzzer_Manage(void)
{
	if (Music_Play || Doremi_Play)
 8001dba:	8859      	ldrh	r1, [r3, #2]
 8001dbc:	461a      	mov	r2, r3
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001dbe:	b150      	cbz	r0, 8001dd6 <__ISR_Buzzer_Manage+0x22>
	{
		if (!Doremi_TimCount)
 8001dc0:	8918      	ldrh	r0, [r3, #8]
 8001dc2:	b908      	cbnz	r0, 8001dc8 <__ISR_Buzzer_Manage+0x14>
		{
			Doremi_Play = 0;
 8001dc4:	8098      	strh	r0, [r3, #4]
 8001dc6:	e06b      	b.n	8001ea0 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		Doremi_TimCount--;
 8001dc8:	3801      	subs	r0, #1
 8001dca:	8118      	strh	r0, [r3, #8]

		SetBuzzer(DoremiTable[Doremi_Index]);
 8001dcc:	88da      	ldrh	r2, [r3, #6]
 8001dce:	4b38      	ldr	r3, [pc, #224]	; (8001eb0 <__ISR_Buzzer_Manage+0xfc>)
 8001dd0:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8001dd4:	e064      	b.n	8001ea0 <__ISR_Buzzer_Manage+0xec>

		return;
	}

	// 정지 상태라면 종료.
	if (Music_Play == 0)
 8001dd6:	2900      	cmp	r1, #0
 8001dd8:	d066      	beq.n	8001ea8 <__ISR_Buzzer_Manage+0xf4>
		return;

	// 템포 카운트가 0이 되면,
	if (!Music_TempoCnt)
 8001dda:	89d9      	ldrh	r1, [r3, #14]
 8001ddc:	2900      	cmp	r1, #0
 8001dde:	d155      	bne.n	8001e8c <__ISR_Buzzer_Manage+0xd8>
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
 8001de0:	899b      	ldrh	r3, [r3, #12]
 8001de2:	4f34      	ldr	r7, [pc, #208]	; (8001eb4 <__ISR_Buzzer_Manage+0x100>)
 8001de4:	b93b      	cbnz	r3, 8001df6 <__ISR_Buzzer_Manage+0x42>
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];
 8001de6:	8953      	ldrh	r3, [r2, #10]
 8001de8:	2101      	movs	r1, #1
 8001dea:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001dee:	8191      	strh	r1, [r2, #12]
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001df6:	8953      	ldrh	r3, [r2, #10]
 8001df8:	8991      	ldrh	r1, [r2, #12]
 8001dfa:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001dfe:	4c2b      	ldr	r4, [pc, #172]	; (8001eac <__ISR_Buzzer_Manage+0xf8>)
 8001e00:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001e04:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8001eb4 <__ISR_Buzzer_Manage+0x100>
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001e08:	f3c0 16c3 	ubfx	r6, r0, #7, #4
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001e0c:	f000 031f 	and.w	r3, r0, #31
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001e10:	8210      	strh	r0, [r2, #16]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001e12:	8256      	strh	r6, [r2, #18]
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001e14:	8293      	strh	r3, [r2, #20]

		// 악보의 'Null'이 발견되면 종료.
		if (Music_CurrentPacket == S_NULL)
 8001e16:	b910      	cbnz	r0, 8001e1e <__ISR_Buzzer_Manage+0x6a>
		{
			Music_ReadIndex = 0;
 8001e18:	81a0      	strh	r0, [r4, #12]
			Music_Play = 0;
 8001e1a:	8060      	strh	r0, [r4, #2]
 8001e1c:	e040      	b.n	8001ea0 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
 8001e1e:	f000 0520 	and.w	r5, r0, #32
 8001e22:	b2ad      	uxth	r5, r5
 8001e24:	b165      	cbz	r5, 8001e40 <__ISR_Buzzer_Manage+0x8c>
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
 8001e26:	0640      	lsls	r0, r0, #25
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
 8001e28:	bf48      	it	mi
 8001e2a:	425b      	negmi	r3, r3
			else
				Music_WaveStep = (s16)Music_CurrentSound;
 8001e2c:	8323      	strh	r3, [r4, #24]

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e2e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001e32:	2501      	movs	r5, #1
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e34:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001e36:	3101      	adds	r1, #1
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001e38:	82e5      	strh	r5, [r4, #22]
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e3a:	81d6      	strh	r6, [r2, #14]
			Music_ReadIndex++;
 8001e3c:	8191      	strh	r1, [r2, #12]
			return;
 8001e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001e40:	2b1e      	cmp	r3, #30
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}
		else
			Music_WaveFlag = 0;
 8001e42:	82e5      	strh	r5, [r4, #22]

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001e44:	d106      	bne.n	8001e54 <__ISR_Buzzer_Manage+0xa0>
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e46:	f8be 3068 	ldrh.w	r3, [lr, #104]	; 0x68
			Music_ReadIndex++;
 8001e4a:	3101      	adds	r1, #1
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e4c:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001e4e:	81a1      	strh	r1, [r4, #12]
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e50:	81e6      	strh	r6, [r4, #14]
			Music_ReadIndex++;
			return;
 8001e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		if (Music_StartDelayFlag == 1)
 8001e54:	8b62      	ldrh	r2, [r4, #26]
 8001e56:	2a01      	cmp	r2, #1
 8001e58:	d115      	bne.n	8001e86 <__ISR_Buzzer_Manage+0xd2>
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e5a:	f8be 2068 	ldrh.w	r2, [lr, #104]	; 0x68
			return;
		}

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
 8001e5e:	8365      	strh	r5, [r4, #26]
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e60:	4356      	muls	r6, r2
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001e62:	4d13      	ldr	r5, [pc, #76]	; (8001eb0 <__ISR_Buzzer_Manage+0xfc>)

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001e64:	81e6      	strh	r6, [r4, #14]
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001e66:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8001e6a:	f8b3 0068 	ldrh.w	r0, [r3, #104]	; 0x68
 8001e6e:	f7ff ff89 	bl	8001d84 <SetBuzzer>
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
 8001e72:	8aa3      	ldrh	r3, [r4, #20]
 8001e74:	eb05 0543 	add.w	r5, r5, r3, lsl #1
 8001e78:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 8001e7c:	83a3      	strh	r3, [r4, #28]
			Music_ReadIndex++;
 8001e7e:	89a3      	ldrh	r3, [r4, #12]
 8001e80:	3301      	adds	r3, #1
 8001e82:	81a3      	strh	r3, [r4, #12]
 8001e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_StartDelayFlag = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	8363      	strh	r3, [r4, #26]
 8001e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
 8001e8c:	8ada      	ldrh	r2, [r3, #22]
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001e8e:	3901      	subs	r1, #1

		if (Music_WaveFlag == 1)
 8001e90:	2a01      	cmp	r2, #1
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001e92:	81d9      	strh	r1, [r3, #14]

		if (Music_WaveFlag == 1)
 8001e94:	d108      	bne.n	8001ea8 <__ISR_Buzzer_Manage+0xf4>
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
 8001e96:	8b9a      	ldrh	r2, [r3, #28]
 8001e98:	8b18      	ldrh	r0, [r3, #24]
 8001e9a:	4410      	add	r0, r2
 8001e9c:	b280      	uxth	r0, r0
 8001e9e:	8398      	strh	r0, [r3, #28]
			SetBuzzer(Music_WaveBuffer);
		}
	}

}
 8001ea0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
			SetBuzzer(Music_WaveBuffer);
 8001ea4:	f7ff bf6e 	b.w	8001d84 <SetBuzzer>
 8001ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	200013bc 			; <UNDEFINED> instruction: 0x200013bc
 8001eb0:	08004754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, lr}
 8001eb4:	20000280 	andcs	r0, r0, r0, lsl #5

08001eb8 <Push_SPI_Data>:
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8001eb8:	4a04      	ldr	r2, [pc, #16]	; (8001ecc <Push_SPI_Data+0x14>)
 8001eba:	b2c0      	uxtb	r0, r0
 8001ebc:	7813      	ldrb	r3, [r2, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	1c59      	adds	r1, r3, #1
 8001ec2:	b2c9      	uxtb	r1, r1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	7011      	strb	r1, [r2, #0]
 8001ec8:	7058      	strb	r0, [r3, #1]
 8001eca:	4770      	bx	lr
 8001ecc:	200013da 	ldrdcs	r1, [r0], -sl

08001ed0 <Clear_SPI_Data>:
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8001ed0:	4b01      	ldr	r3, [pc, #4]	; (8001ed8 <Clear_SPI_Data+0x8>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]
 8001ed6:	4770      	bx	lr
 8001ed8:	200013da 	ldrdcs	r1, [r0], -sl

08001edc <CovertData>:
}

void CovertData(void)
{
 8001edc:	b5f0      	push	{r4, r5, r6, r7, lr}
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001ede:	4b45      	ldr	r3, [pc, #276]	; (8001ff4 <CovertData+0x118>)
 8001ee0:	78de      	ldrb	r6, [r3, #3]
 8001ee2:	789a      	ldrb	r2, [r3, #2]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001ee4:	7999      	ldrb	r1, [r3, #6]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001ee6:	eb02 2606 	add.w	r6, r2, r6, lsl #8
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001eea:	795a      	ldrb	r2, [r3, #5]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001eec:	7a58      	ldrb	r0, [r3, #9]
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001eee:	eb02 2101 	add.w	r1, r2, r1, lsl #8
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001ef2:	7a1a      	ldrb	r2, [r3, #8]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001ef4:	7b1c      	ldrb	r4, [r3, #12]
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001ef6:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001efa:	7ad8      	ldrb	r0, [r3, #11]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001efc:	7bdd      	ldrb	r5, [r3, #15]

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001efe:	eb00 2404 	add.w	r4, r0, r4, lsl #8
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f02:	7b98      	ldrb	r0, [r3, #14]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f04:	7c9f      	ldrb	r7, [r3, #18]
	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f06:	eb00 2005 	add.w	r0, r0, r5, lsl #8
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f0a:	7c5d      	ldrb	r5, [r3, #17]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001f0c:	b2b6      	uxth	r6, r6
 8001f0e:	829e      	strh	r6, [r3, #20]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f10:	eb05 2507 	add.w	r5, r5, r7, lsl #8
// 400dps /1023 0.39
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
 8001f14:	b236      	sxth	r6, r6
 8001f16:	2740      	movs	r7, #64	; 0x40
 8001f18:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = temp * 5 / 4;
 8001f1c:	2704      	movs	r7, #4
 8001f1e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8001f22:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = 512 + temp;
 8001f26:	f506 7600 	add.w	r6, r6, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001f2a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8001f2e:	bfa8      	it	ge
 8001f30:	f240 36ff 	movwge	r6, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f34:	4f30      	ldr	r7, [pc, #192]	; (8001ff8 <CovertData+0x11c>)
	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
 8001f36:	bfb8      	it	lt
 8001f38:	ea26 76e6 	biclt.w	r6, r6, r6, asr #31
	GW_GYRO_X = Gyro_X = temp;
 8001f3c:	b2b6      	uxth	r6, r6
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001f3e:	b289      	uxth	r1, r1
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001f40:	b292      	uxth	r2, r2

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f42:	b2a4      	uxth	r4, r4
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f44:	b280      	uxth	r0, r0
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f46:	b2ad      	uxth	r5, r5
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001f48:	82d9      	strh	r1, [r3, #22]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001f4a:	831a      	strh	r2, [r3, #24]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001f4c:	835c      	strh	r4, [r3, #26]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001f4e:	8398      	strh	r0, [r3, #28]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001f50:	83dd      	strh	r5, [r3, #30]
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f52:	841e      	strh	r6, [r3, #32]

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 8001f54:	b209      	sxth	r1, r1
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 8001f56:	857e      	strh	r6, [r7, #42]	; 0x2a

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 8001f58:	2640      	movs	r6, #64	; 0x40
 8001f5a:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = temp * 5 / 4;
 8001f5e:	2604      	movs	r6, #4
 8001f60:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001f64:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = 512 + temp;
 8001f68:	f501 7100 	add.w	r1, r1, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001f6c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001f70:	bfac      	ite	ge
 8001f72:	f240 31ff 	movwge	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 8001f76:	ea21 71e1 	biclt.w	r1, r1, r1, asr #31
	GW_GYRO_Y = Gyro_Y = temp;
 8001f7a:	b289      	uxth	r1, r1
 8001f7c:	8459      	strh	r1, [r3, #34]	; 0x22

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 8001f7e:	b212      	sxth	r2, r2
	temp = Gyro_Y_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Y = Gyro_Y = temp;
 8001f80:	8539      	strh	r1, [r7, #40]	; 0x28

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 8001f82:	2140      	movs	r1, #64	; 0x40
 8001f84:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = temp * 5 / 4;
 8001f88:	2104      	movs	r1, #4
 8001f8a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f8e:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = 512 + temp;
 8001f92:	f502 7200 	add.w	r2, r2, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8001f96:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001f9a:	bfac      	ite	ge
 8001f9c:	f240 32ff 	movwge	r2, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 8001fa0:	ea22 72e2 	biclt.w	r2, r2, r2, asr #31
	GW_GYRO_Z = Gyro_Z = temp;
 8001fa4:	b292      	uxth	r2, r2
 8001fa6:	849a      	strh	r2, [r3, #36]	; 0x24


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8001fa8:	b224      	sxth	r4, r4
	temp = Gyro_Z_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;
 8001faa:	84fa      	strh	r2, [r7, #38]	; 0x26
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 8001fac:	b200      	sxth	r0, r0
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8001fae:	2240      	movs	r2, #64	; 0x40
 8001fb0:	fb94 f4f2 	sdiv	r4, r4, r2
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 8001fb4:	fb90 f0f2 	sdiv	r0, r0, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fb8:	f240 31ff 	movw	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 8001fbc:	b22d      	sxth	r5, r5


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fbe:	f5c4 7400 	rsb	r4, r4, #512	; 0x200


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fc2:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 8001fc6:	fb95 f5f2 	sdiv	r5, r5, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fca:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8001fce:	bf08      	it	eq
 8001fd0:	460c      	moveq	r4, r1

	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 8001fd2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001fd6:	bf08      	it	eq
 8001fd8:	4608      	moveq	r0, r1


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 8001fda:	f505 7500 	add.w	r5, r5, #512	; 0x200
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8001fde:	b2a4      	uxth	r4, r4
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 8001fe0:	b280      	uxth	r0, r0
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8001fe2:	b2ad      	uxth	r5, r5
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 8001fe4:	84dc      	strh	r4, [r3, #38]	; 0x26
 8001fe6:	85bc      	strh	r4, [r7, #44]	; 0x2c
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 8001fe8:	8518      	strh	r0, [r3, #40]	; 0x28
 8001fea:	85f8      	strh	r0, [r7, #46]	; 0x2e
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 8001fec:	855d      	strh	r5, [r3, #42]	; 0x2a
 8001fee:	863d      	strh	r5, [r7, #48]	; 0x30
 8001ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200013da 	ldrdcs	r1, [r0], -sl
 8001ff8:	2000050f 	andcs	r0, r0, pc, lsl #10

08001ffc <getGyroX>:
}

u16 getGyroX(void)
{
	return Gyro_X;
}
 8001ffc:	4b01      	ldr	r3, [pc, #4]	; (8002004 <getGyroX+0x8>)
 8001ffe:	8c18      	ldrh	r0, [r3, #32]
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	200013da 	ldrdcs	r1, [r0], -sl

08002008 <getGyroY>:
u16 getGyroY(void)
{
	return Gyro_Y;
}
 8002008:	4b01      	ldr	r3, [pc, #4]	; (8002010 <getGyroY+0x8>)
 800200a:	8c58      	ldrh	r0, [r3, #34]	; 0x22
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	200013da 	ldrdcs	r1, [r0], -sl

08002014 <getGyroZ>:
u16 getGyroZ(void)
{
	return Gyro_Z;
}
 8002014:	4b01      	ldr	r3, [pc, #4]	; (800201c <getGyroZ+0x8>)
 8002016:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	200013da 	ldrdcs	r1, [r0], -sl

08002020 <getACC_X>:

u16 getACC_X(void)
{
	return ACC_X;
}
 8002020:	4b01      	ldr	r3, [pc, #4]	; (8002028 <getACC_X+0x8>)
 8002022:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	200013da 	ldrdcs	r1, [r0], -sl

0800202c <getACC_Y>:

u16 getACC_Y(void)
{
	return ACC_Y;
}
 800202c:	4b01      	ldr	r3, [pc, #4]	; (8002034 <getACC_Y+0x8>)
 800202e:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	200013da 	ldrdcs	r1, [r0], -sl

08002038 <getACC_Z>:
u16 getACC_Z(void)
{
	return ACC_Z;
}
 8002038:	4b01      	ldr	r3, [pc, #4]	; (8002040 <getACC_Z+0x8>)
 800203a:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	200013da 	ldrdcs	r1, [r0], -sl

08002044 <getGyroX_raw>:


s16 getGyroX_raw(void)
{
	return Gyro_X_raw;
}
 8002044:	4b01      	ldr	r3, [pc, #4]	; (800204c <getGyroX_raw+0x8>)
 8002046:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800204a:	4770      	bx	lr
 800204c:	200013da 	ldrdcs	r1, [r0], -sl

08002050 <getGyroY_raw>:
s16 getGyroY_raw(void)
{
	return Gyro_Y_raw;
}
 8002050:	4b01      	ldr	r3, [pc, #4]	; (8002058 <getGyroY_raw+0x8>)
 8002052:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8002056:	4770      	bx	lr
 8002058:	200013da 	ldrdcs	r1, [r0], -sl

0800205c <getGyroZ_raw>:
s16 getGyroZ_raw(void)
{
	return Gyro_Z_raw;
}
 800205c:	4b01      	ldr	r3, [pc, #4]	; (8002064 <getGyroZ_raw+0x8>)
 800205e:	f9b3 0018 	ldrsh.w	r0, [r3, #24]
 8002062:	4770      	bx	lr
 8002064:	200013da 	ldrdcs	r1, [r0], -sl

08002068 <getACC_X_raw>:

s16 getACC_X_raw(void)
{
	return ACC_X_raw;
}
 8002068:	4b01      	ldr	r3, [pc, #4]	; (8002070 <getACC_X_raw+0x8>)
 800206a:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 800206e:	4770      	bx	lr
 8002070:	200013da 	ldrdcs	r1, [r0], -sl

08002074 <getACC_Y_raw>:

s16 getACC_Y_raw(void)
{
	return ACC_Y_raw;
}
 8002074:	4b01      	ldr	r3, [pc, #4]	; (800207c <getACC_Y_raw+0x8>)
 8002076:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 800207a:	4770      	bx	lr
 800207c:	200013da 	ldrdcs	r1, [r0], -sl

08002080 <getACC_Z_raw>:
s16 getACC_Z_raw(void)
{
	return ACC_Z_raw;
}
 8002080:	4b01      	ldr	r3, [pc, #4]	; (8002088 <getACC_Z_raw+0x8>)
 8002082:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8002086:	4770      	bx	lr
 8002088:	200013da 	ldrdcs	r1, [r0], -sl

0800208c <Gyro_Configuration>:


void Gyro_Configuration(void)
{
 800208c:	b508      	push	{r3, lr}


	// write 0x20FF
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800208e:	483c      	ldr	r0, [pc, #240]	; (8002180 <Gyro_Configuration+0xf4>)
 8002090:	2102      	movs	r1, #2
 8002092:	f001 fb8f 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002096:	2800      	cmp	r0, #0
 8002098:	d0f9      	beq.n	800208e <Gyro_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800209a:	483a      	ldr	r0, [pc, #232]	; (8002184 <Gyro_Configuration+0xf8>)
 800209c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020a0:	f000 fe5f 	bl	8002d62 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80020a4:	4836      	ldr	r0, [pc, #216]	; (8002180 <Gyro_Configuration+0xf4>)
 80020a6:	2120      	movs	r1, #32
 80020a8:	f001 fb30 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80020ac:	4834      	ldr	r0, [pc, #208]	; (8002180 <Gyro_Configuration+0xf4>)
 80020ae:	2102      	movs	r1, #2
 80020b0:	f001 fb80 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80020b4:	2800      	cmp	r0, #0
 80020b6:	d0f9      	beq.n	80020ac <Gyro_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80020b8:	4831      	ldr	r0, [pc, #196]	; (8002180 <Gyro_Configuration+0xf4>)
 80020ba:	2101      	movs	r1, #1
 80020bc:	f001 fb7a 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80020c0:	2800      	cmp	r0, #0
 80020c2:	d0f9      	beq.n	80020b8 <Gyro_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80020c4:	482e      	ldr	r0, [pc, #184]	; (8002180 <Gyro_Configuration+0xf4>)
 80020c6:	f001 fb23 	bl	8003710 <SPI_I2S_ReceiveData>
 80020ca:	f7ff fef5 	bl	8001eb8 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80020ce:	482c      	ldr	r0, [pc, #176]	; (8002180 <Gyro_Configuration+0xf4>)
 80020d0:	21ff      	movs	r1, #255	; 0xff
 80020d2:	f001 fb1b 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80020d6:	482a      	ldr	r0, [pc, #168]	; (8002180 <Gyro_Configuration+0xf4>)
 80020d8:	2102      	movs	r1, #2
 80020da:	f001 fb6b 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80020de:	2800      	cmp	r0, #0
 80020e0:	d0f9      	beq.n	80020d6 <Gyro_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80020e2:	4827      	ldr	r0, [pc, #156]	; (8002180 <Gyro_Configuration+0xf4>)
 80020e4:	2101      	movs	r1, #1
 80020e6:	f001 fb65 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80020ea:	2800      	cmp	r0, #0
 80020ec:	d0f9      	beq.n	80020e2 <Gyro_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80020ee:	4824      	ldr	r0, [pc, #144]	; (8002180 <Gyro_Configuration+0xf4>)
 80020f0:	f001 fb0e 	bl	8003710 <SPI_I2S_ReceiveData>
 80020f4:	f7ff fee0 	bl	8001eb8 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80020f8:	4822      	ldr	r0, [pc, #136]	; (8002184 <Gyro_Configuration+0xf8>)
 80020fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020fe:	f000 fe2e 	bl	8002d5e <GPIO_SetBits>


	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002102:	481f      	ldr	r0, [pc, #124]	; (8002180 <Gyro_Configuration+0xf4>)
 8002104:	2102      	movs	r1, #2
 8002106:	f001 fb55 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 800210a:	2800      	cmp	r0, #0
 800210c:	d0f9      	beq.n	8002102 <Gyro_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800210e:	481d      	ldr	r0, [pc, #116]	; (8002184 <Gyro_Configuration+0xf8>)
 8002110:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002114:	f000 fe25 	bl	8002d62 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002118:	4819      	ldr	r0, [pc, #100]	; (8002180 <Gyro_Configuration+0xf4>)
 800211a:	2123      	movs	r1, #35	; 0x23
 800211c:	f001 faf6 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002120:	4817      	ldr	r0, [pc, #92]	; (8002180 <Gyro_Configuration+0xf4>)
 8002122:	2102      	movs	r1, #2
 8002124:	f001 fb46 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002128:	2800      	cmp	r0, #0
 800212a:	d0f9      	beq.n	8002120 <Gyro_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800212c:	4814      	ldr	r0, [pc, #80]	; (8002180 <Gyro_Configuration+0xf4>)
 800212e:	2101      	movs	r1, #1
 8002130:	f001 fb40 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002134:	2800      	cmp	r0, #0
 8002136:	d0f9      	beq.n	800212c <Gyro_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002138:	4811      	ldr	r0, [pc, #68]	; (8002180 <Gyro_Configuration+0xf4>)
 800213a:	f001 fae9 	bl	8003710 <SPI_I2S_ReceiveData>
 800213e:	f7ff febb 	bl	8001eb8 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x00);	//set to 0x00 as per Nimbro-OP // WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002142:	480f      	ldr	r0, [pc, #60]	; (8002180 <Gyro_Configuration+0xf4>)
 8002144:	2100      	movs	r1, #0
 8002146:	f001 fae1 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800214a:	480d      	ldr	r0, [pc, #52]	; (8002180 <Gyro_Configuration+0xf4>)
 800214c:	2102      	movs	r1, #2
 800214e:	f001 fb31 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002152:	2800      	cmp	r0, #0
 8002154:	d0f9      	beq.n	800214a <Gyro_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002156:	480a      	ldr	r0, [pc, #40]	; (8002180 <Gyro_Configuration+0xf4>)
 8002158:	2101      	movs	r1, #1
 800215a:	f001 fb2b 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 800215e:	2800      	cmp	r0, #0
 8002160:	d0f9      	beq.n	8002156 <Gyro_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002162:	4807      	ldr	r0, [pc, #28]	; (8002180 <Gyro_Configuration+0xf4>)
 8002164:	f001 fad4 	bl	8003710 <SPI_I2S_ReceiveData>
 8002168:	f7ff fea6 	bl	8001eb8 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800216c:	4805      	ldr	r0, [pc, #20]	; (8002184 <Gyro_Configuration+0xf8>)
 800216e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002172:	f000 fdf4 	bl	8002d5e <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002176:	4b04      	ldr	r3, [pc, #16]	; (8002188 <Gyro_Configuration+0xfc>)
 8002178:	2200      	movs	r2, #0
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	bd08      	pop	{r3, pc}
 800217e:	bf00      	nop
 8002180:	40003800 	andmi	r3, r0, r0, lsl #16
 8002184:	40011000 	andmi	r1, r1, r0
 8002188:	200013da 	ldrdcs	r1, [r0], -sl

0800218c <ACC_Configuration>:

}


void ACC_Configuration(void)
{
 800218c:	b508      	push	{r3, lr}

	// write 0x202F
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800218e:	483c      	ldr	r0, [pc, #240]	; (8002280 <ACC_Configuration+0xf4>)
 8002190:	2102      	movs	r1, #2
 8002192:	f001 fb0f 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002196:	2800      	cmp	r0, #0
 8002198:	d0f9      	beq.n	800218e <ACC_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800219a:	483a      	ldr	r0, [pc, #232]	; (8002284 <ACC_Configuration+0xf8>)
 800219c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021a0:	f000 fddf 	bl	8002d62 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80021a4:	4836      	ldr	r0, [pc, #216]	; (8002280 <ACC_Configuration+0xf4>)
 80021a6:	2120      	movs	r1, #32
 80021a8:	f001 fab0 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021ac:	4834      	ldr	r0, [pc, #208]	; (8002280 <ACC_Configuration+0xf4>)
 80021ae:	2102      	movs	r1, #2
 80021b0:	f001 fb00 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d0f9      	beq.n	80021ac <ACC_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021b8:	4831      	ldr	r0, [pc, #196]	; (8002280 <ACC_Configuration+0xf4>)
 80021ba:	2101      	movs	r1, #1
 80021bc:	f001 fafa 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80021c0:	2800      	cmp	r0, #0
 80021c2:	d0f9      	beq.n	80021b8 <ACC_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021c4:	482e      	ldr	r0, [pc, #184]	; (8002280 <ACC_Configuration+0xf4>)
 80021c6:	f001 faa3 	bl	8003710 <SPI_I2S_ReceiveData>
 80021ca:	f7ff fe75 	bl	8001eb8 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80021ce:	482c      	ldr	r0, [pc, #176]	; (8002280 <ACC_Configuration+0xf4>)
 80021d0:	213f      	movs	r1, #63	; 0x3f
 80021d2:	f001 fa9b 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021d6:	482a      	ldr	r0, [pc, #168]	; (8002280 <ACC_Configuration+0xf4>)
 80021d8:	2102      	movs	r1, #2
 80021da:	f001 faeb 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80021de:	2800      	cmp	r0, #0
 80021e0:	d0f9      	beq.n	80021d6 <ACC_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021e2:	4827      	ldr	r0, [pc, #156]	; (8002280 <ACC_Configuration+0xf4>)
 80021e4:	2101      	movs	r1, #1
 80021e6:	f001 fae5 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80021ea:	2800      	cmp	r0, #0
 80021ec:	d0f9      	beq.n	80021e2 <ACC_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021ee:	4824      	ldr	r0, [pc, #144]	; (8002280 <ACC_Configuration+0xf4>)
 80021f0:	f001 fa8e 	bl	8003710 <SPI_I2S_ReceiveData>
 80021f4:	f7ff fe60 	bl	8001eb8 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80021f8:	4822      	ldr	r0, [pc, #136]	; (8002284 <ACC_Configuration+0xf8>)
 80021fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021fe:	f000 fdae 	bl	8002d5e <GPIO_SetBits>




	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002202:	481f      	ldr	r0, [pc, #124]	; (8002280 <ACC_Configuration+0xf4>)
 8002204:	2102      	movs	r1, #2
 8002206:	f001 fad5 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 800220a:	2800      	cmp	r0, #0
 800220c:	d0f9      	beq.n	8002202 <ACC_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800220e:	481d      	ldr	r0, [pc, #116]	; (8002284 <ACC_Configuration+0xf8>)
 8002210:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002214:	f000 fda5 	bl	8002d62 <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002218:	4819      	ldr	r0, [pc, #100]	; (8002280 <ACC_Configuration+0xf4>)
 800221a:	2123      	movs	r1, #35	; 0x23
 800221c:	f001 fa76 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002220:	4817      	ldr	r0, [pc, #92]	; (8002280 <ACC_Configuration+0xf4>)
 8002222:	2102      	movs	r1, #2
 8002224:	f001 fac6 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002228:	2800      	cmp	r0, #0
 800222a:	d0f9      	beq.n	8002220 <ACC_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800222c:	4814      	ldr	r0, [pc, #80]	; (8002280 <ACC_Configuration+0xf4>)
 800222e:	2101      	movs	r1, #1
 8002230:	f001 fac0 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002234:	2800      	cmp	r0, #0
 8002236:	d0f9      	beq.n	800222c <ACC_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002238:	4811      	ldr	r0, [pc, #68]	; (8002280 <ACC_Configuration+0xf4>)
 800223a:	f001 fa69 	bl	8003710 <SPI_I2S_ReceiveData>
 800223e:	f7ff fe3b 	bl	8001eb8 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002242:	480f      	ldr	r0, [pc, #60]	; (8002280 <ACC_Configuration+0xf4>)
 8002244:	2110      	movs	r1, #16
 8002246:	f001 fa61 	bl	800370c <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 800224a:	480d      	ldr	r0, [pc, #52]	; (8002280 <ACC_Configuration+0xf4>)
 800224c:	2102      	movs	r1, #2
 800224e:	f001 fab1 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002252:	2800      	cmp	r0, #0
 8002254:	d0f9      	beq.n	800224a <ACC_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002256:	480a      	ldr	r0, [pc, #40]	; (8002280 <ACC_Configuration+0xf4>)
 8002258:	2101      	movs	r1, #1
 800225a:	f001 faab 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 800225e:	2800      	cmp	r0, #0
 8002260:	d0f9      	beq.n	8002256 <ACC_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002262:	4807      	ldr	r0, [pc, #28]	; (8002280 <ACC_Configuration+0xf4>)
 8002264:	f001 fa54 	bl	8003710 <SPI_I2S_ReceiveData>
 8002268:	f7ff fe26 	bl	8001eb8 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800226c:	4805      	ldr	r0, [pc, #20]	; (8002284 <ACC_Configuration+0xf8>)
 800226e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002272:	f000 fd74 	bl	8002d5e <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002276:	4b04      	ldr	r3, [pc, #16]	; (8002288 <ACC_Configuration+0xfc>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
 800227c:	bd08      	pop	{r3, pc}
 800227e:	bf00      	nop
 8002280:	40003800 	andmi	r3, r0, r0, lsl #16
 8002284:	40011000 	andmi	r1, r1, r0
 8002288:	200013da 	ldrdcs	r1, [r0], -sl

0800228c <__GYRO_ACC_READ_ISR>:

}


void __GYRO_ACC_READ_ISR(void)
{
 800228c:	b538      	push	{r3, r4, r5, lr}

	int i;

	//gyro read
	for(i=0;i<9;i++)
 800228e:	2400      	movs	r4, #0
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002290:	4832      	ldr	r0, [pc, #200]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 8002292:	2102      	movs	r1, #2
 8002294:	f001 fa8e 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002298:	2800      	cmp	r0, #0
 800229a:	d0f9      	beq.n	8002290 <__GYRO_ACC_READ_ISR+0x4>
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 800229c:	4d30      	ldr	r5, [pc, #192]	; (8002360 <__GYRO_ACC_READ_ISR+0xd4>)

	//gyro read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800229e:	4831      	ldr	r0, [pc, #196]	; (8002364 <__GYRO_ACC_READ_ISR+0xd8>)
 80022a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a4:	f000 fd5d 	bl	8002d62 <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80022a8:	5d29      	ldrb	r1, [r5, r4]
 80022aa:	482c      	ldr	r0, [pc, #176]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 80022ac:	f001 fa2e 	bl	800370c <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022b0:	482a      	ldr	r0, [pc, #168]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 80022b2:	2102      	movs	r1, #2
 80022b4:	f001 fa7e 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80022b8:	2800      	cmp	r0, #0
 80022ba:	d0f9      	beq.n	80022b0 <__GYRO_ACC_READ_ISR+0x24>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80022bc:	4827      	ldr	r0, [pc, #156]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 80022be:	2101      	movs	r1, #1
 80022c0:	f001 fa78 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d0f9      	beq.n	80022bc <__GYRO_ACC_READ_ISR+0x30>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80022c8:	4824      	ldr	r0, [pc, #144]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 80022ca:	f001 fa21 	bl	8003710 <SPI_I2S_ReceiveData>
 80022ce:	f7ff fdf3 	bl	8001eb8 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80022d2:	3401      	adds	r4, #1
 80022d4:	2303      	movs	r3, #3
 80022d6:	fb94 f3f3 	sdiv	r3, r4, r3
 80022da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80022de:	429c      	cmp	r4, r3
 80022e0:	d104      	bne.n	80022ec <__GYRO_ACC_READ_ISR+0x60>
 80022e2:	4820      	ldr	r0, [pc, #128]	; (8002364 <__GYRO_ACC_READ_ISR+0xd8>)
 80022e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022e8:	f000 fd39 	bl	8002d5e <GPIO_SetBits>
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80022ec:	2c09      	cmp	r4, #9
 80022ee:	d1cf      	bne.n	8002290 <__GYRO_ACC_READ_ISR+0x4>
 80022f0:	2400      	movs	r4, #0


	//acc read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022f2:	481a      	ldr	r0, [pc, #104]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 80022f4:	2102      	movs	r1, #2
 80022f6:	f001 fa5d 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d0f9      	beq.n	80022f2 <__GYRO_ACC_READ_ISR+0x66>
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80022fe:	4819      	ldr	r0, [pc, #100]	; (8002364 <__GYRO_ACC_READ_ISR+0xd8>)
 8002300:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002304:	f000 fd2d 	bl	8002d62 <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 8002308:	5d29      	ldrb	r1, [r5, r4]
 800230a:	4814      	ldr	r0, [pc, #80]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 800230c:	f001 f9fe 	bl	800370c <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002310:	4812      	ldr	r0, [pc, #72]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 8002312:	2102      	movs	r1, #2
 8002314:	f001 fa4e 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002318:	2800      	cmp	r0, #0
 800231a:	d0f9      	beq.n	8002310 <__GYRO_ACC_READ_ISR+0x84>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800231c:	480f      	ldr	r0, [pc, #60]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 800231e:	2101      	movs	r1, #1
 8002320:	f001 fa48 	bl	80037b4 <SPI_I2S_GetFlagStatus>
 8002324:	2800      	cmp	r0, #0
 8002326:	d0f9      	beq.n	800231c <__GYRO_ACC_READ_ISR+0x90>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002328:	480c      	ldr	r0, [pc, #48]	; (800235c <__GYRO_ACC_READ_ISR+0xd0>)
 800232a:	f001 f9f1 	bl	8003710 <SPI_I2S_ReceiveData>
 800232e:	f7ff fdc3 	bl	8001eb8 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8002332:	3401      	adds	r4, #1
 8002334:	2303      	movs	r3, #3
 8002336:	fb94 f3f3 	sdiv	r3, r4, r3
 800233a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800233e:	429c      	cmp	r4, r3
 8002340:	d104      	bne.n	800234c <__GYRO_ACC_READ_ISR+0xc0>
 8002342:	4808      	ldr	r0, [pc, #32]	; (8002364 <__GYRO_ACC_READ_ISR+0xd8>)
 8002344:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002348:	f000 fd09 	bl	8002d5e <GPIO_SetBits>
	}
	//GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);


	//acc read
	for(i=0;i<9;i++)
 800234c:	2c09      	cmp	r4, #9
 800234e:	d1d0      	bne.n	80022f2 <__GYRO_ACC_READ_ISR+0x66>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
	}
	//GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	CovertData();
 8002350:	f7ff fdc4 	bl	8001edc <CovertData>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <__GYRO_ACC_READ_ISR+0xdc>)
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	bd38      	pop	{r3, r4, r5, pc}
 800235c:	40003800 	andmi	r3, r0, r0, lsl #16
 8002360:	200002ea 	andcs	r0, r0, sl, ror #5
 8002364:	40011000 	andmi	r1, r1, r0
 8002368:	200013da 	ldrdcs	r1, [r0], -sl

0800236c <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 800236c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 800236e:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <ADC_DeInit+0x54>)
 8002370:	4298      	cmp	r0, r3
 8002372:	d00f      	beq.n	8002394 <ADC_DeInit+0x28>
 8002374:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002378:	4298      	cmp	r0, r3
 800237a:	d013      	beq.n	80023a4 <ADC_DeInit+0x38>
 800237c:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8002380:	4298      	cmp	r0, r3
 8002382:	d11b      	bne.n	80023bc <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002384:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002388:	2101      	movs	r1, #1
 800238a:	f001 f86d 	bl	8003468 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800238e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002392:	e00e      	b.n	80023b2 <ADC_DeInit+0x46>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8002394:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002398:	2101      	movs	r1, #1
 800239a:	f001 f865 	bl	8003468 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 800239e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80023a2:	e006      	b.n	80023b2 <ADC_DeInit+0x46>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80023a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023a8:	2101      	movs	r1, #1
 80023aa:	f001 f85d 	bl	8003468 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80023ae:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023b2:	2100      	movs	r1, #0
      break; 

    default:
      break;
  }
}
 80023b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80023b8:	f001 b856 	b.w	8003468 <RCC_APB2PeriphResetCmd>
 80023bc:	bd08      	pop	{r3, pc}
 80023be:	bf00      	nop
 80023c0:	40012800 	andmi	r2, r1, r0, lsl #16

080023c4 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80023c4:	6843      	ldr	r3, [r0, #4]
*                    ADC peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80023c6:	b510      	push	{r4, lr}

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80023c8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80023cc:	680b      	ldr	r3, [r1, #0]
 80023ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023d2:	4313      	orrs	r3, r2
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80023d4:	790a      	ldrb	r2, [r1, #4]
 80023d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80023da:	6043      	str	r3, [r0, #4]
 80023dc:	688a      	ldr	r2, [r1, #8]
 80023de:	68cb      	ldr	r3, [r1, #12]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80023e0:	6884      	ldr	r4, [r0, #8]
 80023e2:	431a      	orrs	r2, r3
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80023e4:	4b08      	ldr	r3, [pc, #32]	; (8002408 <ADC_Init+0x44>)
 80023e6:	4023      	ands	r3, r4
 80023e8:	4313      	orrs	r3, r2
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80023ea:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80023ec:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80023f0:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80023f2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80023f4:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80023f8:	7c0b      	ldrb	r3, [r1, #16]
 80023fa:	3b01      	subs	r3, #1
  tmpreg1 |= ((u32)tmpreg2 << 20);
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002402:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002404:	bd10      	pop	{r4, pc}
 8002406:	bf00      	nop
 8002408:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

0800240c <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 800240c:	2300      	movs	r3, #0
 800240e:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8002410:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8002412:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8002414:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8002416:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8002418:	2301      	movs	r3, #1
 800241a:	7403      	strb	r3, [r0, #16]
 800241c:	4770      	bx	lr

0800241e <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800241e:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002420:	b111      	cbz	r1, 8002428 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	e001      	b.n	800242c <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8002428:	f023 0301 	bic.w	r3, r3, #1
 800242c:	6083      	str	r3, [r0, #8]
 800242e:	4770      	bx	lr

08002430 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8002430:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002432:	b111      	cbz	r1, 800243a <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8002434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002438:	e001      	b.n	800243e <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 800243a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800243e:	6083      	str	r3, [r0, #8]
 8002440:	4770      	bx	lr

08002442 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8002442:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8002444:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
 8002446:	b10a      	cbz	r2, 800244c <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8002448:	4319      	orrs	r1, r3
 800244a:	e001      	b.n	8002450 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 800244c:	ea23 0101 	bic.w	r1, r3, r1
 8002450:	6041      	str	r1, [r0, #4]
 8002452:	4770      	bx	lr

08002454 <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8002454:	6883      	ldr	r3, [r0, #8]
 8002456:	f043 0308 	orr.w	r3, r3, #8
 800245a:	6083      	str	r3, [r0, #8]
 800245c:	4770      	bx	lr

0800245e <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 800245e:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8002460:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8002464:	4770      	bx	lr

08002466 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8002466:	6883      	ldr	r3, [r0, #8]
 8002468:	f043 0304 	orr.w	r3, r3, #4
 800246c:	6083      	str	r3, [r0, #8]
 800246e:	4770      	bx	lr

08002470 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8002470:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8002472:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002476:	4770      	bx	lr

08002478 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8002478:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800247a:	b111      	cbz	r1, 8002482 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 800247c:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8002480:	e001      	b.n	8002486 <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8002482:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8002486:	6083      	str	r3, [r0, #8]
 8002488:	4770      	bx	lr

0800248a <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 800248a:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 800248c:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8002490:	4770      	bx	lr

08002492 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8002492:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8002494:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8002496:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800249a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800249e:	6043      	str	r3, [r0, #4]
 80024a0:	4770      	bx	lr

080024a2 <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80024a2:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80024a4:	b111      	cbz	r1, 80024ac <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 80024a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024aa:	e001      	b.n	80024b0 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 80024ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024b0:	6043      	str	r3, [r0, #4]
 80024b2:	4770      	bx	lr

080024b4 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80024b4:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80024b6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80024b8:	d90c      	bls.n	80024d4 <ADC_RegularChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80024ba:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80024be:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80024c0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80024c4:	2507      	movs	r5, #7
 80024c6:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80024c8:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80024cc:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80024ce:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80024d0:	60c3      	str	r3, [r0, #12]
 80024d2:	e009      	b.n	80024e8 <ADC_RegularChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80024d4:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80024d6:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80024da:	2407      	movs	r4, #7
 80024dc:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80024de:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80024e2:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80024e4:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80024e6:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80024e8:	2a06      	cmp	r2, #6
 80024ea:	d80b      	bhi.n	8002504 <ADC_RegularChannelConfig+0x50>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80024ec:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80024ee:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80024f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80024f4:	231f      	movs	r3, #31
 80024f6:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80024f8:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
 80024fc:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80024fe:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8002500:	6341      	str	r1, [r0, #52]	; 0x34
 8002502:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8002504:	2a0c      	cmp	r2, #12
 8002506:	d80b      	bhi.n	8002520 <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8002508:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800250a:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 800250c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002510:	231f      	movs	r3, #31
 8002512:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002514:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
 8002518:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800251a:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800251c:	6301      	str	r1, [r0, #48]	; 0x30
 800251e:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8002520:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8002522:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8002524:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002528:	231f      	movs	r3, #31
 800252a:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800252c:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
 8002530:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002532:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8002534:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002536:	bd70      	pop	{r4, r5, r6, pc}

08002538 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8002538:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800253a:	b111      	cbz	r1, 8002542 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 800253c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002540:	e001      	b.n	8002546 <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8002542:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002546:	6083      	str	r3, [r0, #8]
 8002548:	4770      	bx	lr

0800254a <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 800254a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 800254c:	b280      	uxth	r0, r0
 800254e:	4770      	bx	lr

08002550 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8002550:	4b01      	ldr	r3, [pc, #4]	; (8002558 <ADC_GetDualModeConversionValue+0x8>)
 8002552:	6818      	ldr	r0, [r3, #0]
}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	4001244c 	andmi	r2, r1, ip, asr #8

0800255c <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 800255c:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800255e:	b111      	cbz	r1, 8002566 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8002560:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002564:	e001      	b.n	800256a <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8002566:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800256a:	6043      	str	r3, [r0, #4]
 800256c:	4770      	bx	lr

0800256e <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800256e:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002570:	b111      	cbz	r1, 8002578 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8002572:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002576:	e001      	b.n	800257c <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8002578:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800257c:	6043      	str	r3, [r0, #4]
 800257e:	4770      	bx	lr

08002580 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8002580:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8002582:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8002586:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8002588:	6081      	str	r1, [r0, #8]
 800258a:	4770      	bx	lr

0800258c <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 800258c:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800258e:	b111      	cbz	r1, 8002596 <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8002590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002594:	e001      	b.n	800259a <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8002596:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800259a:	6083      	str	r3, [r0, #8]
 800259c:	4770      	bx	lr

0800259e <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800259e:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80025a0:	b111      	cbz	r1, 80025a8 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 80025a2:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 80025a6:	e001      	b.n	80025ac <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 80025a8:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 80025ac:	6083      	str	r3, [r0, #8]
 80025ae:	4770      	bx	lr

080025b0 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 80025b0:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 80025b2:	f3c0 5040 	ubfx	r0, r0, #21, #1
 80025b6:	4770      	bx	lr

080025b8 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025b8:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80025ba:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025bc:	d90c      	bls.n	80025d8 <ADC_InjectedChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80025be:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80025c2:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80025c4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80025c8:	2507      	movs	r5, #7
 80025ca:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025cc:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
 80025d0:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025d2:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80025d4:	60c3      	str	r3, [r0, #12]
 80025d6:	e009      	b.n	80025ec <ADC_InjectedChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80025d8:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80025da:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80025de:	2407      	movs	r4, #7
 80025e0:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025e2:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80025e6:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025e8:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80025ea:	6103      	str	r3, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80025ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80025ee:	3202      	adds	r2, #2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 80025f0:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 80025f4:	1b12      	subs	r2, r2, r4
 80025f6:	b2d2      	uxtb	r2, r2
 80025f8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80025fc:	241f      	movs	r4, #31
 80025fe:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8002600:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8002604:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8002606:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002608:	6381      	str	r1, [r0, #56]	; 0x38
 800260a:	bd70      	pop	{r4, r5, r6, pc}

0800260c <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800260c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 800260e:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8002610:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8002614:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002618:	6383      	str	r3, [r0, #56]	; 0x38
 800261a:	4770      	bx	lr

0800261c <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 800261c:	5042      	str	r2, [r0, r1]
 800261e:	4770      	bx	lr

08002620 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8002620:	3128      	adds	r1, #40	; 0x28
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8002622:	5840      	ldr	r0, [r0, r1]
}
 8002624:	b280      	uxth	r0, r0
 8002626:	4770      	bx	lr

08002628 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8002628:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 800262a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800262e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8002632:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8002634:	6041      	str	r1, [r0, #4]
 8002636:	4770      	bx	lr

08002638 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8002638:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 800263a:	6282      	str	r2, [r0, #40]	; 0x28
 800263c:	4770      	bx	lr

0800263e <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800263e:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8002640:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8002644:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8002646:	6041      	str	r1, [r0, #4]
 8002648:	4770      	bx	lr

0800264a <ADC_TempSensorVrefintCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 800264a:	4b05      	ldr	r3, [pc, #20]	; (8002660 <ADC_TempSensorVrefintCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 800264c:	689a      	ldr	r2, [r3, #8]
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800264e:	b110      	cbz	r0, 8002656 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8002650:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002654:	e001      	b.n	800265a <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8002656:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40012400 	andmi	r2, r1, r0, lsl #8

08002664 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8002664:	6803      	ldr	r3, [r0, #0]
 8002666:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8002668:	bf14      	ite	ne
 800266a:	2001      	movne	r0, #1
 800266c:	2000      	moveq	r0, #0
 800266e:	4770      	bx	lr

08002670 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8002670:	43c9      	mvns	r1, r1
 8002672:	6001      	str	r1, [r0, #0]
 8002674:	4770      	bx	lr

08002676 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8002676:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8002678:	6800      	ldr	r0, [r0, #0]
 800267a:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 800267e:	d004      	beq.n	800268a <ADC_GetITStatus+0x14>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8002680:	b2c9      	uxtb	r1, r1

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8002682:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8002684:	bf14      	ite	ne
 8002686:	2001      	movne	r0, #1
 8002688:	2000      	moveq	r0, #0
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 800268a:	4770      	bx	lr

0800268c <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 800268c:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8002690:	6001      	str	r1, [r0, #0]
 8002692:	4770      	bx	lr

08002694 <BKP_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 8002694:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8002696:	2001      	movs	r0, #1
 8002698:	f000 fefe 	bl	8003498 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 800269c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 80026a0:	2000      	movs	r0, #0
 80026a2:	f000 bef9 	b.w	8003498 <RCC_BackupResetCmd>

080026a6 <BKP_TamperPinLevelConfig>:
void BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));

  *(vu32 *) CR_TPAL_BB = BKP_TamperPinLevel;
 80026a6:	4b01      	ldr	r3, [pc, #4]	; (80026ac <BKP_TamperPinLevelConfig+0x6>)
 80026a8:	6018      	str	r0, [r3, #0]
 80026aa:	4770      	bx	lr
 80026ac:	420d8604 	andmi	r8, sp, #4, 12	; 0x400000

080026b0 <BKP_TamperPinCmd>:
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_TPE_BB = (u32)NewState;
 80026b0:	4b01      	ldr	r3, [pc, #4]	; (80026b8 <BKP_TamperPinCmd+0x8>)
 80026b2:	6018      	str	r0, [r3, #0]
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	420d8600 	andmi	r8, sp, #0, 12

080026bc <BKP_ITConfig>:
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_TPIE_BB = (u32)NewState;
 80026bc:	4b01      	ldr	r3, [pc, #4]	; (80026c4 <BKP_ITConfig+0x8>)
 80026be:	6018      	str	r0, [r3, #0]
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	420d8688 	andmi	r8, sp, #136, 12	; 0x8800000

080026c8 <BKP_RTCOutputConfig>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));

  tmpreg = BKP->RTCCR;
 80026c8:	4a04      	ldr	r2, [pc, #16]	; (80026dc <BKP_RTCOutputConfig+0x14>)
 80026ca:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 80026cc:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80026d0:	041b      	lsls	r3, r3, #16
 80026d2:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 80026d4:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80026d6:	8590      	strh	r0, [r2, #44]	; 0x2c
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40006c00 	andmi	r6, r0, r0, lsl #24

080026e0 <BKP_SetRTCCalibrationValue>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));

  tmpreg = BKP->RTCCR;
 80026e0:	4a04      	ldr	r2, [pc, #16]	; (80026f4 <BKP_SetRTCCalibrationValue+0x14>)
 80026e2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 80026e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80026e8:	041b      	lsls	r3, r3, #16
 80026ea:	0c1b      	lsrs	r3, r3, #16

  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 80026ec:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80026ee:	8590      	strh	r0, [r2, #44]	; 0x2c
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40006c00 	andmi	r6, r0, r0, lsl #24

080026f8 <BKP_WriteBackupRegister>:
void BKP_WriteBackupRegister(u16 BKP_DR, u16 Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  *(vu16 *) (BKP_BASE + BKP_DR) = Data;
 80026f8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80026fc:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 8002700:	8001      	strh	r1, [r0, #0]
 8002702:	4770      	bx	lr

08002704 <BKP_ReadBackupRegister>:
u16 BKP_ReadBackupRegister(u16 BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  return (*(vu16 *) (BKP_BASE + BKP_DR));
 8002704:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002708:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 800270c:	8800      	ldrh	r0, [r0, #0]
}
 800270e:	b280      	uxth	r0, r0
 8002710:	4770      	bx	lr

08002712 <BKP_GetFlagStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Event flag (SET or RESET).
*******************************************************************************/
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(vu32 *) CSR_TEF_BB);
 8002712:	4b02      	ldr	r3, [pc, #8]	; (800271c <BKP_GetFlagStatus+0xa>)
 8002714:	6818      	ldr	r0, [r3, #0]
}
 8002716:	b2c0      	uxtb	r0, r0
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	420d86a0 	andmi	r8, sp, #160, 12	; 0xa000000

08002720 <BKP_ClearFlag>:
* Return         : None
*******************************************************************************/
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8002720:	4a03      	ldr	r2, [pc, #12]	; (8002730 <BKP_ClearFlag+0x10>)
 8002722:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8002724:	b29b      	uxth	r3, r3
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	8693      	strh	r3, [r2, #52]	; 0x34
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40006c00 	andmi	r6, r0, r0, lsl #24

08002734 <BKP_GetITStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Interrupt (SET or RESET).
*******************************************************************************/
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(vu32 *) CSR_TIF_BB);
 8002734:	4b01      	ldr	r3, [pc, #4]	; (800273c <BKP_GetITStatus+0x8>)
 8002736:	6818      	ldr	r0, [r3, #0]
}
 8002738:	b2c0      	uxtb	r0, r0
 800273a:	4770      	bx	lr
 800273c:	420d86a4 	andmi	r8, sp, #164, 12	; 0xa400000

08002740 <BKP_ClearITPendingBit>:
* Return         : None
*******************************************************************************/
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8002740:	4a03      	ldr	r2, [pc, #12]	; (8002750 <BKP_ClearITPendingBit+0x10>)
 8002742:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 8002744:	b29b      	uxth	r3, r3
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	8693      	strh	r3, [r2, #52]	; 0x34
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40006c00 	andmi	r6, r0, r0, lsl #24

08002754 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8002754:	4b04      	ldr	r3, [pc, #16]	; (8002768 <FLASH_SetLatency+0x14>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800275c:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4310      	orrs	r0, r2
 8002762:	6018      	str	r0, [r3, #0]
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40022000 	andmi	r2, r2, r0

0800276c <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 800276c:	4b04      	ldr	r3, [pc, #16]	; (8002780 <FLASH_HalfCycleAccessCmd+0x14>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f022 0208 	bic.w	r2, r2, #8
 8002774:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4310      	orrs	r0, r2
 800277a:	6018      	str	r0, [r3, #0]
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	40022000 	andmi	r2, r2, r0

08002784 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8002784:	4b04      	ldr	r3, [pc, #16]	; (8002798 <FLASH_PrefetchBufferCmd+0x14>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	f022 0210 	bic.w	r2, r2, #16
 800278c:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4310      	orrs	r0, r2
 8002792:	6018      	str	r0, [r3, #0]
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40022000 	andmi	r2, r2, r0

0800279c <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <FLASH_Unlock+0x10>)
 800279e:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <FLASH_Unlock+0x14>)
 80027a0:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80027a2:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40022000 	andmi	r2, r2, r0
 80027b0:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080027b4 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80027b4:	4a02      	ldr	r2, [pc, #8]	; (80027c0 <FLASH_Lock+0xc>)
 80027b6:	6913      	ldr	r3, [r2, #16]
 80027b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027bc:	6113      	str	r3, [r2, #16]
 80027be:	4770      	bx	lr
 80027c0:	40022000 	andmi	r2, r2, r0

080027c4 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80027c4:	4b01      	ldr	r3, [pc, #4]	; (80027cc <FLASH_GetUserOptionByte+0x8>)
 80027c6:	69d8      	ldr	r0, [r3, #28]
}
 80027c8:	0880      	lsrs	r0, r0, #2
 80027ca:	4770      	bx	lr
 80027cc:	40022000 	andmi	r2, r2, r0

080027d0 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80027d0:	4b01      	ldr	r3, [pc, #4]	; (80027d8 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80027d2:	6a18      	ldr	r0, [r3, #32]
}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	40022000 	andmi	r2, r2, r0

080027dc <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80027dc:	4b02      	ldr	r3, [pc, #8]	; (80027e8 <FLASH_GetReadOutProtectionStatus+0xc>)
 80027de:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80027e0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40022000 	andmi	r2, r2, r0

080027ec <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80027ec:	4b02      	ldr	r3, [pc, #8]	; (80027f8 <FLASH_GetPrefetchBufferStatus+0xc>)
 80027ee:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80027f0:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40022000 	andmi	r2, r2, r0

080027fc <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 80027fc:	4b04      	ldr	r3, [pc, #16]	; (8002810 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80027fe:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8002800:	b109      	cbz	r1, 8002806 <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8002802:	4310      	orrs	r0, r2
 8002804:	e001      	b.n	800280a <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 8002806:	ea22 0000 	bic.w	r0, r2, r0
 800280a:	6118      	str	r0, [r3, #16]
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40022000 	andmi	r2, r2, r0

08002814 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8002814:	2801      	cmp	r0, #1
 8002816:	4b06      	ldr	r3, [pc, #24]	; (8002830 <FLASH_GetFlagStatus+0x1c>)
 8002818:	d103      	bne.n	8002822 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 800281a:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800281c:	f000 0001 	and.w	r0, r0, #1
 8002820:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8002826:	bf14      	ite	ne
 8002828:	2001      	movne	r0, #1
 800282a:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40022000 	andmi	r2, r2, r0

08002834 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8002834:	4b01      	ldr	r3, [pc, #4]	; (800283c <FLASH_ClearFlag+0x8>)
 8002836:	60d8      	str	r0, [r3, #12]
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40022000 	andmi	r2, r2, r0

08002840 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8002840:	4b08      	ldr	r3, [pc, #32]	; (8002864 <FLASH_GetStatus+0x24>)
 8002842:	68da      	ldr	r2, [r3, #12]
 8002844:	07d1      	lsls	r1, r2, #31
 8002846:	d409      	bmi.n	800285c <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	0752      	lsls	r2, r2, #29
 800284c:	d408      	bmi.n	8002860 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8002854:	bf14      	ite	ne
 8002856:	2003      	movne	r0, #3
 8002858:	2004      	moveq	r0, #4
 800285a:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 800285c:	2001      	movs	r0, #1
 800285e:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8002860:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8002862:	4770      	bx	lr
 8002864:	40022000 	andmi	r2, r2, r0

08002868 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8002868:	b513      	push	{r0, r1, r4, lr}
 800286a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 800286c:	f7ff ffe8 	bl	8002840 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8002870:	2801      	cmp	r0, #1
 8002872:	d10f      	bne.n	8002894 <FLASH_WaitForLastOperation+0x2c>
 8002874:	b164      	cbz	r4, 8002890 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8002876:	2300      	movs	r3, #0
 8002878:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800287a:	23ff      	movs	r3, #255	; 0xff
 800287c:	9301      	str	r3, [sp, #4]
 800287e:	9b01      	ldr	r3, [sp, #4]
 8002880:	b113      	cbz	r3, 8002888 <FLASH_WaitForLastOperation+0x20>
 8002882:	9b01      	ldr	r3, [sp, #4]
 8002884:	3b01      	subs	r3, #1
 8002886:	e7f9      	b.n	800287c <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8002888:	f7ff ffda 	bl	8002840 <FLASH_GetStatus>
    Timeout--;
 800288c:	3c01      	subs	r4, #1
 800288e:	e7ef      	b.n	8002870 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8002890:	2005      	movs	r0, #5
 8002892:	e002      	b.n	800289a <FLASH_WaitForLastOperation+0x32>
 8002894:	2c00      	cmp	r4, #0
 8002896:	bf08      	it	eq
 8002898:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 800289a:	b002      	add	sp, #8
 800289c:	bd10      	pop	{r4, pc}

0800289e <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 800289e:	b538      	push	{r3, r4, r5, lr}
 80028a0:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80028a2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028a6:	f7ff ffdf 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80028aa:	2804      	cmp	r0, #4
 80028ac:	d114      	bne.n	80028d8 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80028ae:	4c0b      	ldr	r4, [pc, #44]	; (80028dc <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028b0:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80028b4:	6923      	ldr	r3, [r4, #16]
 80028b6:	f043 0302 	orr.w	r3, r3, #2
 80028ba:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80028bc:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80028be:	6923      	ldr	r3, [r4, #16]
 80028c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028c4:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028c6:	f7ff ffcf 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80028ca:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80028cc:	bf1f      	itttt	ne
 80028ce:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80028d2:	6922      	ldrne	r2, [r4, #16]
 80028d4:	4013      	andne	r3, r2
 80028d6:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80028d8:	bd38      	pop	{r3, r4, r5, pc}
 80028da:	bf00      	nop
 80028dc:	40022000 	andmi	r2, r2, r0

080028e0 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80028e0:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80028e2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028e6:	f7ff ffbf 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80028ea:	2804      	cmp	r0, #4
 80028ec:	d113      	bne.n	8002916 <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80028ee:	4c0a      	ldr	r4, [pc, #40]	; (8002918 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80028f0:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80028f4:	6923      	ldr	r3, [r4, #16]
 80028f6:	f043 0304 	orr.w	r3, r3, #4
 80028fa:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80028fc:	6923      	ldr	r3, [r4, #16]
 80028fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002902:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002904:	f7ff ffb0 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002908:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 800290a:	bf1f      	itttt	ne
 800290c:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 8002910:	6922      	ldrne	r2, [r4, #16]
 8002912:	4013      	andne	r3, r2
 8002914:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 8002916:	bd10      	pop	{r4, pc}
 8002918:	40022000 	andmi	r2, r2, r0

0800291c <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 800291c:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800291e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002922:	f7ff ffa1 	bl	8002868 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002926:	2804      	cmp	r0, #4
 8002928:	d129      	bne.n	800297e <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800292a:	4c15      	ldr	r4, [pc, #84]	; (8002980 <FLASH_EraseOptionBytes+0x64>)
 800292c:	4b15      	ldr	r3, [pc, #84]	; (8002984 <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800292e:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002932:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002934:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002938:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800293a:	6923      	ldr	r3, [r4, #16]
 800293c:	f043 0320 	orr.w	r3, r3, #32
 8002940:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8002942:	6923      	ldr	r3, [r4, #16]
 8002944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002948:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800294a:	f7ff ff8d 	bl	8002868 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 800294e:	2804      	cmp	r0, #4
 8002950:	d10e      	bne.n	8002970 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002952:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002956:	6922      	ldr	r2, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002958:	200f      	movs	r0, #15
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800295a:	4013      	ands	r3, r2
 800295c:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 800295e:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8002960:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8002962:	f043 0310 	orr.w	r3, r3, #16
 8002966:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8002968:	4b07      	ldr	r3, [pc, #28]	; (8002988 <FLASH_EraseOptionBytes+0x6c>)
 800296a:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800296c:	f7ff ff7c 	bl	8002868 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8002970:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8002972:	bf1f      	itttt	ne
 8002974:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002978:	6922      	ldrne	r2, [r4, #16]
 800297a:	4013      	andne	r3, r2
 800297c:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 800297e:	bd10      	pop	{r4, pc}
 8002980:	40022000 	andmi	r2, r2, r0
 8002984:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002988:	1ffff800 	svcne	0x00fff800

0800298c <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800298c:	b570      	push	{r4, r5, r6, lr}
 800298e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002990:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8002992:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002994:	f7ff ff68 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002998:	2804      	cmp	r0, #4
 800299a:	d117      	bne.n	80029cc <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800299c:	4c0c      	ldr	r4, [pc, #48]	; (80029d0 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800299e:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80029a0:	6923      	ldr	r3, [r4, #16]
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80029a8:	b2ab      	uxth	r3, r5
 80029aa:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029ac:	f7ff ff5c 	bl	8002868 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80029b0:	2804      	cmp	r0, #4
 80029b2:	d104      	bne.n	80029be <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80029b4:	0c2d      	lsrs	r5, r5, #16
 80029b6:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029b8:	200f      	movs	r0, #15
 80029ba:	f7ff ff55 	bl	8002868 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80029be:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80029c0:	bf1f      	itttt	ne
 80029c2:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80029c6:	6922      	ldrne	r2, [r4, #16]
 80029c8:	4013      	andne	r3, r2
 80029ca:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 80029cc:	bd70      	pop	{r4, r5, r6, pc}
 80029ce:	bf00      	nop
 80029d0:	40022000 	andmi	r2, r2, r0

080029d4 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029d8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80029da:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029dc:	f7ff ff44 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80029e0:	2804      	cmp	r0, #4
 80029e2:	d10f      	bne.n	8002a04 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80029e4:	4c08      	ldr	r4, [pc, #32]	; (8002a08 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029e6:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 80029e8:	6923      	ldr	r3, [r4, #16]
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 80029f0:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80029f2:	f7ff ff39 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80029f6:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80029f8:	bf1f      	itttt	ne
 80029fa:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80029fe:	6922      	ldrne	r2, [r4, #16]
 8002a00:	4013      	andne	r3, r2
 8002a02:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8002a04:	bd70      	pop	{r4, r5, r6, pc}
 8002a06:	bf00      	nop
 8002a08:	40022000 	andmi	r2, r2, r0

08002a0c <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a10:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002a12:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a14:	f7ff ff28 	bl	8002868 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002a18:	2804      	cmp	r0, #4
 8002a1a:	d115      	bne.n	8002a48 <FLASH_ProgramOptionByteData+0x3c>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a1c:	4c0b      	ldr	r4, [pc, #44]	; (8002a4c <FLASH_ProgramOptionByteData+0x40>)
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <FLASH_ProgramOptionByteData+0x44>)
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
 8002a20:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a22:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002a24:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002a28:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002a2a:	6923      	ldr	r3, [r4, #16]
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a2c:	200f      	movs	r0, #15
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002a2e:	f043 0310 	orr.w	r3, r3, #16
 8002a32:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8002a34:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a36:	f7ff ff17 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002a3a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002a3c:	bf1f      	itttt	ne
 8002a3e:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002a42:	6922      	ldrne	r2, [r4, #16]
 8002a44:	4013      	andne	r3, r2
 8002a46:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8002a48:	bd70      	pop	{r4, r5, r6, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40022000 	andmi	r2, r2, r0
 8002a50:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08002a54 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8002a54:	b510      	push	{r4, lr}
 8002a56:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a58:	200f      	movs	r0, #15
 8002a5a:	f7ff ff05 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002a5e:	2804      	cmp	r0, #4
 8002a60:	d141      	bne.n	8002ae6 <FLASH_EnableWriteProtection+0x92>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8002a62:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a64:	4b20      	ldr	r3, [pc, #128]	; (8002ae8 <FLASH_EnableWriteProtection+0x94>)
 8002a66:	4a21      	ldr	r2, [pc, #132]	; (8002aec <FLASH_EnableWriteProtection+0x98>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8002a68:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a6a:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002a6c:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002a70:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8002a72:	691a      	ldr	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002a74:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8002a76:	f042 0210 	orr.w	r2, r2, #16
 8002a7a:	611a      	str	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002a7c:	d104      	bne.n	8002a88 <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002a7e:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002a82:	2bff      	cmp	r3, #255	; 0xff
 8002a84:	d108      	bne.n	8002a98 <FLASH_EnableWriteProtection+0x44>
 8002a86:	e00f      	b.n	8002aa8 <FLASH_EnableWriteProtection+0x54>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002a88:	4b19      	ldr	r3, [pc, #100]	; (8002af0 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a8a:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002a8c:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a8e:	f7ff feeb 	bl	8002868 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002a92:	2804      	cmp	r0, #4
 8002a94:	d11f      	bne.n	8002ad6 <FLASH_EnableWriteProtection+0x82>
 8002a96:	e7f2      	b.n	8002a7e <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8002a98:	4a15      	ldr	r2, [pc, #84]	; (8002af0 <FLASH_EnableWriteProtection+0x9c>)
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002a9a:	b29b      	uxth	r3, r3
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8002a9c:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a9e:	200f      	movs	r0, #15
 8002aa0:	f7ff fee2 	bl	8002868 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002aa4:	2804      	cmp	r0, #4
 8002aa6:	d116      	bne.n	8002ad6 <FLASH_EnableWriteProtection+0x82>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002aa8:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002aac:	2bff      	cmp	r3, #255	; 0xff
 8002aae:	d007      	beq.n	8002ac0 <FLASH_EnableWriteProtection+0x6c>
    {
      OB->WRP2 = WRP2_Data;
 8002ab0:	4a0f      	ldr	r2, [pc, #60]	; (8002af0 <FLASH_EnableWriteProtection+0x9c>)
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002ab2:	b29b      	uxth	r3, r3
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8002ab4:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ab6:	200f      	movs	r0, #15
 8002ab8:	f7ff fed6 	bl	8002868 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002abc:	2804      	cmp	r0, #4
 8002abe:	d10a      	bne.n	8002ad6 <FLASH_EnableWriteProtection+0x82>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002ac0:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002ac2:	2cff      	cmp	r4, #255	; 0xff
 8002ac4:	d101      	bne.n	8002aca <FLASH_EnableWriteProtection+0x76>
 8002ac6:	2004      	movs	r0, #4
 8002ac8:	e007      	b.n	8002ada <FLASH_EnableWriteProtection+0x86>
    {
      OB->WRP3 = WRP3_Data;
 8002aca:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <FLASH_EnableWriteProtection+0x9c>)
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002acc:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8002ace:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ad0:	200f      	movs	r0, #15
 8002ad2:	f7ff fec9 	bl	8002868 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8002ad6:	2801      	cmp	r0, #1
 8002ad8:	d005      	beq.n	8002ae6 <FLASH_EnableWriteProtection+0x92>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002ada:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002ade:	4a02      	ldr	r2, [pc, #8]	; (8002ae8 <FLASH_EnableWriteProtection+0x94>)
 8002ae0:	6911      	ldr	r1, [r2, #16]
 8002ae2:	400b      	ands	r3, r1
 8002ae4:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8002ae6:	bd10      	pop	{r4, pc}
 8002ae8:	40022000 	andmi	r2, r2, r0
 8002aec:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002af0:	1ffff800 	svcne	0x00fff800

08002af4 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8002af4:	b538      	push	{r3, r4, r5, lr}
 8002af6:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8002af8:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002afc:	f7ff feb4 	bl	8002868 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002b00:	2804      	cmp	r0, #4
 8002b02:	d136      	bne.n	8002b72 <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b04:	4c1b      	ldr	r4, [pc, #108]	; (8002b74 <FLASH_ReadOutProtection+0x80>)
 8002b06:	4b1c      	ldr	r3, [pc, #112]	; (8002b78 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002b08:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b0c:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002b0e:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002b12:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8002b14:	6923      	ldr	r3, [r4, #16]
 8002b16:	f043 0320 	orr.w	r3, r3, #32
 8002b1a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8002b1c:	6923      	ldr	r3, [r4, #16]
 8002b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b22:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002b24:	f7ff fea0 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8002b28:	2804      	cmp	r0, #4
 8002b2a:	d11b      	bne.n	8002b64 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002b2c:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002b30:	6922      	ldr	r2, [r4, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8002b36:	6923      	ldr	r3, [r4, #16]
 8002b38:	f043 0310 	orr.w	r3, r3, #16
 8002b3c:	6123      	str	r3, [r4, #16]
 8002b3e:	4b0f      	ldr	r3, [pc, #60]	; (8002b7c <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 8002b40:	b10d      	cbz	r5, 8002b46 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8002b42:	2200      	movs	r2, #0
 8002b44:	e000      	b.n	8002b48 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8002b46:	22a5      	movs	r2, #165	; 0xa5
 8002b48:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8002b4a:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002b4e:	f7ff fe8b 	bl	8002868 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8002b52:	2801      	cmp	r0, #1
 8002b54:	d00d      	beq.n	8002b72 <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8002b56:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002b5a:	4a06      	ldr	r2, [pc, #24]	; (8002b74 <FLASH_ReadOutProtection+0x80>)
 8002b5c:	6911      	ldr	r1, [r2, #16]
 8002b5e:	400b      	ands	r3, r1
 8002b60:	6113      	str	r3, [r2, #16]
 8002b62:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8002b64:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8002b66:	bf1f      	itttt	ne
 8002b68:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8002b6c:	6922      	ldrne	r2, [r4, #16]
 8002b6e:	4013      	andne	r3, r2
 8002b70:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8002b72:	bd38      	pop	{r3, r4, r5, pc}
 8002b74:	40022000 	andmi	r2, r2, r0
 8002b78:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002b7c:	1ffff800 	svcne	0x00fff800

08002b80 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002b82:	4d11      	ldr	r5, [pc, #68]	; (8002bc8 <FLASH_UserOptionByteConfig+0x48>)
 8002b84:	4b11      	ldr	r3, [pc, #68]	; (8002bcc <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b86:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002b88:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8002b8a:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002b8e:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b90:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002b92:	460f      	mov	r7, r1
 8002b94:	4614      	mov	r4, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b96:	f7ff fe67 	bl	8002868 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002b9a:	2804      	cmp	r0, #4
 8002b9c:	d113      	bne.n	8002bc6 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002b9e:	692b      	ldr	r3, [r5, #16]
 8002ba0:	f044 00f8 	orr.w	r0, r4, #248	; 0xf8
 8002ba4:	f043 0310 	orr.w	r3, r3, #16
 8002ba8:	612b      	str	r3, [r5, #16]
 8002baa:	4338      	orrs	r0, r7
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8002bac:	4b08      	ldr	r3, [pc, #32]	; (8002bd0 <FLASH_UserOptionByteConfig+0x50>)
 8002bae:	4330      	orrs	r0, r6
 8002bb0:	8058      	strh	r0, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002bb2:	200f      	movs	r0, #15
 8002bb4:	f7ff fe58 	bl	8002868 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002bb8:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002bba:	bf1f      	itttt	ne
 8002bbc:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002bc0:	692a      	ldrne	r2, [r5, #16]
 8002bc2:	4013      	andne	r3, r2
 8002bc4:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8002bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bc8:	40022000 	andmi	r2, r2, r0
 8002bcc:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002bd0:	1ffff800 	svcne	0x00fff800

08002bd4 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002bd4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002bd6:	4b26      	ldr	r3, [pc, #152]	; (8002c70 <GPIO_DeInit+0x9c>)
 8002bd8:	4298      	cmp	r0, r3
 8002bda:	d02f      	beq.n	8002c3c <GPIO_DeInit+0x68>
 8002bdc:	d811      	bhi.n	8002c02 <GPIO_DeInit+0x2e>
 8002bde:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002be2:	4298      	cmp	r0, r3
 8002be4:	d01e      	beq.n	8002c24 <GPIO_DeInit+0x50>
 8002be6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bea:	4298      	cmp	r0, r3
 8002bec:	d020      	beq.n	8002c30 <GPIO_DeInit+0x5c>
 8002bee:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002bf2:	4298      	cmp	r0, r3
 8002bf4:	d13a      	bne.n	8002c6c <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002bf6:	2004      	movs	r0, #4
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	f000 fc35 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8002bfe:	2004      	movs	r0, #4
 8002c00:	e02f      	b.n	8002c62 <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <GPIO_DeInit+0xa0>)
 8002c04:	4298      	cmp	r0, r3
 8002c06:	d01f      	beq.n	8002c48 <GPIO_DeInit+0x74>
 8002c08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c0c:	4298      	cmp	r0, r3
 8002c0e:	d021      	beq.n	8002c54 <GPIO_DeInit+0x80>
 8002c10:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002c14:	4298      	cmp	r0, r3
 8002c16:	d129      	bne.n	8002c6c <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8002c18:	2040      	movs	r0, #64	; 0x40
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	f000 fc24 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8002c20:	2040      	movs	r0, #64	; 0x40
 8002c22:	e01e      	b.n	8002c62 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002c24:	2008      	movs	r0, #8
 8002c26:	2101      	movs	r1, #1
 8002c28:	f000 fc1e 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8002c2c:	2008      	movs	r0, #8
 8002c2e:	e018      	b.n	8002c62 <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002c30:	2010      	movs	r0, #16
 8002c32:	2101      	movs	r1, #1
 8002c34:	f000 fc18 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8002c38:	2010      	movs	r0, #16
 8002c3a:	e012      	b.n	8002c62 <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8002c3c:	2020      	movs	r0, #32
 8002c3e:	2101      	movs	r1, #1
 8002c40:	f000 fc12 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8002c44:	2020      	movs	r0, #32
 8002c46:	e00c      	b.n	8002c62 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8002c48:	2080      	movs	r0, #128	; 0x80
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	f000 fc0c 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8002c50:	2080      	movs	r0, #128	; 0x80
 8002c52:	e006      	b.n	8002c62 <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8002c54:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c58:	2101      	movs	r1, #1
 8002c5a:	f000 fc05 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002c5e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c62:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8002c64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002c68:	f000 bbfe 	b.w	8003468 <RCC_APB2PeriphResetCmd>
 8002c6c:	bd08      	pop	{r3, pc}
 8002c6e:	bf00      	nop
 8002c70:	40011400 	andmi	r1, r1, r0, lsl #8
 8002c74:	40011c00 	andmi	r1, r1, r0, lsl #24

08002c78 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8002c78:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	4601      	mov	r1, r0
 8002c7e:	f000 fbf3 	bl	8003468 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8002c82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8002c86:	2001      	movs	r0, #1
 8002c88:	2100      	movs	r1, #0
 8002c8a:	f000 bbed 	b.w	8003468 <RCC_APB2PeriphResetCmd>

08002c8e <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002c8e:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002c90:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8002c92:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002c94:	bf48      	it	mi
 8002c96:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002c98:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002c9a:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002c9e:	bf48      	it	mi
 8002ca0:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002ca2:	f015 0fff 	tst.w	r5, #255	; 0xff
 8002ca6:	d01d      	beq.n	8002ce4 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8002ca8:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002caa:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8002cac:	2601      	movs	r6, #1
 8002cae:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002cb0:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8002cb4:	42b7      	cmp	r7, r6
 8002cb6:	d111      	bne.n	8002cdc <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8002cb8:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002cbc:	260f      	movs	r6, #15
 8002cbe:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002cc2:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002cc6:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002cc8:	fa03 f60e 	lsl.w	r6, r3, lr
 8002ccc:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002cd0:	d101      	bne.n	8002cd6 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8002cd2:	6147      	str	r7, [r0, #20]
 8002cd4:	e002      	b.n	8002cdc <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002cd6:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8002cd8:	bf08      	it	eq
 8002cda:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002cdc:	3401      	adds	r4, #1
 8002cde:	2c08      	cmp	r4, #8
 8002ce0:	d1e4      	bne.n	8002cac <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002ce2:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002ce4:	2dff      	cmp	r5, #255	; 0xff
 8002ce6:	d91f      	bls.n	8002d28 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8002ce8:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002cea:	2400      	movs	r4, #0
 8002cec:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8002cf0:	2601      	movs	r6, #1
 8002cf2:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8002cf4:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8002cf8:	42b7      	cmp	r7, r6
 8002cfa:	d111      	bne.n	8002d20 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8002cfc:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002d00:	260f      	movs	r6, #15
 8002d02:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002d06:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002d0a:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002d0c:	fa03 f60e 	lsl.w	r6, r3, lr
 8002d10:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002d14:	d101      	bne.n	8002d1a <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8002d16:	6147      	str	r7, [r0, #20]
 8002d18:	e002      	b.n	8002d20 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002d1a:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8002d1c:	bf08      	it	eq
 8002d1e:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002d20:	3401      	adds	r4, #1
 8002d22:	2c08      	cmp	r4, #8
 8002d24:	d1e2      	bne.n	8002cec <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002d26:	6041      	str	r1, [r0, #4]
 8002d28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d2a <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002d2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d2e:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002d30:	2302      	movs	r3, #2
 8002d32:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002d34:	2304      	movs	r3, #4
 8002d36:	70c3      	strb	r3, [r0, #3]
 8002d38:	4770      	bx	lr

08002d3a <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8002d3a:	6883      	ldr	r3, [r0, #8]
 8002d3c:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002d3e:	bf14      	ite	ne
 8002d40:	2001      	movne	r0, #1
 8002d42:	2000      	moveq	r0, #0
 8002d44:	4770      	bx	lr

08002d46 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8002d46:	6880      	ldr	r0, [r0, #8]
}
 8002d48:	b280      	uxth	r0, r0
 8002d4a:	4770      	bx	lr

08002d4c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8002d4c:	68c3      	ldr	r3, [r0, #12]
 8002d4e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002d50:	bf14      	ite	ne
 8002d52:	2001      	movne	r0, #1
 8002d54:	2000      	moveq	r0, #0
 8002d56:	4770      	bx	lr

08002d58 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8002d58:	68c0      	ldr	r0, [r0, #12]
}
 8002d5a:	b280      	uxth	r0, r0
 8002d5c:	4770      	bx	lr

08002d5e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8002d5e:	6101      	str	r1, [r0, #16]
 8002d60:	4770      	bx	lr

08002d62 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002d62:	6141      	str	r1, [r0, #20]
 8002d64:	4770      	bx	lr

08002d66 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8002d66:	b10a      	cbz	r2, 8002d6c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d68:	6101      	str	r1, [r0, #16]
 8002d6a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8002d6c:	6141      	str	r1, [r0, #20]
 8002d6e:	4770      	bx	lr

08002d70 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8002d70:	60c1      	str	r1, [r0, #12]
 8002d72:	4770      	bx	lr

08002d74 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8002d74:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d78:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002d7a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d7c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d7e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d80:	6983      	ldr	r3, [r0, #24]
 8002d82:	4770      	bx	lr

08002d84 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8002d84:	4a05      	ldr	r2, [pc, #20]	; (8002d9c <GPIO_EventOutputConfig+0x18>)
 8002d86:	6813      	ldr	r3, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8002d88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d8c:	041b      	lsls	r3, r3, #16
 8002d8e:	0c1b      	lsrs	r3, r3, #16
 8002d90:	4319      	orrs	r1, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8002d92:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8002d96:	6010      	str	r0, [r2, #0]
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	40010000 	andmi	r0, r1, r0

08002da0 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8002da0:	4b01      	ldr	r3, [pc, #4]	; (8002da8 <GPIO_EventOutputCmd+0x8>)
 8002da2:	6018      	str	r0, [r3, #0]
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	4220001c 	eormi	r0, r0, #28

08002dac <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8002dac:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002dae:	4c13      	ldr	r4, [pc, #76]	; (8002dfc <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002db0:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8002db4:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002db8:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8002dba:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002dbc:	d106      	bne.n	8002dcc <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002dbe:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8002dc0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002dc4:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8002dc8:	6065      	str	r5, [r4, #4]
 8002dca:	e00e      	b.n	8002dea <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8002dcc:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dce:	bf55      	itete	pl
 8002dd0:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002dd2:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dd4:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8002dd6:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002dda:	bf4c      	ite	mi
 8002ddc:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dde:	fa02 f404 	lslpl.w	r4, r2, r4
 8002de2:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8002de6:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8002dea:	b119      	cbz	r1, 8002df4 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002dec:	0d40      	lsrs	r0, r0, #21
 8002dee:	0100      	lsls	r0, r0, #4
 8002df0:	4082      	lsls	r2, r0
 8002df2:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8002df4:	4a01      	ldr	r2, [pc, #4]	; (8002dfc <GPIO_PinRemapConfig+0x50>)
 8002df6:	6053      	str	r3, [r2, #4]
 8002df8:	bd30      	pop	{r4, r5, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40010000 	andmi	r0, r1, r0

08002e00 <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e00:	f001 0303 	and.w	r3, r1, #3
 8002e04:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002e08:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002e0c:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8002e10:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e12:	009b      	lsls	r3, r3, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002e14:	688c      	ldr	r4, [r1, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002e16:	220f      	movs	r2, #15
 8002e18:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002e1a:	ea24 0202 	bic.w	r2, r4, r2
 8002e1e:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8002e20:	688a      	ldr	r2, [r1, #8]
 8002e22:	4098      	lsls	r0, r3
 8002e24:	4302      	orrs	r2, r0
 8002e26:	608a      	str	r2, [r1, #8]
 8002e28:	bd10      	pop	{r4, pc}
 8002e2a:	bf00      	nop

08002e2c <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002e2e:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002e32:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e36:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002e3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8002e3e:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8002e42:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8002e46:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8002e48:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e4c:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8002e4e:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e50:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8002e52:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002e56:	d1f7      	bne.n	8002e48 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	e000e100 	and	lr, r0, r0, lsl #2

08002e60 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002e60:	4b09      	ldr	r3, [pc, #36]	; (8002e88 <NVIC_SCBDeInit+0x28>)
 8002e62:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002e66:	4909      	ldr	r1, [pc, #36]	; (8002e8c <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002e68:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002e6e:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8002e70:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8002e72:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8002e74:	619a      	str	r2, [r3, #24]
 8002e76:	61da      	str	r2, [r3, #28]
 8002e78:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e80:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
 8002e86:	4770      	bx	lr
 8002e88:	e000ed00 	and	lr, r0, r0, lsl #26
 8002e8c:	05fa0000 	ldrbeq	r0, [sl, #0]!

08002e90 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002e90:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8002e94:	4b02      	ldr	r3, [pc, #8]	; (8002ea0 <NVIC_PriorityGroupConfig+0x10>)
 8002e96:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8002e9a:	60d8      	str	r0, [r3, #12]
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	e000ed00 	and	lr, r0, r0, lsl #26

08002ea4 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002ea4:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002ea6:	b530      	push	{r4, r5, lr}
 8002ea8:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002eaa:	b372      	cbz	r2, 8002f0a <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002eac:	4a1c      	ldr	r2, [pc, #112]	; (8002f20 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002eae:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002eb2:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002eb4:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002eb6:	43e4      	mvns	r4, r4
 8002eb8:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8002ebc:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002ec0:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8002ec4:	220f      	movs	r2, #15
 8002ec6:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8002ec8:	7884      	ldrb	r4, [r0, #2]
 8002eca:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8002ece:	4022      	ands	r2, r4
 8002ed0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8002ed4:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8002ed8:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8002eda:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002ede:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8002ee0:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002ee2:	21ff      	movs	r1, #255	; 0xff
 8002ee4:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002ee6:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8002ee8:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8002eec:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8002eee:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8002ef0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002ef4:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002ef6:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002ef8:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f02:	4a08      	ldr	r2, [pc, #32]	; (8002f24 <NVIC_Init+0x80>)
 8002f04:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002f08:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f0a:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002f14:	f102 0320 	add.w	r3, r2, #32
 8002f18:	4a02      	ldr	r2, [pc, #8]	; (8002f24 <NVIC_Init+0x80>)
 8002f1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002f1e:	bd30      	pop	{r4, r5, pc}
 8002f20:	e000ed00 	and	lr, r0, r0, lsl #26
 8002f24:	e000e100 	and	lr, r0, r0, lsl #2

08002f28 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8002f2c:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8002f2e:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8002f30:	70c3      	strb	r3, [r0, #3]
 8002f32:	4770      	bx	lr

08002f34 <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8002f34:	f001 bb93 	b.w	800465e <__SETPRIMASK>

08002f38 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8002f38:	f001 bb93 	b.w	8004662 <__RESETPRIMASK>

08002f3c <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8002f3c:	f001 bb93 	b.w	8004666 <__SETFAULTMASK>

08002f40 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8002f40:	f001 bb93 	b.w	800466a <__RESETFAULTMASK>

08002f44 <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8002f44:	0100      	lsls	r0, r0, #4
 8002f46:	f001 bb92 	b.w	800466e <__BASEPRICONFIG>

08002f4a <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8002f4a:	f001 bb93 	b.w	8004674 <__GetBASEPRI>

08002f4e <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8002f4e:	4b02      	ldr	r3, [pc, #8]	; (8002f58 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8002f50:	6858      	ldr	r0, [r3, #4]
}
 8002f52:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8002f56:	4770      	bx	lr
 8002f58:	e000ed00 	and	lr, r0, r0, lsl #26

08002f5c <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8002f5c:	f000 031f 	and.w	r3, r0, #31
 8002f60:	2201      	movs	r2, #1
 8002f62:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8002f64:	4904      	ldr	r1, [pc, #16]	; (8002f78 <NVIC_GetIRQChannelPendingBitStatus+0x1c>)
 8002f66:	0943      	lsrs	r3, r0, #5
 8002f68:	3340      	adds	r3, #64	; 0x40
 8002f6a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8002f6e:	4010      	ands	r0, r2
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8002f70:	1a83      	subs	r3, r0, r2
 8002f72:	4258      	negs	r0, r3
 8002f74:	4158      	adcs	r0, r3
 8002f76:	4770      	bx	lr
 8002f78:	e000e100 	and	lr, r0, r0, lsl #2

08002f7c <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8002f7c:	4b01      	ldr	r3, [pc, #4]	; (8002f84 <NVIC_SetIRQChannelPendingBit+0x8>)
 8002f7e:	6018      	str	r0, [r3, #0]
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e000ef00 	and	lr, r0, r0, lsl #30

08002f88 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8002f88:	0943      	lsrs	r3, r0, #5
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f000 001f 	and.w	r0, r0, #31
 8002f90:	4902      	ldr	r1, [pc, #8]	; (8002f9c <NVIC_ClearIRQChannelPendingBit+0x14>)
 8002f92:	4082      	lsls	r2, r0
 8002f94:	3360      	adds	r3, #96	; 0x60
 8002f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002f9a:	4770      	bx	lr
 8002f9c:	e000e100 	and	lr, r0, r0, lsl #2

08002fa0 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8002fa0:	4b02      	ldr	r3, [pc, #8]	; (8002fac <NVIC_GetCurrentActiveHandler+0xc>)
 8002fa2:	6858      	ldr	r0, [r3, #4]
}
 8002fa4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000ed00 	and	lr, r0, r0, lsl #26

08002fb0 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8002fb0:	f000 031f 	and.w	r3, r0, #31
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8002fb8:	4904      	ldr	r1, [pc, #16]	; (8002fcc <NVIC_GetIRQChannelActiveBitStatus+0x1c>)
 8002fba:	0943      	lsrs	r3, r0, #5
 8002fbc:	3380      	adds	r3, #128	; 0x80
 8002fbe:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8002fc2:	4010      	ands	r0, r2
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8002fc4:	1a83      	subs	r3, r0, r2
 8002fc6:	4258      	negs	r0, r3
 8002fc8:	4158      	adcs	r0, r3
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	and	lr, r0, r0, lsl #2

08002fd0 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8002fd0:	4b01      	ldr	r3, [pc, #4]	; (8002fd8 <NVIC_GetCPUID+0x8>)
 8002fd2:	6818      	ldr	r0, [r3, #0]
}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000ed00 	and	lr, r0, r0, lsl #26

08002fdc <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8002fdc:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8002fe0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8002fe4:	4b01      	ldr	r3, [pc, #4]	; (8002fec <NVIC_SetVectorTable+0x10>)
 8002fe6:	4308      	orrs	r0, r1
 8002fe8:	6098      	str	r0, [r3, #8]
 8002fea:	4770      	bx	lr
 8002fec:	e000ed00 	and	lr, r0, r0, lsl #26

08002ff0 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8002ff0:	4a01      	ldr	r2, [pc, #4]	; (8002ff8 <NVIC_GenerateSystemReset+0x8>)
 8002ff2:	4b02      	ldr	r3, [pc, #8]	; (8002ffc <NVIC_GenerateSystemReset+0xc>)
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	4770      	bx	lr
 8002ff8:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8002ffc:	e000ed00 	and	lr, r0, r0, lsl #26

08003000 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8003000:	4a01      	ldr	r2, [pc, #4]	; (8003008 <NVIC_GenerateCoreReset+0x8>)
 8003002:	4b02      	ldr	r3, [pc, #8]	; (800300c <NVIC_GenerateCoreReset+0xc>)
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	4770      	bx	lr
 8003008:	05fa0001 	ldrbeq	r0, [sl, #1]!
 800300c:	e000ed00 	and	lr, r0, r0, lsl #26

08003010 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8003010:	4b04      	ldr	r3, [pc, #16]	; (8003024 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003012:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003014:	b109      	cbz	r1, 800301a <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8003016:	4310      	orrs	r0, r2
 8003018:	e001      	b.n	800301e <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 800301a:	ea22 0000 	bic.w	r0, r2, r0
 800301e:	6118      	str	r0, [r3, #16]
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000ed00 	and	lr, r0, r0, lsl #26

08003028 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8003028:	f000 001f 	and.w	r0, r0, #31
 800302c:	2201      	movs	r2, #1
 800302e:	4082      	lsls	r2, r0
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
 8003032:	b111      	cbz	r1, 800303a <NVIC_SystemHandlerConfig+0x12>
  {
    SCB->SHCSR |= tmpreg;
 8003034:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003036:	430a      	orrs	r2, r1
 8003038:	e002      	b.n	8003040 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 800303a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800303c:	ea21 0202 	bic.w	r2, r1, r2
 8003040:	625a      	str	r2, [r3, #36]	; 0x24
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	and	lr, r0, r0, lsl #26

08003048 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003048:	4b11      	ldr	r3, [pc, #68]	; (8003090 <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 800304a:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	43db      	mvns	r3, r3
 8003050:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 8003054:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8003058:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 800305a:	24ff      	movs	r4, #255	; 0xff
 800305c:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8003060:	401a      	ands	r2, r3

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 8003062:	f3c0 2301 	ubfx	r3, r0, #8, #2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8003066:	f3c0 1081 	ubfx	r0, r0, #6, #2
 800306a:	0080      	lsls	r0, r0, #2
 800306c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003070:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8003074:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003076:	00db      	lsls	r3, r3, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003078:	6982      	ldr	r2, [r0, #24]
  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 800307a:	409c      	lsls	r4, r3
  
  SCB->SHPR[tmp1] &= ~handlermask;
 800307c:	ea22 0404 	bic.w	r4, r2, r4
 8003080:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 8003082:	6982      	ldr	r2, [r0, #24]
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8003084:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003086:	4099      	lsls	r1, r3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8003088:	4311      	orrs	r1, r2
 800308a:	6181      	str	r1, [r0, #24]
 800308c:	bd10      	pop	{r4, pc}
 800308e:	bf00      	nop
 8003090:	e000ed00 	and	lr, r0, r0, lsl #26

08003094 <NVIC_GetSystemHandlerPendingBitStatus>:
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 8003094:	4a05      	ldr	r2, [pc, #20]	; (80030ac <NVIC_GetSystemHandlerPendingBitStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 8003096:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 800309a:	2301      	movs	r3, #1
 800309c:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 800309e:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80030a0:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80030a2:	1ac3      	subs	r3, r0, r3
 80030a4:	4258      	negs	r0, r3
 80030a6:	4158      	adcs	r0, r3
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	e000ed00 	and	lr, r0, r0, lsl #26

080030b0 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 80030b0:	4904      	ldr	r1, [pc, #16]	; (80030c4 <NVIC_SetSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 80030b2:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 80030b6:	684b      	ldr	r3, [r1, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	4082      	lsls	r2, r0
 80030bc:	4313      	orrs	r3, r2
 80030be:	604b      	str	r3, [r1, #4]
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	e000ed00 	and	lr, r0, r0, lsl #26

080030c8 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80030c8:	4904      	ldr	r1, [pc, #16]	; (80030dc <NVIC_ClearSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 80030ca:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80030ce:	684b      	ldr	r3, [r1, #4]
 80030d0:	3801      	subs	r0, #1
 80030d2:	2201      	movs	r2, #1
 80030d4:	4082      	lsls	r2, r0
 80030d6:	4313      	orrs	r3, r2
 80030d8:	604b      	str	r3, [r1, #4]
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	and	lr, r0, r0, lsl #26

080030e0 <NVIC_GetSystemHandlerActiveBitStatus>:
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 80030e0:	4a05      	ldr	r2, [pc, #20]	; (80030f8 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 80030e2:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 80030e6:	2301      	movs	r3, #1
 80030e8:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80030ea:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80030ec:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80030ee:	1ac3      	subs	r3, r0, r3
 80030f0:	4258      	negs	r0, r3
 80030f2:	4158      	adcs	r0, r3
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	e000ed00 	and	lr, r0, r0, lsl #26

080030fc <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80030fc:	f3c0 4381 	ubfx	r3, r0, #18, #2
 8003100:	4a09      	ldr	r2, [pc, #36]	; (8003128 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8003102:	b90b      	cbnz	r3, 8003108 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 8003104:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8003106:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8003108:	2b01      	cmp	r3, #1
 800310a:	d10a      	bne.n	8003122 <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 800310c:	f3c0 5301 	ubfx	r3, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8003110:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8003112:	00da      	lsls	r2, r3, #3
 8003114:	40d0      	lsrs	r0, r2
    if (tmppos != 0x02)
 8003116:	2b02      	cmp	r3, #2
    {
      faultsources &= (u32)0x0F;
 8003118:	bf14      	ite	ne
 800311a:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 800311e:	b2c0      	uxtbeq	r0, r0
 8003120:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8003122:	6b10      	ldr	r0, [r2, #48]	; 0x30
  }
  return faultsources;
}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	e000ed00 	and	lr, r0, r0, lsl #26

0800312c <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 800312c:	4b03      	ldr	r3, [pc, #12]	; (800313c <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 800312e:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8003132:	bf0c      	ite	eq
 8003134:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8003136:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000ed00 	and	lr, r0, r0, lsl #26

08003140 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8003140:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8003142:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003146:	2101      	movs	r1, #1
 8003148:	f000 f99a 	bl	8003480 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 800314c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8003150:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003154:	2100      	movs	r1, #0
 8003156:	f000 b993 	b.w	8003480 <RCC_APB1PeriphResetCmd>

0800315a <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 800315a:	4b01      	ldr	r3, [pc, #4]	; (8003160 <PWR_BackupAccessCmd+0x6>)
 800315c:	6018      	str	r0, [r3, #0]
 800315e:	4770      	bx	lr
 8003160:	420e0020 	andmi	r0, lr, #32

08003164 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8003164:	4b01      	ldr	r3, [pc, #4]	; (800316c <PWR_PVDCmd+0x8>)
 8003166:	6018      	str	r0, [r3, #0]
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	420e0010 	andmi	r0, lr, #16

08003170 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8003170:	4a03      	ldr	r2, [pc, #12]	; (8003180 <PWR_PVDLevelConfig+0x10>)
 8003172:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8003174:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003178:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 800317a:	6010      	str	r0, [r2, #0]
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40007000 	andmi	r7, r0, r0

08003184 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8003184:	4b01      	ldr	r3, [pc, #4]	; (800318c <PWR_WakeUpPinCmd+0x8>)
 8003186:	6018      	str	r0, [r3, #0]
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08003190 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003190:	4a08      	ldr	r2, [pc, #32]	; (80031b4 <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8003192:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003194:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8003196:	f023 0303 	bic.w	r3, r3, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 800319a:	ea40 0003 	orr.w	r0, r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 800319e:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80031a0:	4a05      	ldr	r2, [pc, #20]	; (80031b8 <PWR_EnterSTOPMode+0x28>)
 80031a2:	6813      	ldr	r3, [r2, #0]
 80031a4:	f043 0304 	orr.w	r3, r3, #4
 80031a8:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80031aa:	d101      	bne.n	80031b0 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80031ac:	f001 ba32 	b.w	8004614 <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 80031b0:	f001 ba32 	b.w	8004618 <__WFE>
 80031b4:	40007000 	andmi	r7, r0, r0
 80031b8:	e000ed10 	and	lr, r0, r0, lsl sp

080031bc <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80031bc:	4b07      	ldr	r3, [pc, #28]	; (80031dc <PWR_EnterSTANDBYMode+0x20>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	f042 0204 	orr.w	r2, r2, #4
 80031c4:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	f042 0202 	orr.w	r2, r2, #2
 80031cc:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80031ce:	4a04      	ldr	r2, [pc, #16]	; (80031e0 <PWR_EnterSTANDBYMode+0x24>)
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f043 0304 	orr.w	r3, r3, #4
 80031d6:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80031d8:	f001 ba1c 	b.w	8004614 <__WFI>
 80031dc:	40007000 	andmi	r7, r0, r0
 80031e0:	e000ed10 	and	lr, r0, r0, lsl sp

080031e4 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <PWR_GetFlagStatus+0x10>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80031ea:	bf14      	ite	ne
 80031ec:	2001      	movne	r0, #1
 80031ee:	2000      	moveq	r0, #0
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40007000 	andmi	r7, r0, r0

080031f8 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80031f8:	4a02      	ldr	r2, [pc, #8]	; (8003204 <PWR_ClearFlag+0xc>)
 80031fa:	6813      	ldr	r3, [r2, #0]
 80031fc:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8003200:	6010      	str	r0, [r2, #0]
 8003202:	4770      	bx	lr
 8003204:	40007000 	andmi	r7, r0, r0

08003208 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <RCC_DeInit+0x34>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	f042 0201 	orr.w	r2, r2, #1
 8003210:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	4a0a      	ldr	r2, [pc, #40]	; (8003240 <RCC_DeInit+0x38>)
 8003216:	400a      	ands	r2, r1
 8003218:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003220:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003224:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800322c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003234:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
 800323a:	4770      	bx	lr
 800323c:	40021000 	andmi	r1, r2, r0
 8003240:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08003244 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8003246:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003250:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003258:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800325a:	d003      	beq.n	8003264 <RCC_HSEConfig+0x20>
 800325c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8003260:	d004      	beq.n	800326c <RCC_HSEConfig+0x28>
 8003262:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800326a:	e002      	b.n	8003272 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40021000 	andmi	r1, r2, r0

0800327c <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800327c:	4a03      	ldr	r2, [pc, #12]	; (800328c <RCC_AdjustHSICalibrationValue+0x10>)
 800327e:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8003280:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8003284:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8003288:	6010      	str	r0, [r2, #0]
 800328a:	4770      	bx	lr
 800328c:	40021000 	andmi	r1, r2, r0

08003290 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8003290:	4b01      	ldr	r3, [pc, #4]	; (8003298 <RCC_HSICmd+0x8>)
 8003292:	6018      	str	r0, [r3, #0]
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	42420000 	submi	r0, r2, #0

0800329c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800329c:	4a03      	ldr	r2, [pc, #12]	; (80032ac <RCC_PLLConfig+0x10>)
 800329e:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80032a0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80032a4:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80032a6:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032a8:	6050      	str	r0, [r2, #4]
 80032aa:	4770      	bx	lr
 80032ac:	40021000 	andmi	r1, r2, r0

080032b0 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80032b0:	4b01      	ldr	r3, [pc, #4]	; (80032b8 <RCC_PLLCmd+0x8>)
 80032b2:	6018      	str	r0, [r3, #0]
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	42420060 	submi	r0, r2, #96	; 0x60

080032bc <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80032bc:	4a03      	ldr	r2, [pc, #12]	; (80032cc <RCC_SYSCLKConfig+0x10>)
 80032be:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80032c0:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80032c4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032c6:	6050      	str	r0, [r2, #4]
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40021000 	andmi	r1, r2, r0

080032d0 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80032d0:	4b02      	ldr	r3, [pc, #8]	; (80032dc <RCC_GetSYSCLKSource+0xc>)
 80032d2:	6858      	ldr	r0, [r3, #4]
}
 80032d4:	f000 000c 	and.w	r0, r0, #12
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40021000 	andmi	r1, r2, r0

080032e0 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80032e0:	4a03      	ldr	r2, [pc, #12]	; (80032f0 <RCC_HCLKConfig+0x10>)
 80032e2:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80032e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80032e8:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032ea:	6050      	str	r0, [r2, #4]
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40021000 	andmi	r1, r2, r0

080032f4 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80032f4:	4a03      	ldr	r2, [pc, #12]	; (8003304 <RCC_PCLK1Config+0x10>)
 80032f6:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80032f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80032fc:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80032fe:	6050      	str	r0, [r2, #4]
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40021000 	andmi	r1, r2, r0

08003308 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003308:	4a03      	ldr	r2, [pc, #12]	; (8003318 <RCC_PCLK2Config+0x10>)
 800330a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800330c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8003310:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003314:	6050      	str	r0, [r2, #4]
 8003316:	4770      	bx	lr
 8003318:	40021000 	andmi	r1, r2, r0

0800331c <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 800331c:	4b04      	ldr	r3, [pc, #16]	; (8003330 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800331e:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003320:	b109      	cbz	r1, 8003326 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003322:	4310      	orrs	r0, r2
 8003324:	e001      	b.n	800332a <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8003326:	ea22 0000 	bic.w	r0, r2, r0
 800332a:	7018      	strb	r0, [r3, #0]
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40021009 	andmi	r1, r2, r9

08003334 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8003334:	4b01      	ldr	r3, [pc, #4]	; (800333c <RCC_USBCLKConfig+0x8>)
 8003336:	6018      	str	r0, [r3, #0]
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	424200d8 	submi	r0, r2, #216	; 0xd8

08003340 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8003340:	4a03      	ldr	r2, [pc, #12]	; (8003350 <RCC_ADCCLKConfig+0x10>)
 8003342:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8003344:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8003348:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800334a:	6050      	str	r0, [r2, #4]
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40021000 	andmi	r1, r2, r0

08003354 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003354:	4b06      	ldr	r3, [pc, #24]	; (8003370 <RCC_LSEConfig+0x1c>)
 8003356:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8003358:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800335a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800335c:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 800335e:	d002      	beq.n	8003366 <RCC_LSEConfig+0x12>
 8003360:	2804      	cmp	r0, #4
 8003362:	d002      	beq.n	800336a <RCC_LSEConfig+0x16>
 8003364:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8003366:	7018      	strb	r0, [r3, #0]
      break;
 8003368:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800336a:	2205      	movs	r2, #5
 800336c:	701a      	strb	r2, [r3, #0]
 800336e:	4770      	bx	lr
 8003370:	40021020 	andmi	r1, r2, r0, lsr #32

08003374 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8003374:	4b01      	ldr	r3, [pc, #4]	; (800337c <RCC_LSICmd+0x8>)
 8003376:	6018      	str	r0, [r3, #0]
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08003380 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8003380:	4a02      	ldr	r2, [pc, #8]	; (800338c <RCC_RTCCLKConfig+0xc>)
 8003382:	6a13      	ldr	r3, [r2, #32]
 8003384:	4318      	orrs	r0, r3
 8003386:	6210      	str	r0, [r2, #32]
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40021000 	andmi	r1, r2, r0

08003390 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8003390:	4b01      	ldr	r3, [pc, #4]	; (8003398 <RCC_RTCCLKCmd+0x8>)
 8003392:	6018      	str	r0, [r3, #0]
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

0800339c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800339c:	4a1c      	ldr	r2, [pc, #112]	; (8003410 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800339e:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80033a0:	6853      	ldr	r3, [r2, #4]
 80033a2:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d001      	beq.n	80033ae <RCC_GetClocksFreq+0x12>
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d001      	beq.n	80033b2 <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80033ae:	4b19      	ldr	r3, [pc, #100]	; (8003414 <RCC_GetClocksFreq+0x78>)
 80033b0:	e00e      	b.n	80033d0 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80033b2:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80033b4:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80033b6:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80033ba:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80033bc:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80033c0:	d502      	bpl.n	80033c8 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80033c2:	6851      	ldr	r1, [r2, #4]
 80033c4:	0389      	lsls	r1, r1, #14
 80033c6:	d501      	bpl.n	80033cc <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80033c8:	4913      	ldr	r1, [pc, #76]	; (8003418 <RCC_GetClocksFreq+0x7c>)
 80033ca:	e000      	b.n	80033ce <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80033cc:	4911      	ldr	r1, [pc, #68]	; (8003414 <RCC_GetClocksFreq+0x78>)
 80033ce:	434b      	muls	r3, r1
 80033d0:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80033d2:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80033d4:	4911      	ldr	r1, [pc, #68]	; (800341c <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80033d6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80033da:	5ccc      	ldrb	r4, [r1, r3]
 80033dc:	6803      	ldr	r3, [r0, #0]
 80033de:	40e3      	lsrs	r3, r4
 80033e0:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80033e2:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80033e4:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80033e8:	5d0c      	ldrb	r4, [r1, r4]
 80033ea:	fa23 f404 	lsr.w	r4, r3, r4
 80033ee:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80033f0:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80033f2:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80033f6:	5d0c      	ldrb	r4, [r1, r4]
 80033f8:	40e3      	lsrs	r3, r4
 80033fa:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80033fc:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80033fe:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8003402:	440a      	add	r2, r1
 8003404:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8003406:	fbb3 f3f2 	udiv	r3, r3, r2
 800340a:	6103      	str	r3, [r0, #16]
 800340c:	bd10      	pop	{r4, pc}
 800340e:	bf00      	nop
 8003410:	40021000 	andmi	r1, r2, r0
 8003414:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8003418:	003d0900 	eorseq	r0, sp, r0, lsl #18
 800341c:	080049d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, lr}

08003420 <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 8003420:	4b04      	ldr	r3, [pc, #16]	; (8003434 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8003422:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003424:	b109      	cbz	r1, 800342a <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8003426:	4310      	orrs	r0, r2
 8003428:	e001      	b.n	800342e <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800342a:	ea22 0000 	bic.w	r0, r2, r0
 800342e:	6158      	str	r0, [r3, #20]
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40021000 	andmi	r1, r2, r0

08003438 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003438:	4b04      	ldr	r3, [pc, #16]	; (800344c <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800343a:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800343c:	b109      	cbz	r1, 8003442 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800343e:	4310      	orrs	r0, r2
 8003440:	e001      	b.n	8003446 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003442:	ea22 0000 	bic.w	r0, r2, r0
 8003446:	6198      	str	r0, [r3, #24]
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	40021000 	andmi	r1, r2, r0

08003450 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8003450:	4b04      	ldr	r3, [pc, #16]	; (8003464 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003452:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003454:	b109      	cbz	r1, 800345a <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003456:	4310      	orrs	r0, r2
 8003458:	e001      	b.n	800345e <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800345a:	ea22 0000 	bic.w	r0, r2, r0
 800345e:	61d8      	str	r0, [r3, #28]
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40021000 	andmi	r1, r2, r0

08003468 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003468:	4b04      	ldr	r3, [pc, #16]	; (800347c <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800346a:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800346c:	b109      	cbz	r1, 8003472 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800346e:	4310      	orrs	r0, r2
 8003470:	e001      	b.n	8003476 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003472:	ea22 0000 	bic.w	r0, r2, r0
 8003476:	60d8      	str	r0, [r3, #12]
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40021000 	andmi	r1, r2, r0

08003480 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8003480:	4b04      	ldr	r3, [pc, #16]	; (8003494 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003482:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003484:	b109      	cbz	r1, 800348a <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003486:	4310      	orrs	r0, r2
 8003488:	e001      	b.n	800348e <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800348a:	ea22 0000 	bic.w	r0, r2, r0
 800348e:	6118      	str	r0, [r3, #16]
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40021000 	andmi	r1, r2, r0

08003498 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8003498:	4b01      	ldr	r3, [pc, #4]	; (80034a0 <RCC_BackupResetCmd+0x8>)
 800349a:	6018      	str	r0, [r3, #0]
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

080034a4 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 80034a4:	4b01      	ldr	r3, [pc, #4]	; (80034ac <RCC_ClockSecuritySystemCmd+0x8>)
 80034a6:	6018      	str	r0, [r3, #0]
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	4242004c 	submi	r0, r2, #76	; 0x4c

080034b0 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 80034b0:	4b01      	ldr	r3, [pc, #4]	; (80034b8 <RCC_MCOConfig+0x8>)
 80034b2:	7018      	strb	r0, [r3, #0]
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40021007 	andmi	r1, r2, r7

080034bc <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80034bc:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80034be:	2a01      	cmp	r2, #1
 80034c0:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <RCC_GetFlagStatus+0x24>)
 80034c2:	d101      	bne.n	80034c8 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	e003      	b.n	80034d0 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80034c8:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80034ca:	bf0c      	ite	eq
 80034cc:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80034ce:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80034d0:	f000 001f 	and.w	r0, r0, #31
 80034d4:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80034d8:	f000 0001 	and.w	r0, r0, #1
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	40021000 	andmi	r1, r2, r0

080034e4 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80034e4:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80034e6:	2300      	movs	r3, #0
 80034e8:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80034ea:	2031      	movs	r0, #49	; 0x31
 80034ec:	f7ff ffe6 	bl	80034bc <RCC_GetFlagStatus>
    StartUpCounter++;  
 80034f0:	9b01      	ldr	r3, [sp, #4]
 80034f2:	3301      	adds	r3, #1
 80034f4:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80034f6:	b918      	cbnz	r0, 8003500 <RCC_WaitForHSEStartUp+0x1c>
 80034f8:	9b01      	ldr	r3, [sp, #4]
 80034fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80034fe:	d1f4      	bne.n	80034ea <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003500:	2031      	movs	r0, #49	; 0x31
 8003502:	f7ff ffdb 	bl	80034bc <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8003506:	3000      	adds	r0, #0
 8003508:	bf18      	it	ne
 800350a:	2001      	movne	r0, #1
 800350c:	b003      	add	sp, #12
 800350e:	f85d fb04 	ldr.w	pc, [sp], #4

08003512 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8003512:	4a03      	ldr	r2, [pc, #12]	; (8003520 <RCC_ClearFlag+0xe>)
 8003514:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800351a:	6253      	str	r3, [r2, #36]	; 0x24
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40021000 	andmi	r1, r2, r0

08003524 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8003524:	4b03      	ldr	r3, [pc, #12]	; (8003534 <RCC_GetITStatus+0x10>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 800352a:	bf14      	ite	ne
 800352c:	2001      	movne	r0, #1
 800352e:	2000      	moveq	r0, #0
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40021000 	andmi	r1, r2, r0

08003538 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8003538:	4b01      	ldr	r3, [pc, #4]	; (8003540 <RCC_ClearITPendingBit+0x8>)
 800353a:	7018      	strb	r0, [r3, #0]
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	4002100a 	andmi	r1, r2, sl

08003544 <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8003544:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 8003546:	4b16      	ldr	r3, [pc, #88]	; (80035a0 <SPI_I2S_DeInit+0x5c>)
 8003548:	4298      	cmp	r0, r3
 800354a:	d01b      	beq.n	8003584 <SPI_I2S_DeInit+0x40>
 800354c:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8003550:	4298      	cmp	r0, r3
 8003552:	d00b      	beq.n	800356c <SPI_I2S_DeInit+0x28>
 8003554:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8003558:	4298      	cmp	r0, r3
 800355a:	d11f      	bne.n	800359c <SPI_I2S_DeInit+0x58>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 800355c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003560:	2101      	movs	r1, #1
 8003562:	f7ff ff8d 	bl	8003480 <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8003566:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800356a:	e012      	b.n	8003592 <SPI_I2S_DeInit+0x4e>
  
  switch (*(u32*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 800356c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003570:	2101      	movs	r1, #1
 8003572:	f7ff ff79 	bl	8003468 <RCC_APB2PeriphResetCmd>
      break;

    default:
      break;
  }
}
 8003576:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800357a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800357e:	2100      	movs	r1, #0
 8003580:	f7ff bf72 	b.w	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8003584:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003588:	2101      	movs	r1, #1
 800358a:	f7ff ff79 	bl	8003480 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 800358e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003592:	2100      	movs	r1, #0
      break;

    default:
      break;
  }
}
 8003594:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003598:	f7ff bf72 	b.w	8003480 <RCC_APB1PeriphResetCmd>
 800359c:	bd08      	pop	{r3, pc}
 800359e:	bf00      	nop
 80035a0:	40003c00 	andmi	r3, r0, r0, lsl #24

080035a4 <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80035a4:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80035a6:	884a      	ldrh	r2, [r1, #2]
*                    SPI peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80035a8:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80035aa:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80035ae:	880b      	ldrh	r3, [r1, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	888a      	ldrh	r2, [r1, #4]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	88ca      	ldrh	r2, [r1, #6]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	890a      	ldrh	r2, [r1, #8]
 80035bc:	4313      	orrs	r3, r2
 80035be:	894a      	ldrh	r2, [r1, #10]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	898a      	ldrh	r2, [r1, #12]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	89ca      	ldrh	r2, [r1, #14]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	4323      	orrs	r3, r4
 80035cc:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80035ce:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80035d0:	8b83      	ldrh	r3, [r0, #28]
 80035d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035d6:	041b      	lsls	r3, r3, #16
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80035dc:	8a0b      	ldrh	r3, [r1, #16]
 80035de:	8203      	strh	r3, [r0, #16]
 80035e0:	bd10      	pop	{r4, pc}

080035e2 <I2S_Init>:
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80035e2:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80035e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80035e6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80035ea:	f023 030f 	bic.w	r3, r3, #15
 80035ee:	041b      	lsls	r3, r3, #16
 80035f0:	0c1b      	lsrs	r3, r3, #16
 80035f2:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80035f4:	2302      	movs	r3, #2
 80035f6:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80035f8:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80035fa:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80035fc:	2b02      	cmp	r3, #2
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80035fe:	b087      	sub	sp, #28
 8003600:	4605      	mov	r5, r0
 8003602:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8003604:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8003606:	d022      	beq.n	800364e <I2S_Init+0x6c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8003608:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 800360a:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 800360c:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 800360e:	bf14      	ite	ne
 8003610:	2702      	movne	r7, #2
 8003612:	2701      	moveq	r7, #1
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 8003614:	f7ff fec2 	bl	800339c <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8003618:	88e3      	ldrh	r3, [r4, #6]
 800361a:	8921      	ldrh	r1, [r4, #8]
 800361c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003620:	9b01      	ldr	r3, [sp, #4]
 8003622:	f04f 020a 	mov.w	r2, #10
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003626:	fb02 f203 	mul.w	r2, r2, r3
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800362a:	bf1a      	itte	ne
 800362c:	017b      	lslne	r3, r7, #5
 800362e:	434b      	mulne	r3, r1
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003630:	020b      	lsleq	r3, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003632:	fbb2 f3f3 	udiv	r3, r2, r3
 8003636:	3305      	adds	r3, #5
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8003638:	220a      	movs	r2, #10
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800363a:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 800363c:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8003640:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 8003644:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8003646:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 800364a:	b292      	uxth	r2, r2
 800364c:	e000      	b.n	8003650 <I2S_Init+0x6e>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (u16)0;
 800364e:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8003650:	1e99      	subs	r1, r3, #2
 8003652:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8003654:	29fe      	cmp	r1, #254	; 0xfe
 8003656:	bf24      	itt	cs
 8003658:	2200      	movcs	r2, #0
 800365a:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 800365c:	4313      	orrs	r3, r2
 800365e:	88e2      	ldrh	r2, [r4, #6]
 8003660:	4313      	orrs	r3, r2
 8003662:	b29b      	uxth	r3, r3
 8003664:	842b      	strh	r3, [r5, #32]
 8003666:	8823      	ldrh	r3, [r4, #0]
 8003668:	88a2      	ldrh	r2, [r4, #4]
 800366a:	431e      	orrs	r6, r3
 800366c:	8863      	ldrh	r3, [r4, #2]
 800366e:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 8003672:	4333      	orrs	r3, r6
 8003674:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 8003676:	8962      	ldrh	r2, [r4, #10]
 8003678:	4313      	orrs	r3, r2
 800367a:	b29b      	uxth	r3, r3
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 800367c:	83ab      	strh	r3, [r5, #28]
}
 800367e:	b007      	add	sp, #28
 8003680:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003682 <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003682:	2300      	movs	r3, #0
 8003684:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8003686:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8003688:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 800368a:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 800368c:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800368e:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8003690:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8003692:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8003694:	2307      	movs	r3, #7
 8003696:	8203      	strh	r3, [r0, #16]
 8003698:	4770      	bx	lr

0800369a <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 800369a:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 800369c:	2202      	movs	r2, #2
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 800369e:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 80036a0:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 80036a2:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 80036a4:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80036a6:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 80036a8:	8143      	strh	r3, [r0, #10]
 80036aa:	4770      	bx	lr

080036ac <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80036ac:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80036ae:	b119      	cbz	r1, 80036b8 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b6:	e003      	b.n	80036c0 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 80036b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036bc:	041b      	lsls	r3, r3, #16
 80036be:	0c1b      	lsrs	r3, r3, #16
 80036c0:	8003      	strh	r3, [r0, #0]
 80036c2:	4770      	bx	lr

080036c4 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80036c4:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80036c6:	b119      	cbz	r1, 80036d0 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036ce:	e003      	b.n	80036d8 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 80036d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036d4:	041b      	lsls	r3, r3, #16
 80036d6:	0c1b      	lsrs	r3, r3, #16
 80036d8:	8383      	strh	r3, [r0, #28]
 80036da:	4770      	bx	lr

080036dc <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 80036dc:	0909      	lsrs	r1, r1, #4
 80036de:	2301      	movs	r3, #1
 80036e0:	408b      	lsls	r3, r1
 80036e2:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 80036e4:	b11a      	cbz	r2, 80036ee <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80036e6:	8882      	ldrh	r2, [r0, #4]
 80036e8:	b292      	uxth	r2, r2
 80036ea:	4313      	orrs	r3, r2
 80036ec:	e003      	b.n	80036f6 <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 80036ee:	8882      	ldrh	r2, [r0, #4]
 80036f0:	b292      	uxth	r2, r2
 80036f2:	ea22 0303 	bic.w	r3, r2, r3
 80036f6:	8083      	strh	r3, [r0, #4]
 80036f8:	4770      	bx	lr

080036fa <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80036fa:	8883      	ldrh	r3, [r0, #4]
 80036fc:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 80036fe:	b10a      	cbz	r2, 8003704 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8003700:	4319      	orrs	r1, r3
 8003702:	e001      	b.n	8003708 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 8003704:	ea23 0101 	bic.w	r1, r3, r1
 8003708:	8081      	strh	r1, [r0, #4]
 800370a:	4770      	bx	lr

0800370c <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800370c:	8181      	strh	r1, [r0, #12]
 800370e:	4770      	bx	lr

08003710 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8003710:	8980      	ldrh	r0, [r0, #12]
}
 8003712:	b280      	uxth	r0, r0
 8003714:	4770      	bx	lr

08003716 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8003716:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 800371a:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 800371c:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 800371e:	bf0b      	itete	eq
 8003720:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003724:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8003726:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003728:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 800372c:	bf08      	it	eq
 800372e:	0c1b      	lsreq	r3, r3, #16
 8003730:	8003      	strh	r3, [r0, #0]
 8003732:	4770      	bx	lr

08003734 <SPI_SSOutputCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8003734:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003736:	b119      	cbz	r1, 8003740 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8003738:	b29b      	uxth	r3, r3
 800373a:	f043 0304 	orr.w	r3, r3, #4
 800373e:	e003      	b.n	8003748 <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8003740:	f023 0304 	bic.w	r3, r3, #4
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	0c1b      	lsrs	r3, r3, #16
 8003748:	8083      	strh	r3, [r0, #4]
 800374a:	4770      	bx	lr

0800374c <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 800374c:	8803      	ldrh	r3, [r0, #0]
 800374e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003752:	041b      	lsls	r3, r3, #16
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8003758:	8803      	ldrh	r3, [r0, #0]
 800375a:	b29b      	uxth	r3, r3
 800375c:	4319      	orrs	r1, r3
 800375e:	8001      	strh	r1, [r0, #0]
 8003760:	4770      	bx	lr

08003762 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8003762:	8803      	ldrh	r3, [r0, #0]
 8003764:	b29b      	uxth	r3, r3
 8003766:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800376a:	8003      	strh	r3, [r0, #0]
 800376c:	4770      	bx	lr

0800376e <SPI_CalculateCRC>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 800376e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003770:	b119      	cbz	r1, 800377a <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8003772:	b29b      	uxth	r3, r3
 8003774:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003778:	e003      	b.n	8003782 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 800377a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800377e:	041b      	lsls	r3, r3, #16
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	8003      	strh	r3, [r0, #0]
 8003784:	4770      	bx	lr

08003786 <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8003786:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8003788:	bf14      	ite	ne
 800378a:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 800378c:	8a80      	ldrheq	r0, [r0, #20]
 800378e:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 8003790:	4770      	bx	lr

08003792 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8003792:	8a00      	ldrh	r0, [r0, #16]
}
 8003794:	b280      	uxth	r0, r0
 8003796:	4770      	bx	lr

08003798 <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8003798:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 800379a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800379e:	bf15      	itete	ne
 80037a0:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 80037a4:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80037a6:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 80037a8:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 80037ac:	bf18      	it	ne
 80037ae:	0c1b      	lsrne	r3, r3, #16
 80037b0:	8003      	strh	r3, [r0, #0]
 80037b2:	4770      	bx	lr

080037b4 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 80037b4:	8903      	ldrh	r3, [r0, #8]
 80037b6:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80037b8:	bf14      	ite	ne
 80037ba:	2001      	movne	r0, #1
 80037bc:	2000      	moveq	r0, #0
 80037be:	4770      	bx	lr

080037c0 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 80037c0:	43c9      	mvns	r1, r1
 80037c2:	b289      	uxth	r1, r1
 80037c4:	8101      	strh	r1, [r0, #8]
 80037c6:	4770      	bx	lr

080037c8 <SPI_I2S_GetITStatus>:
*                       - I2S_IT_UDR: Underrun Error interrupt.
* Output         : None
* Return         : The new state of SPI_I2S_IT (SET or RESET).
*******************************************************************************/
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, u8 SPI_I2S_IT)
{
 80037c8:	b510      	push	{r4, lr}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80037ca:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037cc:	8903      	ldrh	r3, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037ce:	2201      	movs	r2, #1
 80037d0:	f001 000f 	and.w	r0, r1, #15
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037d4:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037d6:	fa02 f000 	lsl.w	r0, r2, r0
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037da:	4018      	ands	r0, r3
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80037dc:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037de:	d005      	beq.n	80037ec <SPI_I2S_GetITStatus+0x24>
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
 80037e0:	0909      	lsrs	r1, r1, #4
 80037e2:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80037e4:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80037e6:	bf14      	ite	ne
 80037e8:	2001      	movne	r0, #1
 80037ea:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80037ec:	bd10      	pop	{r4, pc}

080037ee <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80037ee:	f001 010f 	and.w	r1, r1, #15
 80037f2:	2301      	movs	r3, #1
 80037f4:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (u16)~itpos;
 80037f6:	43db      	mvns	r3, r3
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	8103      	strh	r3, [r0, #8]
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop

08003800 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 8003800:	4b04      	ldr	r3, [pc, #16]	; (8003814 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8003802:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	bf0c      	ite	eq
 8003808:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800380c:	f022 0204 	bicne.w	r2, r2, #4
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	4770      	bx	lr
 8003814:	e000e010 	and	lr, r0, r0, lsl r0

08003818 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8003818:	4b01      	ldr	r3, [pc, #4]	; (8003820 <SysTick_SetReload+0x8>)
 800381a:	6058      	str	r0, [r3, #4]
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e000e010 	and	lr, r0, r0, lsl r0

08003824 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8003824:	2801      	cmp	r0, #1
 8003826:	4b08      	ldr	r3, [pc, #32]	; (8003848 <SysTick_CounterCmd+0x24>)
 8003828:	d103      	bne.n	8003832 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	f042 0201 	orr.w	r2, r2, #1
 8003830:	e004      	b.n	800383c <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8003832:	3002      	adds	r0, #2
 8003834:	d104      	bne.n	8003840 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	f022 0201 	bic.w	r2, r2, #1
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8003840:	2200      	movs	r2, #0
 8003842:	609a      	str	r2, [r3, #8]
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	e000e010 	and	lr, r0, r0, lsl r0

0800384c <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 800384c:	4b04      	ldr	r3, [pc, #16]	; (8003860 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800384e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003850:	b110      	cbz	r0, 8003858 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003852:	f042 0202 	orr.w	r2, r2, #2
 8003856:	e001      	b.n	800385c <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8003858:	f022 0202 	bic.w	r2, r2, #2
 800385c:	601a      	str	r2, [r3, #0]
 800385e:	4770      	bx	lr
 8003860:	e000e010 	and	lr, r0, r0, lsl r0

08003864 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8003864:	4b01      	ldr	r3, [pc, #4]	; (800386c <SysTick_GetCounter+0x8>)
 8003866:	6898      	ldr	r0, [r3, #8]
}
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000e010 	and	lr, r0, r0, lsl r0

08003870 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8003870:	08c3      	lsrs	r3, r0, #3
 8003872:	2b02      	cmp	r3, #2
 8003874:	4b04      	ldr	r3, [pc, #16]	; (8003888 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 8003876:	bf0c      	ite	eq
 8003878:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800387a:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 800387c:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003880:	f000 0001 	and.w	r0, r0, #1
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	e000e010 	and	lr, r0, r0, lsl r0

0800388c <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 800388c:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 800388e:	8c04      	ldrh	r4, [r0, #32]
 8003890:	f024 0401 	bic.w	r4, r4, #1
 8003894:	0424      	lsls	r4, r4, #16
 8003896:	0c24      	lsrs	r4, r4, #16
 8003898:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800389a:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800389c:	8c05      	ldrh	r5, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 800389e:	b2a4      	uxth	r4, r4
  tmpccer = TIMx->CCER;
 80038a0:	b2ad      	uxth	r5, r5

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80038a2:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 80038a6:	4322      	orrs	r2, r4
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80038a8:	f025 0502 	bic.w	r5, r5, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80038ac:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 80038b0:	f045 0501 	orr.w	r5, r5, #1
 80038b4:	b29a      	uxth	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80038b6:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038b8:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80038ba:	8401      	strh	r1, [r0, #32]
 80038bc:	bd30      	pop	{r4, r5, pc}

080038be <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80038be:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80038c0:	8c04      	ldrh	r4, [r0, #32]
 80038c2:	f024 0410 	bic.w	r4, r4, #16
 80038c6:	0424      	lsls	r4, r4, #16
 80038c8:	0c24      	lsrs	r4, r4, #16
 80038ca:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80038cc:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80038ce:	8c04      	ldrh	r4, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80038d0:	f425 7540 	bic.w	r5, r5, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80038d4:	b2a4      	uxth	r4, r4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80038d6:	052d      	lsls	r5, r5, #20
 80038d8:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80038da:	f024 0420 	bic.w	r4, r4, #32
 80038de:	f044 0410 	orr.w	r4, r4, #16
 80038e2:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80038e6:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80038ea:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80038ee:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80038f0:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038f2:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80038f4:	8404      	strh	r4, [r0, #32]
 80038f6:	bd30      	pop	{r4, r5, pc}

080038f8 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80038f8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 80038fa:	4b2e      	ldr	r3, [pc, #184]	; (80039b4 <TIM_DeInit+0xbc>)
 80038fc:	4298      	cmp	r0, r3
 80038fe:	d03a      	beq.n	8003976 <TIM_DeInit+0x7e>
 8003900:	d810      	bhi.n	8003924 <TIM_DeInit+0x2c>
 8003902:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003906:	4298      	cmp	r0, r3
 8003908:	d025      	beq.n	8003956 <TIM_DeInit+0x5e>
 800390a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800390e:	4298      	cmp	r0, r3
 8003910:	d02b      	beq.n	800396a <TIM_DeInit+0x72>
 8003912:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003916:	d14c      	bne.n	80039b2 <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003918:	2001      	movs	r0, #1
 800391a:	4601      	mov	r1, r0
 800391c:	f7ff fdb0 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8003920:	2001      	movs	r0, #1
 8003922:	e01d      	b.n	8003960 <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8003924:	4b24      	ldr	r3, [pc, #144]	; (80039b8 <TIM_DeInit+0xc0>)
 8003926:	4298      	cmp	r0, r3
 8003928:	d031      	beq.n	800398e <TIM_DeInit+0x96>
 800392a:	d804      	bhi.n	8003936 <TIM_DeInit+0x3e>
 800392c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003930:	4298      	cmp	r0, r3
 8003932:	d026      	beq.n	8003982 <TIM_DeInit+0x8a>
 8003934:	bd08      	pop	{r3, pc}
 8003936:	4b21      	ldr	r3, [pc, #132]	; (80039bc <TIM_DeInit+0xc4>)
 8003938:	4298      	cmp	r0, r3
 800393a:	d004      	beq.n	8003946 <TIM_DeInit+0x4e>
 800393c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003940:	4298      	cmp	r0, r3
 8003942:	d02a      	beq.n	800399a <TIM_DeInit+0xa2>
 8003944:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003946:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800394a:	2101      	movs	r1, #1
 800394c:	f7ff fd8c 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8003950:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003954:	e028      	b.n	80039a8 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003956:	2002      	movs	r0, #2
 8003958:	2101      	movs	r1, #1
 800395a:	f7ff fd91 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800395e:	2002      	movs	r0, #2
 8003960:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8003962:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8003966:	f7ff bd8b 	b.w	8003480 <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800396a:	2004      	movs	r0, #4
 800396c:	2101      	movs	r1, #1
 800396e:	f7ff fd87 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8003972:	2004      	movs	r0, #4
 8003974:	e7f4      	b.n	8003960 <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003976:	2008      	movs	r0, #8
 8003978:	2101      	movs	r1, #1
 800397a:	f7ff fd81 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800397e:	2008      	movs	r0, #8
 8003980:	e7ee      	b.n	8003960 <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8003982:	2010      	movs	r0, #16
 8003984:	2101      	movs	r1, #1
 8003986:	f7ff fd7b 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800398a:	2010      	movs	r0, #16
 800398c:	e7e8      	b.n	8003960 <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800398e:	2020      	movs	r0, #32
 8003990:	2101      	movs	r1, #1
 8003992:	f7ff fd75 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8003996:	2020      	movs	r0, #32
 8003998:	e7e2      	b.n	8003960 <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800399a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800399e:	2101      	movs	r1, #1
 80039a0:	f7ff fd62 	bl	8003468 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80039a4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039a8:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 80039aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80039ae:	f7ff bd5b 	b.w	8003468 <RCC_APB2PeriphResetCmd>
 80039b2:	bd08      	pop	{r3, pc}
 80039b4:	40000c00 	andmi	r0, r0, r0, lsl #24
 80039b8:	40001400 	andmi	r1, r0, r0, lsl #8
 80039bc:	40012c00 	andmi	r2, r1, r0, lsl #24

080039c0 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80039c0:	8803      	ldrh	r3, [r0, #0]
 80039c2:	88ca      	ldrh	r2, [r1, #6]
 80039c4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80039c8:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80039ca:	8803      	ldrh	r3, [r0, #0]
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	4313      	orrs	r3, r2
 80039d0:	884a      	ldrh	r2, [r1, #2]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80039d8:	888b      	ldrh	r3, [r1, #4]
 80039da:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80039dc:	880b      	ldrh	r3, [r1, #0]
 80039de:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80039e0:	2301      	movs	r3, #1
 80039e2:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80039e4:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <TIM_TimeBaseInit+0x38>)
 80039e6:	4298      	cmp	r0, r3
 80039e8:	d003      	beq.n	80039f2 <TIM_TimeBaseInit+0x32>
 80039ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ee:	4298      	cmp	r0, r3
 80039f0:	d101      	bne.n	80039f6 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80039f2:	7a0b      	ldrb	r3, [r1, #8]
 80039f4:	8603      	strh	r3, [r0, #48]	; 0x30
 80039f6:	4770      	bx	lr
 80039f8:	40012c00 	andmi	r2, r1, r0, lsl #24

080039fc <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80039fc:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80039fe:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003a00:	f023 0301 	bic.w	r3, r3, #1
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	0c1b      	lsrs	r3, r3, #16
 8003a08:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a0a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a0c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a0e:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003a10:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003a12:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a16:	0412      	lsls	r2, r2, #16
 8003a18:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a1a:	f023 0502 	bic.w	r5, r3, #2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003a1e:	4316      	orrs	r6, r2
 8003a20:	884b      	ldrh	r3, [r1, #2]
 8003a22:	890a      	ldrh	r2, [r1, #8]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a24:	042d      	lsls	r5, r5, #16
 8003a26:	4313      	orrs	r3, r2
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003a28:	88ca      	ldrh	r2, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003a2a:	0c2d      	lsrs	r5, r5, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003a2c:	8682      	strh	r2, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a2e:	4a0f      	ldr	r2, [pc, #60]	; (8003a6c <TIM_OC1Init+0x70>)

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003a30:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a32:	4290      	cmp	r0, r2
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a34:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003a36:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003a38:	d003      	beq.n	8003a42 <TIM_OC1Init+0x46>
 8003a3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a3e:	4290      	cmp	r0, r2
 8003a40:	d10f      	bne.n	8003a62 <TIM_OC1Init+0x66>
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003a42:	f647 45ff 	movw	r5, #31999	; 0x7cff
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003a46:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8003a48:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003a4c:	4313      	orrs	r3, r2

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003a4e:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8003a50:	f023 0304 	bic.w	r3, r3, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003a54:	4025      	ands	r5, r4

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003a56:	4313      	orrs	r3, r2
 8003a58:	89cc      	ldrh	r4, [r1, #14]
 8003a5a:	898a      	ldrh	r2, [r1, #12]
 8003a5c:	4314      	orrs	r4, r2

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003a5e:	432c      	orrs	r4, r5
 8003a60:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a62:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a64:	8306      	strh	r6, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a66:	8403      	strh	r3, [r0, #32]
 8003a68:	bd70      	pop	{r4, r5, r6, pc}
 8003a6a:	bf00      	nop
 8003a6c:	40012c00 	andmi	r2, r1, r0, lsl #24

08003a70 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003a70:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003a72:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003a74:	f023 0310 	bic.w	r3, r3, #16
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	0c1b      	lsrs	r3, r3, #16
 8003a7c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003a7e:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a80:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a82:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003a84:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003a86:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a8a:	0412      	lsls	r2, r2, #16
 8003a8c:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003a8e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003a92:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003a96:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003a98:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003a9a:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003a9c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003a9e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003aa2:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa4:	b2ad      	uxth	r5, r5

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003aa6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003aaa:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003aac:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003aae:	8702      	strh	r2, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003ab0:	4a10      	ldr	r2, [pc, #64]	; (8003af4 <TIM_OC2Init+0x84>)
 8003ab2:	4290      	cmp	r0, r2
 8003ab4:	d003      	beq.n	8003abe <TIM_OC2Init+0x4e>
 8003ab6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aba:	4290      	cmp	r0, r2
 8003abc:	d116      	bne.n	8003aec <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003abe:	f023 0380 	bic.w	r3, r3, #128	; 0x80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003ac2:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003ac4:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003ac6:	ea43 1202 	orr.w	r2, r3, r2, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8003aca:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8003ace:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003ad0:	888a      	ldrh	r2, [r1, #4]
 8003ad2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8003ad6:	f247 32ff 	movw	r2, #29695	; 0x73ff
 8003ada:	402a      	ands	r2, r5

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003adc:	898d      	ldrh	r5, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003ade:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003ae0:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003ae4:	89cd      	ldrh	r5, [r1, #14]
 8003ae6:	ea42 0585 	orr.w	r5, r2, r5, lsl #2
 8003aea:	b2ad      	uxth	r5, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aec:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aee:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af0:	8403      	strh	r3, [r0, #32]
 8003af2:	bd30      	pop	{r4, r5, pc}
 8003af4:	40012c00 	andmi	r2, r1, r0, lsl #24

08003af8 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003af8:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003afa:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b00:	041b      	lsls	r3, r3, #16
 8003b02:	0c1b      	lsrs	r3, r3, #16
 8003b04:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b06:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b08:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b0a:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b0c:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003b0e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b12:	0412      	lsls	r2, r2, #16
 8003b14:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b16:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b1a:	4316      	orrs	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b1c:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003b1e:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003b20:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003b22:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b26:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b28:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003b2e:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003b30:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003b32:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b34:	4a10      	ldr	r2, [pc, #64]	; (8003b78 <TIM_OC3Init+0x80>)
 8003b36:	4290      	cmp	r0, r2
 8003b38:	d003      	beq.n	8003b42 <TIM_OC3Init+0x4a>
 8003b3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b3e:	4290      	cmp	r0, r2
 8003b40:	d116      	bne.n	8003b70 <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003b42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003b46:	894a      	ldrh	r2, [r1, #10]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003b48:	f644 75ff 	movw	r5, #20479	; 0x4fff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003b4c:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003b4e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003b52:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003b56:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003b58:	898c      	ldrh	r4, [r1, #12]

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003b5a:	4013      	ands	r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003b5c:	ea45 1504 	orr.w	r5, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b60:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b62:	89cc      	ldrh	r4, [r1, #14]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b64:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b68:	ea45 1404 	orr.w	r4, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003b6c:	b29b      	uxth	r3, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003b6e:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b70:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b72:	8386      	strh	r6, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b74:	8403      	strh	r3, [r0, #32]
 8003b76:	bd70      	pop	{r4, r5, r6, pc}
 8003b78:	40012c00 	andmi	r2, r1, r0, lsl #24

08003b7c <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003b7c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003b7e:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003b80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b84:	041b      	lsls	r3, r3, #16
 8003b86:	0c1b      	lsrs	r3, r3, #16
 8003b88:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b8a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b8c:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b8e:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b90:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003b92:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b96:	0412      	lsls	r2, r2, #16
 8003b98:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003b9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003ba2:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003ba4:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003ba6:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003ba8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bac:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bae:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bb0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003bb4:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003bb6:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003bb8:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003bbc:	4d08      	ldr	r5, [pc, #32]	; (8003be0 <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003bbe:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003bc0:	42a8      	cmp	r0, r5
 8003bc2:	d003      	beq.n	8003bcc <TIM_OC4Init+0x50>
 8003bc4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003bc8:	42a8      	cmp	r0, r5
 8003bca:	d105      	bne.n	8003bd8 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003bcc:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8003bce:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003bd2:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 8003bd6:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd8:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003bda:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bdc:	8403      	strh	r3, [r0, #32]
 8003bde:	bd30      	pop	{r4, r5, pc}
 8003be0:	40012c00 	andmi	r2, r1, r0, lsl #24

08003be4 <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003be4:	884a      	ldrh	r2, [r1, #2]
 8003be6:	880b      	ldrh	r3, [r1, #0]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	888a      	ldrh	r2, [r1, #4]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	88ca      	ldrh	r2, [r1, #6]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	890a      	ldrh	r2, [r1, #8]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	894a      	ldrh	r2, [r1, #10]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	898a      	ldrh	r2, [r1, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003c04:	4770      	bx	lr

08003c06 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8003c06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c0a:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8003c10:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003c12:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8003c14:	7203      	strb	r3, [r0, #8]
 8003c16:	4770      	bx	lr

08003c18 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8003c1c:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8003c1e:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003c20:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8003c22:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003c24:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003c26:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8003c28:	81c3      	strh	r3, [r0, #14]
 8003c2a:	4770      	bx	lr

08003c2c <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003c2c:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003c2e:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003c30:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003c32:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003c34:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003c36:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003c38:	8103      	strh	r3, [r0, #8]
 8003c3a:	4770      	bx	lr

08003c3c <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003c40:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003c42:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003c44:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003c46:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003c48:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003c4a:	8183      	strh	r3, [r0, #12]
 8003c4c:	4770      	bx	lr

08003c4e <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003c4e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c50:	b119      	cbz	r1, 8003c5a <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	e003      	b.n	8003c62 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8003c5a:	f023 0301 	bic.w	r3, r3, #1
 8003c5e:	059b      	lsls	r3, r3, #22
 8003c60:	0d9b      	lsrs	r3, r3, #22
 8003c62:	8003      	strh	r3, [r0, #0]
 8003c64:	4770      	bx	lr

08003c66 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003c66:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003c6a:	b129      	cbz	r1, 8003c78 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	e001      	b.n	8003c7c <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8003c78:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003c7c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003c80:	4770      	bx	lr

08003c82 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003c82:	8983      	ldrh	r3, [r0, #12]
 8003c84:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003c86:	b10a      	cbz	r2, 8003c8c <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003c88:	4319      	orrs	r1, r3
 8003c8a:	e001      	b.n	8003c90 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8003c8c:	ea23 0101 	bic.w	r1, r3, r1
 8003c90:	8181      	strh	r1, [r0, #12]
 8003c92:	4770      	bx	lr

08003c94 <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003c94:	8281      	strh	r1, [r0, #20]
 8003c96:	4770      	bx	lr

08003c98 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8003c9e:	4770      	bx	lr

08003ca0 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003ca0:	8983      	ldrh	r3, [r0, #12]
 8003ca2:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003ca4:	b10a      	cbz	r2, 8003caa <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003ca6:	4319      	orrs	r1, r3
 8003ca8:	e001      	b.n	8003cae <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8003caa:	ea23 0101 	bic.w	r1, r3, r1
 8003cae:	8181      	strh	r1, [r0, #12]
 8003cb0:	4770      	bx	lr

08003cb2 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8003cb2:	8903      	ldrh	r3, [r0, #8]
 8003cb4:	f023 0307 	bic.w	r3, r3, #7
 8003cb8:	041b      	lsls	r3, r3, #16
 8003cba:	0c1b      	lsrs	r3, r3, #16
 8003cbc:	8103      	strh	r3, [r0, #8]
 8003cbe:	4770      	bx	lr

08003cc0 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cc0:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc6:	041b      	lsls	r3, r3, #16
 8003cc8:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003cca:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ccc:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003cce:	8903      	ldrh	r3, [r0, #8]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f043 0307 	orr.w	r3, r3, #7
 8003cd6:	8103      	strh	r3, [r0, #8]
 8003cd8:	4770      	bx	lr

08003cda <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003cda:	b538      	push	{r3, r4, r5, lr}
 8003cdc:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003cde:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003ce4:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003ce8:	d102      	bne.n	8003cf0 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003cea:	f7ff fde8 	bl	80038be <TI2_Config>
 8003cee:	e001      	b.n	8003cf4 <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003cf0:	f7ff fdcc 	bl	800388c <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cf4:	8921      	ldrh	r1, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003cf6:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8003cfa:	0409      	lsls	r1, r1, #16
 8003cfc:	0c09      	lsrs	r1, r1, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003cfe:	4329      	orrs	r1, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d00:	8121      	strh	r1, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003d02:	8923      	ldrh	r3, [r4, #8]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	f043 0307 	orr.w	r3, r3, #7
 8003d0a:	8123      	strh	r3, [r4, #8]
 8003d0c:	bd38      	pop	{r3, r4, r5, pc}

08003d0e <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 8003d0e:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8003d10:	8904      	ldrh	r4, [r0, #8]
 8003d12:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8003d16:	b2e4      	uxtb	r4, r4
 8003d18:	4323      	orrs	r3, r4
 8003d1a:	b29b      	uxth	r3, r3

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8003d1c:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d1e:	8101      	strh	r1, [r0, #8]
 8003d20:	bd10      	pop	{r4, pc}

08003d22 <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8003d22:	b510      	push	{r4, lr}
 8003d24:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003d26:	f7ff fff2 	bl	8003d0e <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d2a:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8003d2c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d30:	041b      	lsls	r3, r3, #16
 8003d32:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8003d34:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d38:	8123      	strh	r3, [r4, #8]
 8003d3a:	bd10      	pop	{r4, pc}

08003d3c <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 8003d3c:	b510      	push	{r4, lr}
 8003d3e:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003d40:	f7ff ffe5 	bl	8003d0e <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8003d44:	8923      	ldrh	r3, [r4, #8]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d4c:	8123      	strh	r3, [r4, #8]
 8003d4e:	bd10      	pop	{r4, pc}

08003d50 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8003d50:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8003d52:	8282      	strh	r2, [r0, #20]
 8003d54:	4770      	bx	lr

08003d56 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8003d56:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8003d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d5c:	059b      	lsls	r3, r3, #22
 8003d5e:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8003d60:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8003d62:	8001      	strh	r1, [r0, #0]
 8003d64:	4770      	bx	lr

08003d66 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d66:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003d68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d6c:	041b      	lsls	r3, r3, #16
 8003d6e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003d70:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d72:	8101      	strh	r1, [r0, #8]
 8003d74:	4770      	bx	lr

08003d76 <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8003d76:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d78:	8906      	ldrh	r6, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003d7a:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d7c:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d7e:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d82:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d84:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8003d88:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003d8c:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d90:	0424      	lsls	r4, r4, #16
 8003d92:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003d94:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003d96:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003d98:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003d9a:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003d9e:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8003da2:	4331      	orrs	r1, r6

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003da4:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003da8:	b29d      	uxth	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003daa:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003dac:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dae:	8405      	strh	r5, [r0, #32]
 8003db0:	bd70      	pop	{r4, r5, r6, pc}

08003db2 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003db2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8003db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003db8:	041b      	lsls	r3, r3, #16
 8003dba:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8003dbc:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003dbe:	8301      	strh	r1, [r0, #24]
 8003dc0:	4770      	bx	lr

08003dc2 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003dc2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8003dc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dc8:	041b      	lsls	r3, r3, #16
 8003dca:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8003dcc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003dd0:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003dd2:	8301      	strh	r1, [r0, #24]
 8003dd4:	4770      	bx	lr

08003dd6 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8003dd6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8003dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ddc:	041b      	lsls	r3, r3, #16
 8003dde:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8003de0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003de2:	8381      	strh	r1, [r0, #28]
 8003de4:	4770      	bx	lr

08003de6 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8003de6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8003de8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dec:	041b      	lsls	r3, r3, #16
 8003dee:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8003df0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003df4:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003df6:	8381      	strh	r1, [r0, #28]
 8003df8:	4770      	bx	lr

08003dfa <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003dfa:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dfc:	b119      	cbz	r1, 8003e06 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e04:	e003      	b.n	8003e0e <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8003e06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e0a:	059b      	lsls	r3, r3, #22
 8003e0c:	0d9b      	lsrs	r3, r3, #22
 8003e0e:	8003      	strh	r3, [r0, #0]
 8003e10:	4770      	bx	lr

08003e12 <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003e12:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e14:	b119      	cbz	r1, 8003e1e <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	f043 0304 	orr.w	r3, r3, #4
 8003e1c:	e003      	b.n	8003e26 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8003e1e:	f023 0304 	bic.w	r3, r3, #4
 8003e22:	041b      	lsls	r3, r3, #16
 8003e24:	0c1b      	lsrs	r3, r3, #16
 8003e26:	8083      	strh	r3, [r0, #4]
 8003e28:	4770      	bx	lr

08003e2a <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003e2a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e2c:	b119      	cbz	r1, 8003e36 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	f043 0308 	orr.w	r3, r3, #8
 8003e34:	e003      	b.n	8003e3e <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8003e36:	f023 0308 	bic.w	r3, r3, #8
 8003e3a:	041b      	lsls	r3, r3, #16
 8003e3c:	0c1b      	lsrs	r3, r3, #16
 8003e3e:	8083      	strh	r3, [r0, #4]
 8003e40:	4770      	bx	lr

08003e42 <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003e42:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e44:	b119      	cbz	r1, 8003e4e <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	f043 0301 	orr.w	r3, r3, #1
 8003e4c:	e003      	b.n	8003e56 <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8003e4e:	f023 0301 	bic.w	r3, r3, #1
 8003e52:	041b      	lsls	r3, r3, #16
 8003e54:	0c1b      	lsrs	r3, r3, #16
 8003e56:	8083      	strh	r3, [r0, #4]
 8003e58:	4770      	bx	lr

08003e5a <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003e5a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8003e5c:	f023 0308 	bic.w	r3, r3, #8
 8003e60:	041b      	lsls	r3, r3, #16
 8003e62:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003e64:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003e66:	8301      	strh	r1, [r0, #24]
 8003e68:	4770      	bx	lr

08003e6a <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003e6a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8003e6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e70:	041b      	lsls	r3, r3, #16
 8003e72:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8003e74:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003e78:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003e7a:	8301      	strh	r1, [r0, #24]
 8003e7c:	4770      	bx	lr

08003e7e <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003e7e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8003e80:	f023 0308 	bic.w	r3, r3, #8
 8003e84:	041b      	lsls	r3, r3, #16
 8003e86:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8003e88:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003e8a:	8381      	strh	r1, [r0, #28]
 8003e8c:	4770      	bx	lr

08003e8e <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003e8e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8003e90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e94:	041b      	lsls	r3, r3, #16
 8003e96:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8003e98:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003e9c:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003e9e:	8381      	strh	r1, [r0, #28]
 8003ea0:	4770      	bx	lr

08003ea2 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003ea2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8003ea4:	f023 0304 	bic.w	r3, r3, #4
 8003ea8:	041b      	lsls	r3, r3, #16
 8003eaa:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8003eac:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003eae:	8301      	strh	r1, [r0, #24]
 8003eb0:	4770      	bx	lr

08003eb2 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003eb2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8003eb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003eb8:	041b      	lsls	r3, r3, #16
 8003eba:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8003ebc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ec0:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003ec2:	8301      	strh	r1, [r0, #24]
 8003ec4:	4770      	bx	lr

08003ec6 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003ec6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8003ec8:	f023 0304 	bic.w	r3, r3, #4
 8003ecc:	041b      	lsls	r3, r3, #16
 8003ece:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8003ed0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003ed2:	8381      	strh	r1, [r0, #28]
 8003ed4:	4770      	bx	lr

08003ed6 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003ed6:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8003ed8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003edc:	041b      	lsls	r3, r3, #16
 8003ede:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8003ee0:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003ee4:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003ee6:	8381      	strh	r1, [r0, #28]
 8003ee8:	4770      	bx	lr

08003eea <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003eea:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8003eec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ef0:	041b      	lsls	r3, r3, #16
 8003ef2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003ef4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003ef6:	8301      	strh	r1, [r0, #24]
 8003ef8:	4770      	bx	lr

08003efa <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003efa:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8003efc:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8003f00:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f04:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003f06:	8301      	strh	r1, [r0, #24]
 8003f08:	4770      	bx	lr

08003f0a <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8003f0a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8003f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f10:	041b      	lsls	r3, r3, #16
 8003f12:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8003f14:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f16:	8381      	strh	r1, [r0, #28]
 8003f18:	4770      	bx	lr

08003f1a <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8003f1a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8003f1c:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8003f20:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f24:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f26:	8381      	strh	r1, [r0, #28]
 8003f28:	4770      	bx	lr

08003f2a <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f2a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8003f2c:	f023 0302 	bic.w	r3, r3, #2
 8003f30:	041b      	lsls	r3, r3, #16
 8003f32:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8003f34:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f36:	8401      	strh	r1, [r0, #32]
 8003f38:	4770      	bx	lr

08003f3a <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8003f3a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8003f3c:	f023 0308 	bic.w	r3, r3, #8
 8003f40:	041b      	lsls	r3, r3, #16
 8003f42:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8003f44:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f46:	8401      	strh	r1, [r0, #32]
 8003f48:	4770      	bx	lr

08003f4a <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f4a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8003f4c:	f023 0320 	bic.w	r3, r3, #32
 8003f50:	041b      	lsls	r3, r3, #16
 8003f52:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8003f54:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003f58:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f5a:	8401      	strh	r1, [r0, #32]
 8003f5c:	4770      	bx	lr

08003f5e <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8003f5e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8003f60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f64:	041b      	lsls	r3, r3, #16
 8003f66:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8003f68:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8003f6c:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f6e:	8401      	strh	r1, [r0, #32]
 8003f70:	4770      	bx	lr

08003f72 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f72:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8003f74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f78:	041b      	lsls	r3, r3, #16
 8003f7a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8003f7c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f80:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f82:	8401      	strh	r1, [r0, #32]
 8003f84:	4770      	bx	lr

08003f86 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8003f86:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8003f88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f8c:	041b      	lsls	r3, r3, #16
 8003f8e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8003f90:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f94:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003f96:	8401      	strh	r1, [r0, #32]
 8003f98:	4770      	bx	lr

08003f9a <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8003f9a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8003f9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8003fa4:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8003fa8:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003faa:	8401      	strh	r1, [r0, #32]
 8003fac:	4770      	bx	lr

08003fae <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fae:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8003fb0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fb2:	b29c      	uxth	r4, r3
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	408b      	lsls	r3, r1
 8003fb8:	ea24 0303 	bic.w	r3, r4, r3
 8003fbc:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8003fbe:	8c03      	ldrh	r3, [r0, #32]
 8003fc0:	408a      	lsls	r2, r1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	8403      	strh	r3, [r0, #32]
 8003fc8:	bd10      	pop	{r4, pc}

08003fca <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8003fca:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 8003fcc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8003fce:	b29c      	uxth	r4, r3
 8003fd0:	2304      	movs	r3, #4
 8003fd2:	408b      	lsls	r3, r1
 8003fd4:	ea24 0303 	bic.w	r3, r4, r3
 8003fd8:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8003fda:	8c03      	ldrh	r3, [r0, #32]
 8003fdc:	408a      	lsls	r2, r1
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	8403      	strh	r3, [r0, #32]
 8003fe4:	bd10      	pop	{r4, pc}

08003fe6 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fe6:	8c03      	ldrh	r3, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8003fe8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8003fea:	b29c      	uxth	r4, r3
 8003fec:	2301      	movs	r3, #1
 8003fee:	408b      	lsls	r3, r1
 8003ff0:	ea24 0303 	bic.w	r3, r4, r3
 8003ff4:	8403      	strh	r3, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8003ff6:	f021 0308 	bic.w	r3, r1, #8
 8003ffa:	3018      	adds	r0, #24
 8003ffc:	b93b      	cbnz	r3, 800400e <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8003ffe:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004002:	0849      	lsrs	r1, r1, #1
 8004004:	5844      	ldr	r4, [r0, r1]
 8004006:	4023      	ands	r3, r4
 8004008:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 800400a:	5843      	ldr	r3, [r0, r1]
 800400c:	e00a      	b.n	8004024 <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800400e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8004012:	3904      	subs	r1, #4
 8004014:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8004018:	5844      	ldr	r4, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 800401a:	0212      	lsls	r2, r2, #8

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 800401c:	4023      	ands	r3, r4
 800401e:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8004020:	5843      	ldr	r3, [r0, r1]
 8004022:	b292      	uxth	r2, r2
 8004024:	431a      	orrs	r2, r3
 8004026:	5042      	str	r2, [r0, r1]
 8004028:	bd10      	pop	{r4, pc}

0800402a <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 800402a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800402c:	b119      	cbz	r1, 8004036 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 800402e:	b29b      	uxth	r3, r3
 8004030:	f043 0302 	orr.w	r3, r3, #2
 8004034:	e003      	b.n	800403e <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8004036:	f023 0302 	bic.w	r3, r3, #2
 800403a:	059b      	lsls	r3, r3, #22
 800403c:	0d9b      	lsrs	r3, r3, #22
 800403e:	8003      	strh	r3, [r0, #0]
 8004040:	4770      	bx	lr

08004042 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8004042:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8004044:	b119      	cbz	r1, 800404e <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8004046:	b29b      	uxth	r3, r3
 8004048:	f043 0304 	orr.w	r3, r3, #4
 800404c:	e003      	b.n	8004056 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 800404e:	f023 0304 	bic.w	r3, r3, #4
 8004052:	059b      	lsls	r3, r3, #22
 8004054:	0d9b      	lsrs	r3, r3, #22
 8004056:	8003      	strh	r3, [r0, #0]
 8004058:	4770      	bx	lr

0800405a <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800405a:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800405c:	b119      	cbz	r1, 8004066 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 800405e:	b29b      	uxth	r3, r3
 8004060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004064:	e003      	b.n	800406e <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8004066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800406a:	041b      	lsls	r3, r3, #16
 800406c:	0c1b      	lsrs	r3, r3, #16
 800406e:	8083      	strh	r3, [r0, #4]
 8004070:	4770      	bx	lr

08004072 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8004072:	8803      	ldrh	r3, [r0, #0]
 8004074:	f023 0308 	bic.w	r3, r3, #8
 8004078:	059b      	lsls	r3, r3, #22
 800407a:	0d9b      	lsrs	r3, r3, #22
 800407c:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 800407e:	8803      	ldrh	r3, [r0, #0]
 8004080:	b29b      	uxth	r3, r3
 8004082:	4319      	orrs	r1, r3
 8004084:	8001      	strh	r1, [r0, #0]
 8004086:	4770      	bx	lr

08004088 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8004088:	8883      	ldrh	r3, [r0, #4]
 800408a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800408e:	041b      	lsls	r3, r3, #16
 8004090:	0c1b      	lsrs	r3, r3, #16
 8004092:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8004094:	8883      	ldrh	r3, [r0, #4]
 8004096:	b29b      	uxth	r3, r3
 8004098:	4319      	orrs	r1, r3
 800409a:	8081      	strh	r1, [r0, #4]
 800409c:	4770      	bx	lr

0800409e <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 800409e:	8903      	ldrh	r3, [r0, #8]
 80040a0:	f023 0307 	bic.w	r3, r3, #7
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	0c1b      	lsrs	r3, r3, #16
 80040a8:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80040aa:	8903      	ldrh	r3, [r0, #8]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	4319      	orrs	r1, r3
 80040b0:	8101      	strh	r1, [r0, #8]
 80040b2:	4770      	bx	lr

080040b4 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 80040b4:	8903      	ldrh	r3, [r0, #8]
 80040b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	0c1b      	lsrs	r3, r3, #16
 80040be:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80040c0:	8903      	ldrh	r3, [r0, #8]
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	4319      	orrs	r1, r3
 80040c6:	8101      	strh	r1, [r0, #8]
 80040c8:	4770      	bx	lr

080040ca <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80040ca:	8481      	strh	r1, [r0, #36]	; 0x24
 80040cc:	4770      	bx	lr

080040ce <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80040ce:	8581      	strh	r1, [r0, #44]	; 0x2c
 80040d0:	4770      	bx	lr

080040d2 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80040d2:	8681      	strh	r1, [r0, #52]	; 0x34
 80040d4:	4770      	bx	lr

080040d6 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80040d6:	8701      	strh	r1, [r0, #56]	; 0x38
 80040d8:	4770      	bx	lr

080040da <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80040da:	8781      	strh	r1, [r0, #60]	; 0x3c
 80040dc:	4770      	bx	lr

080040de <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80040de:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80040e2:	4770      	bx	lr

080040e4 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80040e4:	8b03      	ldrh	r3, [r0, #24]
 80040e6:	f023 030c 	bic.w	r3, r3, #12
 80040ea:	041b      	lsls	r3, r3, #16
 80040ec:	0c1b      	lsrs	r3, r3, #16
 80040ee:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80040f0:	8b03      	ldrh	r3, [r0, #24]
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	4319      	orrs	r1, r3
 80040f6:	8301      	strh	r1, [r0, #24]
 80040f8:	4770      	bx	lr

080040fa <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80040fa:	8b03      	ldrh	r3, [r0, #24]
 80040fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004100:	041b      	lsls	r3, r3, #16
 8004102:	0c1b      	lsrs	r3, r3, #16
 8004104:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8004106:	8b03      	ldrh	r3, [r0, #24]
 8004108:	b29b      	uxth	r3, r3
 800410a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800410e:	b289      	uxth	r1, r1
 8004110:	8301      	strh	r1, [r0, #24]
 8004112:	4770      	bx	lr

08004114 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004116:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004118:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800411a:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800411c:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800411e:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8004122:	bf0c      	ite	eq
 8004124:	2702      	moveq	r7, #2
 8004126:	2700      	movne	r7, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004128:	2a01      	cmp	r2, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800412a:	4605      	mov	r5, r0
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 800412c:	bf0c      	ite	eq
 800412e:	2602      	moveq	r6, #2
 8004130:	2601      	movne	r6, #1
 8004132:	8923      	ldrh	r3, [r4, #8]
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004134:	f1be 0f00 	cmp.w	lr, #0
 8004138:	d111      	bne.n	800415e <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800413a:	f7ff fba7 	bl	800388c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800413e:	4628      	mov	r0, r5
 8004140:	88e1      	ldrh	r1, [r4, #6]
 8004142:	f7ff ffcf 	bl	80040e4 <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004146:	4628      	mov	r0, r5
 8004148:	4639      	mov	r1, r7
 800414a:	4632      	mov	r2, r6
 800414c:	8923      	ldrh	r3, [r4, #8]
 800414e:	f7ff fbb6 	bl	80038be <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004152:	4628      	mov	r0, r5
 8004154:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004156:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800415a:	f7ff bfce 	b.w	80040fa <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800415e:	f7ff fbae 	bl	80038be <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004162:	4628      	mov	r0, r5
 8004164:	88e1      	ldrh	r1, [r4, #6]
 8004166:	f7ff ffc8 	bl	80040fa <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800416a:	4628      	mov	r0, r5
 800416c:	4639      	mov	r1, r7
 800416e:	4632      	mov	r2, r6
 8004170:	8923      	ldrh	r3, [r4, #8]
 8004172:	f7ff fb8b 	bl	800388c <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004176:	4628      	mov	r0, r5
 8004178:	88e1      	ldrh	r1, [r4, #6]
  }
}
 800417a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800417e:	f7ff bfb1 	b.w	80040e4 <TIM_SetIC1Prescaler>

08004182 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8004182:	8b83      	ldrh	r3, [r0, #28]
 8004184:	f023 030c 	bic.w	r3, r3, #12
 8004188:	041b      	lsls	r3, r3, #16
 800418a:	0c1b      	lsrs	r3, r3, #16
 800418c:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800418e:	8b83      	ldrh	r3, [r0, #28]
 8004190:	b29b      	uxth	r3, r3
 8004192:	4319      	orrs	r1, r3
 8004194:	8381      	strh	r1, [r0, #28]
 8004196:	4770      	bx	lr

08004198 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004198:	8b83      	ldrh	r3, [r0, #28]
 800419a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800419e:	041b      	lsls	r3, r3, #16
 80041a0:	0c1b      	lsrs	r3, r3, #16
 80041a2:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 80041a4:	8b83      	ldrh	r3, [r0, #28]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041ac:	b289      	uxth	r1, r1
 80041ae:	8381      	strh	r1, [r0, #28]
 80041b0:	4770      	bx	lr

080041b2 <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80041b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041b4:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80041b6:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80041b8:	4604      	mov	r4, r0
 80041ba:	8849      	ldrh	r1, [r1, #2]
 80041bc:	88aa      	ldrh	r2, [r5, #4]
 80041be:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80041c0:	b93e      	cbnz	r6, 80041d2 <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80041c2:	f7ff fb63 	bl	800388c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041c6:	4620      	mov	r0, r4
 80041c8:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80041ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041ce:	f7ff bf89 	b.w	80040e4 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80041d2:	2e04      	cmp	r6, #4
 80041d4:	d107      	bne.n	80041e6 <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80041d6:	f7ff fb72 	bl	80038be <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041da:	4620      	mov	r0, r4
 80041dc:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80041de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80041e2:	f7ff bf8a 	b.w	80040fa <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80041e6:	2e08      	cmp	r6, #8
 80041e8:	f8b5 e006 	ldrh.w	lr, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80041ec:	8c05      	ldrh	r5, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80041ee:	d11c      	bne.n	800422a <TIM_ICInit+0x78>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80041f0:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80041f4:	042d      	lsls	r5, r5, #16
 80041f6:	0c2d      	lsrs	r5, r5, #16
 80041f8:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 80041fa:	8b87      	ldrh	r7, [r0, #28]
  tmpccer = TIMx->CCER;
 80041fc:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 80041fe:	b2bf      	uxth	r7, r7
  tmpccer = TIMx->CCER;
 8004200:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 8004202:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 8004206:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 800420a:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  tmpccer |= tmp | CCER_CC3E_Set;
 800420e:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8004212:	b29f      	uxth	r7, r3
 8004214:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8004216:	433a      	orrs	r2, r7

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004218:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800421c:	8382      	strh	r2, [r0, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800421e:	4671      	mov	r1, lr
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8004220:	8406      	strh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8004222:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004226:	f7ff bfac 	b.w	8004182 <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 800422a:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800422e:	042d      	lsls	r5, r5, #16
 8004230:	0c2d      	lsrs	r5, r5, #16
 8004232:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 8004234:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8004236:	8c07      	ldrh	r7, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004238:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 800423c:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 800423e:	b2bf      	uxth	r7, r7
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004240:	0d2d      	lsrs	r5, r5, #20
 8004242:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 8004246:	f427 5200 	bic.w	r2, r7, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 800424a:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800424e:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004252:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004254:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 8004256:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800425a:	8383      	strh	r3, [r0, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800425c:	4671      	mov	r1, lr
  }
}
 800425e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
 8004262:	8402      	strh	r2, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004264:	f7ff bf98 	b.w	8004198 <TIM_SetIC4Prescaler>

08004268 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8004268:	8803      	ldrh	r3, [r0, #0]
 800426a:	b2db      	uxtb	r3, r3
 800426c:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 800426e:	8803      	ldrh	r3, [r0, #0]
 8004270:	b29b      	uxth	r3, r3
 8004272:	4319      	orrs	r1, r3
 8004274:	8001      	strh	r1, [r0, #0]
 8004276:	4770      	bx	lr

08004278 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8004278:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 800427a:	b280      	uxth	r0, r0
 800427c:	4770      	bx	lr

0800427e <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 800427e:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8004280:	b280      	uxth	r0, r0
 8004282:	4770      	bx	lr

08004284 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8004284:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 8004286:	b280      	uxth	r0, r0
 8004288:	4770      	bx	lr

0800428a <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 800428a:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 800428e:	b280      	uxth	r0, r0
 8004290:	4770      	bx	lr

08004292 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004292:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 8004294:	b280      	uxth	r0, r0
 8004296:	4770      	bx	lr

08004298 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004298:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 800429a:	b280      	uxth	r0, r0
 800429c:	4770      	bx	lr

0800429e <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 800429e:	8a03      	ldrh	r3, [r0, #16]
 80042a0:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80042a2:	bf14      	ite	ne
 80042a4:	2001      	movne	r0, #1
 80042a6:	2000      	moveq	r0, #0
 80042a8:	4770      	bx	lr

080042aa <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80042aa:	43c9      	mvns	r1, r1
 80042ac:	b289      	uxth	r1, r1
 80042ae:	8201      	strh	r1, [r0, #16]
 80042b0:	4770      	bx	lr

080042b2 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80042b2:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80042b4:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80042b6:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80042ba:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80042bc:	d003      	beq.n	80042c6 <TIM_GetITStatus+0x14>
 80042be:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 80042c0:	bf14      	ite	ne
 80042c2:	2001      	movne	r0, #1
 80042c4:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80042c6:	4770      	bx	lr

080042c8 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 80042c8:	43c9      	mvns	r1, r1
 80042ca:	b289      	uxth	r1, r1
 80042cc:	8201      	strh	r1, [r0, #16]
 80042ce:	4770      	bx	lr

080042d0 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80042d0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80042d2:	4b22      	ldr	r3, [pc, #136]	; (800435c <USART_DeInit+0x8c>)
 80042d4:	4298      	cmp	r0, r3
 80042d6:	d02c      	beq.n	8004332 <USART_DeInit+0x62>
 80042d8:	d808      	bhi.n	80042ec <USART_DeInit+0x1c>
 80042da:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80042de:	4298      	cmp	r0, r3
 80042e0:	d017      	beq.n	8004312 <USART_DeInit+0x42>
 80042e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042e6:	4298      	cmp	r0, r3
 80042e8:	d01b      	beq.n	8004322 <USART_DeInit+0x52>
 80042ea:	bd08      	pop	{r3, pc}
 80042ec:	4b1c      	ldr	r3, [pc, #112]	; (8004360 <USART_DeInit+0x90>)
 80042ee:	4298      	cmp	r0, r3
 80042f0:	d027      	beq.n	8004342 <USART_DeInit+0x72>
 80042f2:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80042f6:	4298      	cmp	r0, r3
 80042f8:	d12f      	bne.n	800435a <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80042fa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80042fe:	2101      	movs	r1, #1
 8004300:	f7ff f8b2 	bl	8003468 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8004304:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8004308:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800430c:	2100      	movs	r1, #0
 800430e:	f7ff b8ab 	b.w	8003468 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8004312:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004316:	2101      	movs	r1, #1
 8004318:	f7ff f8b2 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800431c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004320:	e016      	b.n	8004350 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8004322:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004326:	2101      	movs	r1, #1
 8004328:	f7ff f8aa 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800432c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004330:	e00e      	b.n	8004350 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8004332:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004336:	2101      	movs	r1, #1
 8004338:	f7ff f8a2 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800433c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004340:	e006      	b.n	8004350 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8004342:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004346:	2101      	movs	r1, #1
 8004348:	f7ff f89a 	bl	8003480 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800434c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004350:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8004352:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8004356:	f7ff b893 	b.w	8003480 <RCC_APB1PeriphResetCmd>
 800435a:	bd08      	pop	{r3, pc}
 800435c:	40004c00 	andmi	r4, r0, r0, lsl #24
 8004360:	40005000 	andmi	r5, r0, r0

08004364 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8004364:	b530      	push	{r4, r5, lr}
 8004366:	460d      	mov	r5, r1
 8004368:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800436a:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 800436c:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800436e:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8004370:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8004374:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8004376:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8004378:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800437a:	8909      	ldrh	r1, [r1, #8]
 800437c:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800437e:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004380:	430b      	orrs	r3, r1
 8004382:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004384:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004388:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800438a:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800438e:	4313      	orrs	r3, r2
 8004390:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8004392:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004394:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004396:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004398:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800439a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800439e:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80043a0:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80043a2:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80043a4:	a801      	add	r0, sp, #4
 80043a6:	f7fe fff9 	bl	800339c <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80043aa:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80043ac:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80043ae:	490e      	ldr	r1, [pc, #56]	; (80043e8 <USART_Init+0x84>)
 80043b0:	428c      	cmp	r4, r1
 80043b2:	bf18      	it	ne
 80043b4:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80043b6:	2319      	movs	r3, #25
 80043b8:	4353      	muls	r3, r2
 80043ba:	682a      	ldr	r2, [r5, #0]
 80043bc:	0092      	lsls	r2, r2, #2
 80043be:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80043c2:	2364      	movs	r3, #100	; 0x64
 80043c4:	fbb2 f0f3 	udiv	r0, r2, r3
 80043c8:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80043ca:	0901      	lsrs	r1, r0, #4
 80043cc:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80043d0:	0112      	lsls	r2, r2, #4
 80043d2:	3232      	adds	r2, #50	; 0x32
 80043d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d8:	f003 030f 	and.w	r3, r3, #15
 80043dc:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80043de:	b29b      	uxth	r3, r3
 80043e0:	8123      	strh	r3, [r4, #8]
}
 80043e2:	b007      	add	sp, #28
 80043e4:	bd30      	pop	{r4, r5, pc}
 80043e6:	bf00      	nop
 80043e8:	40013800 	andmi	r3, r1, r0, lsl #16

080043ec <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80043ec:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80043f0:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80043f2:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80043f4:	2300      	movs	r3, #0
 80043f6:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80043f8:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80043fa:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80043fc:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80043fe:	8183      	strh	r3, [r0, #12]
 8004400:	4770      	bx	lr

08004402 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004402:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8004404:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004406:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004408:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800440a:	4323      	orrs	r3, r4
 800440c:	888c      	ldrh	r4, [r1, #4]
 800440e:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004410:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004412:	4323      	orrs	r3, r4
 8004414:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8004416:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800441a:	4313      	orrs	r3, r2
 800441c:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800441e:	8203      	strh	r3, [r0, #16]
 8004420:	bd10      	pop	{r4, pc}

08004422 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8004422:	2300      	movs	r3, #0
 8004424:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8004426:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8004428:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800442a:	80c3      	strh	r3, [r0, #6]
 800442c:	4770      	bx	lr

0800442e <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800442e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004430:	b119      	cbz	r1, 800443a <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8004432:	b29b      	uxth	r3, r3
 8004434:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004438:	e003      	b.n	8004442 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800443a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800443e:	041b      	lsls	r3, r3, #16
 8004440:	0c1b      	lsrs	r3, r3, #16
 8004442:	8183      	strh	r3, [r0, #12]
 8004444:	4770      	bx	lr

08004446 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8004446:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8004448:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800444c:	2301      	movs	r3, #1
 800444e:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8004452:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8004454:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8004458:	d101      	bne.n	800445e <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 800445a:	300c      	adds	r0, #12
 800445c:	e003      	b.n	8004466 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800445e:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8004460:	bf0c      	ite	eq
 8004462:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8004464:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 8004466:	b112      	cbz	r2, 800446e <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8004468:	6802      	ldr	r2, [r0, #0]
 800446a:	4313      	orrs	r3, r2
 800446c:	e002      	b.n	8004474 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800446e:	6802      	ldr	r2, [r0, #0]
 8004470:	ea22 0303 	bic.w	r3, r2, r3
 8004474:	6003      	str	r3, [r0, #0]
 8004476:	bd10      	pop	{r4, pc}

08004478 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8004478:	8a83      	ldrh	r3, [r0, #20]
 800447a:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800447c:	b10a      	cbz	r2, 8004482 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800447e:	4319      	orrs	r1, r3
 8004480:	e001      	b.n	8004486 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8004482:	ea23 0101 	bic.w	r1, r3, r1
 8004486:	8281      	strh	r1, [r0, #20]
 8004488:	4770      	bx	lr

0800448a <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 800448a:	8a03      	ldrh	r3, [r0, #16]
 800448c:	f023 030f 	bic.w	r3, r3, #15
 8004490:	041b      	lsls	r3, r3, #16
 8004492:	0c1b      	lsrs	r3, r3, #16
 8004494:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8004496:	8a03      	ldrh	r3, [r0, #16]
 8004498:	b29b      	uxth	r3, r3
 800449a:	4319      	orrs	r1, r3
 800449c:	8201      	strh	r1, [r0, #16]
 800449e:	4770      	bx	lr

080044a0 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80044a0:	8983      	ldrh	r3, [r0, #12]
 80044a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044a6:	041b      	lsls	r3, r3, #16
 80044a8:	0c1b      	lsrs	r3, r3, #16
 80044aa:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 80044ac:	8983      	ldrh	r3, [r0, #12]
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	4319      	orrs	r1, r3
 80044b2:	8181      	strh	r1, [r0, #12]
 80044b4:	4770      	bx	lr

080044b6 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80044b6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80044b8:	b119      	cbz	r1, 80044c2 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	f043 0302 	orr.w	r3, r3, #2
 80044c0:	e003      	b.n	80044ca <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80044c2:	f023 0302 	bic.w	r3, r3, #2
 80044c6:	041b      	lsls	r3, r3, #16
 80044c8:	0c1b      	lsrs	r3, r3, #16
 80044ca:	8183      	strh	r3, [r0, #12]
 80044cc:	4770      	bx	lr

080044ce <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80044ce:	8a03      	ldrh	r3, [r0, #16]
 80044d0:	f023 0320 	bic.w	r3, r3, #32
 80044d4:	041b      	lsls	r3, r3, #16
 80044d6:	0c1b      	lsrs	r3, r3, #16
 80044d8:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80044da:	8a03      	ldrh	r3, [r0, #16]
 80044dc:	b29b      	uxth	r3, r3
 80044de:	4319      	orrs	r1, r3
 80044e0:	8201      	strh	r1, [r0, #16]
 80044e2:	4770      	bx	lr

080044e4 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80044e4:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80044e6:	b119      	cbz	r1, 80044f0 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044ee:	e003      	b.n	80044f8 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80044f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044f4:	041b      	lsls	r3, r3, #16
 80044f6:	0c1b      	lsrs	r3, r3, #16
 80044f8:	8203      	strh	r3, [r0, #16]
 80044fa:	4770      	bx	lr

080044fc <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80044fc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004500:	8081      	strh	r1, [r0, #4]
 8004502:	4770      	bx	lr

08004504 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8004504:	8880      	ldrh	r0, [r0, #4]
}
 8004506:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800450a:	4770      	bx	lr

0800450c <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 800450c:	8983      	ldrh	r3, [r0, #12]
 800450e:	b29b      	uxth	r3, r3
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	8183      	strh	r3, [r0, #12]
 8004516:	4770      	bx	lr

08004518 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8004518:	8b03      	ldrh	r3, [r0, #24]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 800451e:	8b03      	ldrh	r3, [r0, #24]
 8004520:	b29b      	uxth	r3, r3
 8004522:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004526:	8301      	strh	r1, [r0, #24]
 8004528:	4770      	bx	lr

0800452a <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 800452a:	8b03      	ldrh	r3, [r0, #24]
 800452c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004530:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8004532:	8b03      	ldrh	r3, [r0, #24]
 8004534:	b29b      	uxth	r3, r3
 8004536:	4319      	orrs	r1, r3
 8004538:	8301      	strh	r1, [r0, #24]
 800453a:	4770      	bx	lr

0800453c <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800453c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800453e:	b119      	cbz	r1, 8004548 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8004540:	b29b      	uxth	r3, r3
 8004542:	f043 0320 	orr.w	r3, r3, #32
 8004546:	e003      	b.n	8004550 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8004548:	f023 0320 	bic.w	r3, r3, #32
 800454c:	041b      	lsls	r3, r3, #16
 800454e:	0c1b      	lsrs	r3, r3, #16
 8004550:	8283      	strh	r3, [r0, #20]
 8004552:	4770      	bx	lr

08004554 <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8004554:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004556:	b119      	cbz	r1, 8004560 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8004558:	b29b      	uxth	r3, r3
 800455a:	f043 0310 	orr.w	r3, r3, #16
 800455e:	e003      	b.n	8004568 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8004560:	f023 0310 	bic.w	r3, r3, #16
 8004564:	041b      	lsls	r3, r3, #16
 8004566:	0c1b      	lsrs	r3, r3, #16
 8004568:	8283      	strh	r3, [r0, #20]
 800456a:	4770      	bx	lr

0800456c <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800456c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800456e:	b119      	cbz	r1, 8004578 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8004570:	b29b      	uxth	r3, r3
 8004572:	f043 0308 	orr.w	r3, r3, #8
 8004576:	e003      	b.n	8004580 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8004578:	f023 0308 	bic.w	r3, r3, #8
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	0c1b      	lsrs	r3, r3, #16
 8004580:	8283      	strh	r3, [r0, #20]
 8004582:	4770      	bx	lr

08004584 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 8004584:	8a83      	ldrh	r3, [r0, #20]
 8004586:	f023 0304 	bic.w	r3, r3, #4
 800458a:	041b      	lsls	r3, r3, #16
 800458c:	0c1b      	lsrs	r3, r3, #16
 800458e:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8004590:	8a83      	ldrh	r3, [r0, #20]
 8004592:	b29b      	uxth	r3, r3
 8004594:	4319      	orrs	r1, r3
 8004596:	8281      	strh	r1, [r0, #20]
 8004598:	4770      	bx	lr

0800459a <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800459a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800459c:	b119      	cbz	r1, 80045a6 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800459e:	b29b      	uxth	r3, r3
 80045a0:	f043 0302 	orr.w	r3, r3, #2
 80045a4:	e003      	b.n	80045ae <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80045a6:	f023 0302 	bic.w	r3, r3, #2
 80045aa:	041b      	lsls	r3, r3, #16
 80045ac:	0c1b      	lsrs	r3, r3, #16
 80045ae:	8283      	strh	r3, [r0, #20]
 80045b0:	4770      	bx	lr

080045b2 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80045b2:	8803      	ldrh	r3, [r0, #0]
 80045b4:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80045b6:	bf14      	ite	ne
 80045b8:	2001      	movne	r0, #1
 80045ba:	2000      	moveq	r0, #0
 80045bc:	4770      	bx	lr

080045be <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80045be:	43c9      	mvns	r1, r1
 80045c0:	b289      	uxth	r1, r1
 80045c2:	8001      	strh	r1, [r0, #0]
 80045c4:	4770      	bx	lr

080045c6 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045c6:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80045c8:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80045ca:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045ce:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80045d2:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80045d4:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80045d8:	d101      	bne.n	80045de <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 80045da:	8983      	ldrh	r3, [r0, #12]
 80045dc:	e003      	b.n	80045e6 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80045de:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80045e0:	bf0c      	ite	eq
 80045e2:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80045e4:	8a83      	ldrhne	r3, [r0, #20]
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80045ea:	8802      	ldrh	r2, [r0, #0]
 80045ec:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80045ee:	b13b      	cbz	r3, 8004600 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80045f0:	0a09      	lsrs	r1, r1, #8
 80045f2:	2301      	movs	r3, #1
 80045f4:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80045f6:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 80045f8:	bf14      	ite	ne
 80045fa:	2001      	movne	r0, #1
 80045fc:	2000      	moveq	r0, #0
 80045fe:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8004600:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8004602:	bd10      	pop	{r4, pc}

08004604 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 8004604:	0a09      	lsrs	r1, r1, #8
 8004606:	2301      	movs	r3, #1
 8004608:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 800460a:	43db      	mvns	r3, r3
 800460c:	b29b      	uxth	r3, r3
 800460e:	8003      	strh	r3, [r0, #0]
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop

08004614 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8004614:	bf30      	wfi
    BX r14
 8004616:	4770      	bx	lr

08004618 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8004618:	bf20      	wfe
    BX r14
 800461a:	4770      	bx	lr

0800461c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800461c:	bf40      	sev
    BX r14
 800461e:	4770      	bx	lr

08004620 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8004620:	f3bf 8f6f 	isb	sy
    BX r14
 8004624:	4770      	bx	lr

08004626 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8004626:	f3bf 8f4f 	dsb	sy
    BX r14
 800462a:	4770      	bx	lr

0800462c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800462c:	f3bf 8f5f 	dmb	sy
    BX r14
 8004630:	4770      	bx	lr

08004632 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8004632:	df01      	svc	1
    BX r14
 8004634:	4770      	bx	lr

08004636 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8004636:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800463a:	4770      	bx	lr

0800463c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800463c:	f380 8814 	msr	CONTROL, r0
  ISB
 8004640:	f3bf 8f6f 	isb	sy
  BX r14
 8004644:	4770      	bx	lr

08004646 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8004646:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800464a:	4770      	bx	lr

0800464c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800464c:	f380 8809 	msr	PSP, r0
    BX r14
 8004650:	4770      	bx	lr

08004652 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8004652:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8004656:	4770      	bx	lr

08004658 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8004658:	f380 8808 	msr	MSP, r0
    BX r14
 800465c:	4770      	bx	lr

0800465e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800465e:	b672      	cpsid	i
  BX r14
 8004660:	4770      	bx	lr

08004662 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8004662:	b662      	cpsie	i
  BX r14
 8004664:	4770      	bx	lr

08004666 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8004666:	b671      	cpsid	f
  BX r14
 8004668:	4770      	bx	lr

0800466a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800466a:	b661      	cpsie	f
  BX r14
 800466c:	4770      	bx	lr

0800466e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800466e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8004672:	4770      	bx	lr

08004674 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8004674:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8004678:	4770      	bx	lr

0800467a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800467a:	ba40      	rev16	r0, r0
  BX r14
 800467c:	4770      	bx	lr

0800467e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800467e:	ba00      	rev	r0, r0
  BX r14
 8004680:	4770      	bx	lr
	...

08004684 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8004684:	4668      	mov	r0, sp
 8004686:	f020 0107 	bic.w	r1, r0, #7
 800468a:	468d      	mov	sp, r1
 800468c:	b501      	push	{r0, lr}
 800468e:	4a0c      	ldr	r2, [pc, #48]	; (80046c0 <Reset_Handler+0x3c>)
 8004690:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8004692:	490d      	ldr	r1, [pc, #52]	; (80046c8 <Reset_Handler+0x44>)
 8004694:	428b      	cmp	r3, r1
 8004696:	d204      	bcs.n	80046a2 <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8004698:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800469c:	f843 1b04 	str.w	r1, [r3], #4
 80046a0:	e7f7      	b.n	8004692 <Reset_Handler+0xe>
 80046a2:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80046a4:	4a0a      	ldr	r2, [pc, #40]	; (80046d0 <Reset_Handler+0x4c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d203      	bcs.n	80046b2 <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 80046aa:	2200      	movs	r2, #0
 80046ac:	f843 2b04 	str.w	r2, [r3], #4
 80046b0:	e7f8      	b.n	80046a4 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80046b2:	f000 f80f 	bl	80046d4 <main>
}
 80046b6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80046ba:	4685      	mov	sp, r0
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	080049e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, lr}
 80046c4:	20000000 	andcs	r0, r0, r0
 80046c8:	200002f4 	strdcs	r0, [r0], -r4
 80046cc:	200002f4 	strdcs	r0, [r0], -r4
 80046d0:	20001408 	andcs	r1, r0, r8, lsl #8

080046d4 <main>:
* Return         : None
*******************************************************************************/


int main(void)
{
 80046d4:	b510      	push	{r4, lr}

	byte bCount;
	long lTemp;

	System_Configuration();
 80046d6:	f7fc ffe3 	bl	80016a0 <System_Configuration>

	dxl_set_power(ON);
 80046da:	2001      	movs	r0, #1
 80046dc:	f7fd f886 	bl	80017ec <dxl_set_power>
	Zigbee_SetState(ON);
 80046e0:	2001      	movs	r0, #1
 80046e2:	f7fb fe9b 	bl	800041c <Zigbee_SetState>

	//LED_SetState(LED_POWER, ON);
	//	LED_RGB_SetState(LED_R|LED_G|LED_B);
	//LED_RGB_SetState(OFF);

	BufferClear(USART_DXL);
 80046e6:	2000      	movs	r0, #0
 80046e8:	f7fd f95a 	bl	80019a0 <BufferClear>
	BufferClear(USART_PC);
 80046ec:	2002      	movs	r0, #2
 80046ee:	f7fd f957 	bl	80019a0 <BufferClear>
	BufferClear(USART_ZIGBEE);
 80046f2:	2001      	movs	r0, #1
 80046f4:	f7fd f954 	bl	80019a0 <BufferClear>

	setBuzzerOff();
 80046f8:	f7fd fb54 	bl	8001da4 <setBuzzerOff>
 80046fc:	2300      	movs	r3, #0
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 80046fe:	4a12      	ldr	r2, [pc, #72]	; (8004748 <main+0x74>)
 8004700:	5c99      	ldrb	r1, [r3, r2]
 8004702:	4a12      	ldr	r2, [pc, #72]	; (800474c <main+0x78>)
 8004704:	54d1      	strb	r1, [r2, r3]
 8004706:	3301      	adds	r3, #1
		EEPROM_Write( P_OPERATING_MODE, 0);
	}
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
 8004708:	2b18      	cmp	r3, #24
 800470a:	d1f8      	bne.n	80046fe <main+0x2a>
	USART_Configuration(USART_DXL,lTemp);
	USART_Configuration(USART_PC,lTemp);
*/


    gbLEDBlinkCounter = 8;
 800470c:	4b10      	ldr	r3, [pc, #64]	; (8004750 <main+0x7c>)
 800470e:	2208      	movs	r2, #8
 8004710:	701a      	strb	r2, [r3, #0]



	TorqueOff();
 8004712:	f7fb ff11 	bl	8000538 <TorqueOff>
 8004716:	2403      	movs	r4, #3

	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 8004718:	2101      	movs	r1, #1
 800471a:	2007      	movs	r0, #7
 800471c:	f7fc fc70 	bl	8001000 <LED_SetState>
		mDelay(50);
 8004720:	2032      	movs	r0, #50	; 0x32
 8004722:	f7fd f830 	bl	8001786 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 8004726:	2007      	movs	r0, #7
 8004728:	2100      	movs	r1, #0
 800472a:	f7fc fc69 	bl	8001000 <LED_SetState>
 800472e:	3c01      	subs	r4, #1
		mDelay(50);
 8004730:	2032      	movs	r0, #50	; 0x32
 8004732:	f7fd f828 	bl	8001786 <mDelay>



	TorqueOff();

	for (bCount = 0; bCount < 3; bCount++) {
 8004736:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 800473a:	d1ed      	bne.n	8004718 <main+0x44>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
		mDelay(50);
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
		mDelay(50);
	}
	dxl_set_power(OFF);
 800473c:	4620      	mov	r0, r4
 800473e:	f7fd f855 	bl	80017ec <dxl_set_power>

	  }

*/

	Process();
 8004742:	f7fc f8db 	bl	80008fc <Process>

	while(1);
 8004746:	e7fe      	b.n	8004746 <main+0x72>
 8004748:	2000010e 	andcs	r0, r0, lr, lsl #2
 800474c:	2000050f 	andcs	r0, r0, pc, lsl #10
 8004750:	2000087e 	andcs	r0, r0, lr, ror r8

08004754 <DoremiTable>:
 8004754:	21882383 	orrcs	r2, r8, r3, lsl #7
 8004758:	1ddd1fa3 	ldclne	15, cr1, [sp, #652]	; 0x28c
 800475c:	1a9b1c34 	bne	66cb834 <__Stack_Size+0x66cb434>
 8004760:	17b3191c 			; <UNDEFINED> instruction: 0x17b3191c
 8004764:	151e165f 	ldrne	r1, [lr, #-1631]	; 0x65f
 8004768:	12d013ee 	sbcsne	r1, r0, #-1207959549	; 0xb8000003
 800476c:	10c411c1 	sbcne	r1, r4, r1, asr #3
 8004770:	0eee0fd1 	mcreq	15, 7, r0, cr14, cr1, {6}
 8004774:	0d4d0e1a 	stcleq	14, cr0, [sp, #-104]	; 0xffffff98
 8004778:	0bd90c8e 	bleq	76479b8 <__Stack_Size+0x76475b8>
 800477c:	0a8f0b2f 	beq	63c7440 <__Stack_Size+0x63c7040>
 8004780:	096809f7 	stmdbeq	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp}^
 8004784:	086108e0 	stmdaeq	r1!, {r5, r6, r7, fp}^
 8004788:	077707e9 	ldrbeq	r0, [r7, -r9, ror #15]!
 800478c:	06a6070c 	strteq	r0, [r6], ip, lsl #14
 8004790:	05ed0647 	strbeq	r0, [sp, #1607]!	; 0x647
 8004794:	05470597 	strbeq	r0, [r7, #-1431]	; 0x597
 8004798:	04b404fb 	ldrteq	r0, [r4], #1275	; 0x4fb
 800479c:	04300470 	ldrteq	r0, [r0], #-1136	; 0x470
 80047a0:	03bb03f4 			; <UNDEFINED> instruction: 0x03bb03f4
 80047a4:	03520386 	cmpeq	r2, #402653186	; 0x18000002
 80047a8:	02f60323 	rscseq	r0, r6, #-1946157056	; 0x8c000000
 80047ac:	02a302cc 	adceq	r0, r3, #204, 4	; 0xc000000c
 80047b0:	025a027e 	subseq	r0, sl, #-536870905	; 0xe0000007
 80047b4:	02180238 	andseq	r0, r8, #56, 4	; 0x80000003
 80047b8:	01de01fa 	ldrsheq	r0, [lr, #26]

080047bc <SoundTable>:
 80047bc:	02ee0000 	rsceq	r0, lr, #0
 80047c0:	0fd110c4 	svceq	0x00d110c4
 80047c4:	0e1a0eee 	cdpeq	14, 1, cr0, cr10, cr14, {7}
 80047c8:	0c8e0d4d 	stceq	13, cr0, [lr], {77}	; 0x4d
 80047cc:	0b2f0bd9 	bleq	8bc7738 <_etext+0xbc2d50>
 80047d0:	09f70a8f 	ldmibeq	r7!, {r0, r1, r2, r3, r7, r9, fp}^
 80047d4:	08e00968 	stmiaeq	r0!, {r3, r5, r6, r8, fp}^
 80047d8:	07e90861 	strbeq	r0, [r9, r1, ror #16]!
 80047dc:	070c0777 	smlsdxeq	ip, r7, r7, r0
 80047e0:	064706a6 	strbeq	r0, [r7], -r6, lsr #13
 80047e4:	059705ed 	ldreq	r0, [r7, #1517]	; 0x5ed
 80047e8:	04fb0547 	ldrbteq	r0, [fp], #1351	; 0x547
 80047ec:	047004b4 	ldrbteq	r0, [r0], #-1204	; 0x4b4
 80047f0:	30d40384 	sbcscc	r0, r4, r4, lsl #7
 80047f4:	0007186a 	andeq	r1, r7, sl, ror #16

080047f6 <Sound31>:
 80047f6:	00810007 	addeq	r0, r1, r7
 80047fa:	00800114 	addeq	r0, r0, r4, lsl r1
 80047fe:	01130081 	tsteq	r3, r1, lsl #1
 8004802:	00810080 	addeq	r0, r1, r0, lsl #1
 8004806:	00800112 	addeq	r0, r0, r2, lsl r1
 800480a:	01110081 	tsteq	r1, r1, lsl #1
 800480e:	00810080 	addeq	r0, r1, r0, lsl #1
 8004812:	00800110 	addeq	r0, r0, r0, lsl r1
	...

08004818 <Sound30>:
 8004818:	009a0008 	addseq	r0, sl, r8
 800481c:	00e80081 	rsceq	r0, r8, r1, lsl #1
 8004820:	02210322 	eoreq	r0, r1, #-2013265920	; 0x88000000
 8004824:	00000100 	andeq	r0, r0, r0, lsl #2

08004828 <Sound25>:
 8004828:	01150010 	tsteq	r5, r0, lsl r0
 800482c:	02720272 	rsbseq	r0, r2, #536870919	; 0x20000007
 8004830:	01000272 	tsteq	r0, r2, ror r2
	...

08004836 <Sound24>:
 8004836:	01990004 	orrseq	r0, r9, r4
 800483a:	01990080 	orrseq	r0, r9, r0, lsl #1
 800483e:	01990080 	orrseq	r0, r9, r0, lsl #1
 8004842:	01990080 	orrseq	r0, r9, r0, lsl #1
 8004846:	00000080 	andeq	r0, r0, r0, lsl #1

0800484a <Sound23>:
 800484a:	00810008 	addeq	r0, r1, r8
 800484e:	04210468 	strteq	r0, [r1], #-1128	; 0x468
 8004852:	00000100 	andeq	r0, r0, r0, lsl #2

08004856 <Sound22>:
 8004856:	009a0001 	addseq	r0, sl, r1
 800485a:	042a046a 	strteq	r0, [sl], #-1130	; 0x46a
 800485e:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 8004862:	043e047e 	ldrteq	r0, [lr], #-1150	; 0x47e
 8004866:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 800486a:	04520492 	ldrbeq	r0, [r2], #-1170	; 0x492
 800486e:	045c049c 	ldrbeq	r0, [ip], #-1180	; 0x49c
 8004872:	046604a6 	strbteq	r0, [r6], #-1190	; 0x4a6
 8004876:	047004b0 	ldrbteq	r0, [r0], #-1200	; 0x4b0
 800487a:	00000100 	andeq	r0, r0, r0, lsl #2

0800487e <Sound21>:
 800487e:	00810004 	addeq	r0, r1, r4
 8004882:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 8004886:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 800488a:	00000100 	andeq	r0, r0, r0, lsl #2

0800488e <Sound20>:
 800488e:	009c0010 	addseq	r0, ip, r0, lsl r0
 8004892:	01000452 	tsteq	r0, r2, asr r4
	...

08004898 <Sound15>:
 8004898:	04000009 	streq	r0, [r0], #-9
 800489c:	0080020e 	addeq	r0, r0, lr, lsl #4
 80048a0:	01820182 	orreq	r0, r2, r2, lsl #3
 80048a4:	04000182 	streq	r0, [r0], #-386	; 0x182
	...

080048aa <Sound13>:
 80048aa:	00940008 	addseq	r0, r4, r8
 80048ae:	021700a5 	andseq	r0, r7, #165	; 0xa5
 80048b2:	00a50214 	adceq	r0, r5, r4, lsl r2
 80048b6:	02140217 	andseq	r0, r4, #1879048193	; 0x70000001
 80048ba:	00000100 	andeq	r0, r0, r0, lsl #2

080048be <Sound12>:
 80048be:	009a0010 	addseq	r0, sl, r0, lsl r0
 80048c2:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80048c6:	00aa0080 	adceq	r0, sl, r0, lsl #1
 80048ca:	010000ea 	smlatteq	r0, sl, r0, r0
	...

080048d0 <Sound11>:
 80048d0:	009a0010 	addseq	r0, sl, r0, lsl r0
 80048d4:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80048d8:	00000100 	andeq	r0, r0, r0, lsl #2

080048dc <Sound10>:
 80048dc:	011a0010 	tsteq	sl, r0, lsl r0
 80048e0:	0100016a 	tsteq	r0, sl, ror #2
	...

080048e6 <Sound8>:
 80048e6:	00810010 	addeq	r0, r1, r0, lsl r0
 80048ea:	009a00e1 	addseq	r0, sl, r1, ror #1
 80048ee:	00a100e1 	adceq	r0, r1, r1, ror #1
 80048f2:	00000100 	andeq	r0, r0, r0, lsl #2

080048f6 <Sound7>:
 80048f6:	009a0014 	addseq	r0, sl, r4, lsl r0
 80048fa:	04210461 	strteq	r0, [r1], #-1121	; 0x461
 80048fe:	00000100 	andeq	r0, r0, r0, lsl #2

08004902 <Sound6>:
 8004902:	00900014 	addseq	r0, r0, r4, lsl r0
 8004906:	041e046c 	ldreq	r0, [lr], #-1132	; 0x46c
	...

0800490c <Sound5>:
 800490c:	01170010 	tsteq	r7, r0, lsl r0
 8004910:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8004914:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8004918:	00000100 	andeq	r0, r0, r0, lsl #2

0800491c <Sound4>:
 800491c:	01170014 	tsteq	r7, r4, lsl r0
 8004920:	026100b0 	rsbeq	r0, r1, #176	; 0xb0
 8004924:	00000100 	andeq	r0, r0, r0, lsl #2

08004928 <Sound3>:
 8004928:	01090020 	tsteq	r9, r0, lsr #32
 800492c:	021e0421 	andseq	r0, lr, #553648128	; 0x21000000
 8004930:	00000100 	andeq	r0, r0, r0, lsl #2

08004934 <Sound2>:
 8004934:	00970010 	addseq	r0, r7, r0, lsl r0
 8004938:	00f200b2 	ldrhteq	r0, [r2], #2
 800493c:	00b20080 	adcseq	r0, r2, r0, lsl #1
 8004940:	010000f2 	strdeq	r0, [r0, -r2]
	...

08004946 <Sound1>:
 8004946:	01080014 	tsteq	r8, r4, lsl r0
 800494a:	04620124 	strbteq	r0, [r2], #-292	; 0x124
 800494e:	021e041e 	andseq	r0, lr, #503316480	; 0x1e000000
 8004952:	00000100 	andeq	r0, r0, r0, lsl #2

08004956 <Sound0>:
 8004956:	00900014 	addseq	r0, r0, r4, lsl r0
 800495a:	011e01a8 	tsteq	lr, r8, lsr #3
 800495e:	00ac01e8 	adceq	r0, ip, r8, ror #3
 8004962:	010000ec 	smlatteq	r0, ip, r0, r0
	...

08004968 <Music7>:
 8004968:	01100017 	tsteq	r0, r7, lsl r0
 800496c:	00900080 	addseq	r0, r0, r0, lsl #1
 8004970:	01100090 			; <UNDEFINED> instruction: 0x01100090
 8004974:	00970110 	addseq	r0, r7, r0, lsl r1
 8004978:	00970094 	umullseq	r0, r7, r4, r0
 800497c:	04100094 	ldreq	r0, [r0], #-148	; 0x94
 8004980:	00000100 	andeq	r0, r0, r0, lsl #2

08004984 <Music6>:
 8004984:	0108000f 	tsteq	r8, pc
 8004988:	0111010d 	tsteq	r1, sp, lsl #2
 800498c:	00800194 	umulleq	r0, r0, r4, r1	; <UNPREDICTABLE>
 8004990:	04140111 	ldreq	r0, [r4], #-273	; 0x111
 8004994:	0100011e 	tsteq	r0, lr, lsl r1
 8004998:	01000114 	tsteq	r0, r4, lsl r1
 800499c:	00940094 	umullseq	r0, r4, r4, r0
 80049a0:	01000114 	tsteq	r0, r4, lsl r1
 80049a4:	04190114 	ldreq	r0, [r9], #-276	; 0x114
 80049a8:	00000200 	andeq	r0, r0, r0, lsl #4

080049ac <Music1>:
 80049ac:	01100008 	tsteq	r0, r8
 80049b0:	010d010f 	tsteq	sp, pc, lsl #2
 80049b4:	0109010b 	tsteq	r9, fp, lsl #2
 80049b8:	01060108 	tsteq	r6, r8, lsl #2
 80049bc:	00000404 	andeq	r0, r0, r4, lsl #8

080049c0 <Music0>:
 80049c0:	01080008 	tsteq	r8, r8
 80049c4:	010c010a 	tsteq	ip, sl, lsl #2
 80049c8:	010f010d 	tsteq	pc, sp, lsl #2
 80049cc:	01130111 	tsteq	r3, r1, lsl r1
 80049d0:	00000114 	andeq	r0, r0, r4, lsl r1

080049d4 <APBAHBPrescTable>:
 80049d4:	00000000 	andeq	r0, r0, r0
 80049d8:	04030201 	streq	r0, [r3], #-513	; 0x201
 80049dc:	04030201 	streq	r0, [r3], #-513	; 0x201
 80049e0:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

080049e4 <ADCPrescTable>:
 80049e4:	08060402 	stmdaeq	r6, {r1, sl}

Disassembly of section .data:

20000000 <_sdata>:
20000000:	01010002 	tsteq	r1, r2
20000004:	00020101 	andeq	r0, r2, r1, lsl #2
20000008:	01010002 	tsteq	r1, r2
2000000c:	00020101 	andeq	r0, r2, r1, lsl #2
20000010:	01010101 	tsteq	r1, r1, lsl #2
20000014:	00020002 	andeq	r0, r2, r2
20000018:	00020101 	andeq	r0, r2, r1, lsl #2
2000001c:	01010002 	tsteq	r1, r2
20000020:	01010101 	tsteq	r1, r1, lsl #2
20000024:	00020101 	andeq	r0, r2, r1, lsl #2
20000028:	00020002 	andeq	r0, r2, r2
2000002c:	00020002 	andeq	r0, r2, r2
20000030:	02010002 	andeq	r0, r1, #2
20000034:	02000200 	andeq	r0, r0, #0, 4
20000038:	02000200 	andeq	r0, r0, #0, 4
2000003c:	02000200 	andeq	r0, r0, #0, 4
20000040:	02000200 	andeq	r0, r0, #0, 4
20000044:	02000200 	andeq	r0, r0, #0, 4
20000048:	02000200 	andeq	r0, r0, #0, 4
2000004c:	02000200 	andeq	r0, r0, #0, 4
20000050:	02010100 	andeq	r0, r1, #0, 2
20000054:	01000200 	mrseq	r0, R8_usr
20000058:	00010002 	andeq	r0, r1, r2

2000005a <gbpParameterRange>:
2000005a:	00010001 	andeq	r0, r1, r1
2000005e:	fd000001 	stc2	0, cr0, [r0, #-4]
20000062:	fe00fe01 	cdp2	14, 0, cr15, cr0, cr1, {0}
20000066:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006a:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006e:	96000001 	strls	r0, [r0], -r1
20000072:	fa32fa32 	blx	20cbe942 <_estack+0xcae942>
20000076:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000007a:	7f000200 	svcvc	0x00000200
2000007e:	ff007f00 			; <UNDEFINED> instruction: 0xff007f00
20000082:	00010001 	andeq	r0, r1, r1
20000086:	00010001 	andeq	r0, r1, r1
2000008a:	07000100 	streq	r0, [r0, -r0, lsl #2]
2000008e:	7f00ff00 	svcvc	0x0000ff00
20000092:	7f00ff00 	svcvc	0x0000ff00
20000096:	00010001 	andeq	r0, r1, r1
2000009a:	00010001 	andeq	r0, r1, r1
2000009e:	00010001 	andeq	r0, r1, r1
200000a2:	00010001 	andeq	r0, r1, r1
200000a6:	00010001 	andeq	r0, r1, r1
200000aa:	00010001 	andeq	r0, r1, r1
200000ae:	00010001 	andeq	r0, r1, r1
200000b2:	00010001 	andeq	r0, r1, r1
200000b6:	00010001 	andeq	r0, r1, r1
200000ba:	00010001 	andeq	r0, r1, r1
200000be:	00010001 	andeq	r0, r1, r1
200000c2:	00010001 	andeq	r0, r1, r1
200000c6:	00010001 	andeq	r0, r1, r1
200000ca:	00010001 	andeq	r0, r1, r1
200000ce:	00010001 	andeq	r0, r1, r1
200000d2:	00010001 	andeq	r0, r1, r1
200000d6:	00010001 	andeq	r0, r1, r1
200000da:	00010001 	andeq	r0, r1, r1
200000de:	00010001 	andeq	r0, r1, r1
200000e2:	00010001 	andeq	r0, r1, r1
200000e6:	00010001 	andeq	r0, r1, r1
200000ea:	00010001 	andeq	r0, r1, r1
200000ee:	00010001 	andeq	r0, r1, r1
200000f2:	00010001 	andeq	r0, r1, r1
200000f6:	00010001 	andeq	r0, r1, r1
200000fa:	ff000001 			; <UNDEFINED> instruction: 0xff000001
200000fe:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
20000102:	0001ff00 	andeq	pc, r1, r0, lsl #30
20000106:	00010001 	andeq	r0, r1, r1
2000010a:	00010001 	andeq	r0, r1, r1

2000010e <ROM_INITIAL_DATA>:
2000010e:	c8137300 	ldmdagt	r3, {r8, r9, ip, sp, lr}
20000112:	00000001 	andeq	r0, r0, r1
20000116:	500003ff 	strdpl	r0, [r0], -pc	; <UNPREDICTABLE>
2000011a:	03ffbe3c 	mvnseq	fp, #60, 28	; 0x3c0
2000011e:	00242402 	eoreq	r2, r4, r2, lsl #8
20000122:	00000000 	andeq	r0, r0, r0
	...

20000128 <CCR4_Val>:
20000128:	0000000c 	andeq	r0, r0, ip

2000012c <Baudrate_DXL>:
2000012c:	000f4240 	andeq	r4, pc, r0, asr #4

20000130 <Baudrate_ZIGBEE>:
20000130:	0000e100 	andeq	lr, r0, r0, lsl #2

20000134 <Baudrate_PC>:
20000134:	000f4240 	andeq	r4, pc, r0, asr #4

20000138 <CCR3_Val>:
20000138:	030a3070 	movweq	r3, #41072	; 0xa070

2000013a <CCR2_Val>:
2000013a:	0064030a 	rsbeq	r0, r4, sl, lsl #6

2000013c <CCR1_Val>:
2000013c:	01000064 	tsteq	r0, r4, rrx

2000013e <gbVoltageTable>:
2000013e:	03020100 	movweq	r0, #8448	; 0x2100
20000142:	07060504 	streq	r0, [r6, -r4, lsl #10]
20000146:	0b0a0908 	bleq	2028256e <_estack+0x27256e>
2000014a:	0f0e0d0c 	svceq	0x000e0d0c
2000014e:	13121110 	tstne	r2, #16, 2
20000152:	17161514 			; <UNDEFINED> instruction: 0x17161514
20000156:	1b1a1918 	blne	206865be <_estack+0x6765be>
2000015a:	1f1e1d1c 	svcne	0x001e1d1c
2000015e:	23222120 	teqcs	r2, #32, 2
20000162:	27262524 	strcs	r2, [r6, -r4, lsr #10]!
20000166:	2a2a2928 	bcs	20a8a60e <_estack+0xa7a60e>
2000016a:	2e2d2c2b 	cdpcs	12, 2, cr2, cr13, cr11, {1}
2000016e:	3231302f 	eorscc	r3, r1, #47	; 0x2f
20000172:	36353433 			; <UNDEFINED> instruction: 0x36353433
20000176:	3a393837 	bcc	20e4e25a <_estack+0xe3e25a>
2000017a:	3e3d3c3b 	mrccc	12, 1, r3, cr13, cr11, {1}
2000017e:	4241403f 	submi	r4, r1, #63	; 0x3f
20000182:	46454443 	strbmi	r4, [r5], -r3, asr #8
20000186:	4a494847 	bmi	212522aa <_estack+0x12422aa>
2000018a:	4e4d4c4b 	cdpmi	12, 4, cr4, cr13, cr11, {2}
2000018e:	5251504f 	subspl	r5, r1, #79	; 0x4f
20000192:	56555453 			; <UNDEFINED> instruction: 0x56555453
20000196:	5a595857 	bpl	216562fa <_estack+0x16462fa>
2000019a:	5e5d5c5b 	mrcpl	12, 2, r5, cr13, cr11, {2}
2000019e:	6261605f 	rsbvs	r6, r1, #95	; 0x5f
200001a2:	66656463 	strbtvs	r6, [r5], -r3, ror #8
200001a6:	6a696867 	bvs	21a5a34a <_estack+0x1a4a34a>
200001aa:	6e6d6c6b 	cdpvs	12, 6, cr6, cr13, cr11, {3}
200001ae:	7271706f 	rsbsvc	r7, r1, #111	; 0x6f
200001b2:	76757473 			; <UNDEFINED> instruction: 0x76757473
200001b6:	7a797877 	bvc	21e5e39a <_estack+0x1e4e39a>
200001ba:	7e7d7c7b 	mrcvc	12, 3, r7, cr13, cr11, {3}
200001be:	81807f7f 	orrhi	r7, r0, pc, ror pc
200001c2:	85848382 	strhi	r8, [r4, #898]	; 0x382
200001c6:	89888786 	stmibhi	r8, {r1, r2, r7, r8, r9, sl, pc}
200001ca:	8d8c8b8a 	vstrhi	d8, [ip, #552]	; 0x228
200001ce:	91908f8e 	orrsls	r8, r0, lr, lsl #31
200001d2:	95949392 	ldrls	r9, [r4, #914]	; 0x392
200001d6:	99989796 	ldmibls	r8, {r1, r2, r4, r7, r8, r9, sl, ip, pc}
200001da:	9d9c9b9a 	vldrls	d9, [ip, #616]	; 0x268
200001de:	a1a09f9e 	strexdge	r9, lr, [r0]
200001e2:	a5a4a3a2 	strge	sl, [r4, #930]!	; 0x3a2
200001e6:	a9a8a7a6 	stmibge	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, pc}
200001ea:	adacabaa 	stcge	11, cr10, [ip, #680]!	; 0x2a8
200001ee:	b1b0afae 	lsrslt	sl, lr, #31
200001f2:	b5b4b3b2 	ldrlt	fp, [r4, #946]!	; 0x3b2
200001f6:	b9b8b7b6 	ldmiblt	r8!, {r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
200001fa:	bdbcbbba 	ldclt	11, cr11, [ip, #744]!	; 0x2e8
200001fe:	c1c0bfbe 	strhgt	fp, [r0, #254]	; 0xfe
20000202:	c5c4c3c2 	strbgt	ip, [r4, #962]	; 0x3c2
20000206:	c9c8c7c6 	stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^
2000020a:	cdcccbca 	vstrgt	d28, [ip, #808]	; 0x328
2000020e:	d1d0cfce 	bicsle	ip, r0, lr, asr #31
20000212:	d4d3d3d2 	ldrble	sp, [r3], #978	; 0x3d2
20000216:	d8d7d6d5 	ldmle	r7, {r0, r2, r4, r6, r7, r9, sl, ip, lr, pc}^
2000021a:	dcdbdad9 	vldmiale	fp, {s27-s243}
2000021e:	e0dfdedd 	ldrsb	sp, [pc], #237	; <UNPREDICTABLE>
20000222:	e4e3e2e1 	strbt	lr, [r3], #737	; 0x2e1
20000226:	e8e7e6e5 	stmia	r7!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
2000022a:	ecebeae9 	vstmia	fp!, {s29-s261}
2000022e:	f0efeeed 			; <UNDEFINED> instruction: 0xf0efeeed
20000232:	f4f3f2f1 			; <UNDEFINED> instruction: 0xf4f3f2f1
20000236:	f8f7f6f5 			; <UNDEFINED> instruction: 0xf8f7f6f5
2000023a:	fcfbfaf9 	ldc2l	10, cr15, [fp], #996	; 0x3e4
	...

20000240 <ADC_Channel>:
20000240:	0000000a 	andeq	r0, r0, sl
20000244:	0000000b 	andeq	r0, r0, fp
20000248:	0000000c 	andeq	r0, r0, ip
2000024c:	0000000d 	andeq	r0, r0, sp
20000250:	00000000 	andeq	r0, r0, r0
20000254:	00000001 	andeq	r0, r0, r1
20000258:	00000002 	andeq	r0, r0, r2
2000025c:	00000003 	andeq	r0, r0, r3
20000260:	00000004 	andeq	r0, r0, r4
20000264:	00000005 	andeq	r0, r0, r5
20000268:	00000006 	andeq	r0, r0, r6
2000026c:	00000007 	andeq	r0, r0, r7
20000270:	0000000e 	andeq	r0, r0, lr
20000274:	0000000f 	andeq	r0, r0, pc
20000278:	00000008 	andeq	r0, r0, r8
2000027c:	00000009 	andeq	r0, r0, r9

20000280 <MusicTable>:
20000280:	080049c0 	stmdaeq	r0, {r6, r7, r8, fp, lr}
20000284:	080049ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, lr}
20000288:	08004984 	stmdaeq	r0, {r2, r7, r8, fp, lr}
2000028c:	08004968 	stmdaeq	r0, {r3, r5, r6, r8, fp, lr}
20000290:	08004956 	stmdaeq	r0, {r1, r2, r4, r6, r8, fp, lr}
20000294:	08004946 	stmdaeq	r0, {r1, r2, r6, r8, fp, lr}
20000298:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
2000029c:	08004928 	stmdaeq	r0, {r3, r5, r8, fp, lr}
200002a0:	0800491c 	stmdaeq	r0, {r2, r3, r4, r8, fp, lr}
200002a4:	0800490c 	stmdaeq	r0, {r2, r3, r8, fp, lr}
200002a8:	08004902 	stmdaeq	r0, {r1, r8, fp, lr}
200002ac:	080048f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, fp, lr}
200002b0:	080048e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, lr}
200002b4:	080048dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, fp, lr}
200002b8:	080048d0 	stmdaeq	r0, {r4, r6, r7, fp, lr}
200002bc:	080048be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, fp, lr}
200002c0:	080048aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, lr}
200002c4:	08004898 	stmdaeq	r0, {r3, r4, r7, fp, lr}
200002c8:	0800488e 	stmdaeq	r0, {r1, r2, r3, r7, fp, lr}
200002cc:	0800487e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, fp, lr}
200002d0:	08004856 	stmdaeq	r0, {r1, r2, r4, r6, fp, lr}
200002d4:	0800484a 	stmdaeq	r0, {r1, r3, r6, fp, lr}
200002d8:	08004836 	stmdaeq	r0, {r1, r2, r4, r5, fp, lr}
200002dc:	08004828 	stmdaeq	r0, {r3, r5, fp, lr}
200002e0:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
200002e4:	080047f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}

200002e8 <Music_TempoContainer>:
200002e8:	ffe80001 			; <UNDEFINED> instruction: 0xffe80001

200002ea <SPI_TxBuffer>:
200002ea:	eaffffe8 	b	20000292 <MusicTable+0x12>
200002ee:	ffecffff 			; <UNDEFINED> instruction: 0xffecffff
200002f2:	Address 0x00000000200002f2 is out of bounds.


Disassembly of section .bss:

200002f4 <_sbss>:
	...

200002f6 <b1Sec.6270>:
	...

200002f7 <Counter>:
	...

200002f8 <bLowBatteryCount.5994>:
	...

200002f9 <bLedBlinkFlag>:
	...

200002fa <wLED_Timer>:
	...

200002fc <bLED_Counter>:
	...

200002fe <gbRcvFlag>:
	...

20000300 <gwRcvData>:
	...

20000302 <gbRcvPacketNum>:
	...

20000303 <gbRcvPacket>:
20000303:	00000000 	andeq	r0, r0, r0
20000307:	00000000 	andeq	r0, r0, r0

2000030a <gwMyZigbeeID>:
	...

2000030c <gbTxD0BufferWritePointer>:
	...

2000030d <gbTxD0BufferReadPointer>:
	...

2000030e <gbpTxD0Buffer>:
	...

2000040e <gbStartAddress>:
	...

2000040f <gbpParameter>:
	...

2000050f <gbpControlTable>:
	...

2000056a <gbParameterLength>:
	...

2000056b <gbInstruction>:
	...

2000056c <gbRxID>:
	...

2000056d <gbInterruptCheckError>:
	...

2000056e <gbTxD1BufferWritePointer>:
	...

2000056f <gbpTxD1Buffer>:
	...

2000066f <gbTxD1Transmitting>:
	...

20000670 <gbTxD1BufferReadPointer>:
	...

20000671 <gbDxlPwr>:
	...

20000672 <gbLEDHeadR>:
	...

20000673 <gbLEDHeadG>:
	...

20000674 <gbLEDHeadB>:
	...

20000675 <gbLEDEyeR>:
	...

20000676 <gbLEDEyeG>:
	...

20000677 <gbLEDEyeB>:
	...

20000678 <gbMiliSec>:
	...

20000679 <gbRxBufferReadPointer>:
	...

2000067a <gbRxBufferWritePointer>:
	...

2000067b <gbpRxInterruptBuffer>:
	...

2000077b <gbRxD0BufferReadPointer>:
	...

2000077c <gbRxD0BufferWritePointer>:
	...

2000077d <gbpRxD0Buffer>:
	...

2000087d <gbLEDPwm>:
	...

2000087e <gbLEDBlinkCounter>:
	...

2000087f <gbpRegParameter>:
	...

2000097f <gbRegParameterLength>:
	...

20000980 <gbRegAddress>:
	...

20000981 <gbTxD0Transmitting>:
	...

20000982 <gbRxD1BufferReadPointer>:
	...

20000983 <gbRxD1BufferWritePointer>:
	...

20000984 <gbpRxD1Buffer>:
	...

20000a84 <gbTxBufferReadPointer>:
	...

20000a85 <gbTxBufferWritePointer>:
	...

20000a86 <gbpTxInterruptBuffer>:
	...

20000b88 <gwTimingDelay>:
20000b88:	00000000 	andeq	r0, r0, r0

20000b8c <tmp.5972>:
20000b8c:	00000000 	andeq	r0, r0, r0

20000b90 <tmpdly>:
20000b90:	00000000 	andeq	r0, r0, r0

20000b94 <ADC_Value>:
	...

20000bb4 <ADC_Channel_Index>:
	...

20000bb6 <gwUSART_ZIGBEE_WritePtr>:
	...

20000bb8 <gwUSART_ZIGBEE_ReadPtr>:
	...

20000bba <gwpUSART_ZIGBEE_Buffer>:
	...

200013ba <gbDXLForwarding>:
	...

200013bc <gbBuzzerPlayLength>:
	...

200013bd <gbBuzzerData>:
	...

200013be <Music_Play>:
	...

200013c0 <Doremi_Play>:
	...

200013c2 <Doremi_Index>:
	...

200013c4 <Doremi_TimCount>:
	...

200013c6 <Music_MusicIndex>:
	...

200013c8 <Music_ReadIndex>:
	...

200013ca <Music_TempoCnt>:
	...

200013cc <Music_CurrentPacket>:
	...

200013ce <Music_CurrentLen>:
	...

200013d0 <Music_CurrentSound>:
	...

200013d2 <Music_WaveFlag>:
	...

200013d4 <Music_WaveStep>:
	...

200013d6 <Music_StartDelayFlag>:
	...

200013d8 <Music_WaveBuffer>:
	...

200013da <SPI_RxBufferPointer>:
	...

200013db <SPI_RxBuffer>:
	...

200013ee <Gyro_X_raw>:
	...

200013f0 <Gyro_Y_raw>:
	...

200013f2 <Gyro_Z_raw>:
	...

200013f4 <ACC_X_raw>:
	...

200013f6 <ACC_Y_raw>:
	...

200013f8 <ACC_Z_raw>:
	...

200013fa <Gyro_X>:
	...

200013fc <Gyro_Y>:
	...

200013fe <Gyro_Z>:
	...

20001400 <ACC_X>:
	...

20001402 <ACC_Y>:
	...

20001404 <ACC_Z>:
	...

20001406 <GYRO_ACC_ENABLE>:
	...

20001407 <SPI_TxBufferPointer>:
	...

Disassembly of section ._usrstack:

20001408 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
  14:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0a360002 	beq	d80034 <__Stack_Size+0xd7fc34>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080046d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, lr}
  34:	00000080 	andeq	r0, r0, r0, lsl #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	0c9d0002 	ldceq	0, cr0, [sp], {2}
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
  54:	00000086 	andeq	r0, r0, r6, lsl #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0fdc0002 	svceq	0x00dc0002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
  74:	000001dc 	ldrdeq	r0, [r0], -ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	15d90002 	ldrbne	r0, [r9, #2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080004cc 	stmdaeq	r0, {r2, r3, r6, r7, sl}
  94:	0000006a 	andeq	r0, r0, sl, rrx
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	17d30002 	ldrbne	r0, [r3, r2]
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
  b4:	00000a98 	muleq	r0, r8, sl
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	245a0002 	ldrbcs	r0, [sl], #-2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
  d4:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	25e80002 	strbcs	r0, [r8, #2]!
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08001000 	stmdaeq	r0, {ip}
  f4:	000000fa 	strdeq	r0, [r0], -sl
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	29310002 	ldmdbcs	r1!, {r1}
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	080010fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip}
 114:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	436e0002 	cmnmi	lr, #2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
 134:	000001cc 	andeq	r0, r0, ip, asr #3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	49dd0002 	ldmibmi	sp, {r1}^
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
 154:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4d250002 	stcmi	0, cr0, [r5, #-8]!
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	080019a0 	stmdaeq	r0, {r5, r7, r8, fp, ip}
 174:	00000340 	andeq	r0, r0, r0, asr #6
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	55500002 	ldrbpl	r0, [r0, #-2]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08001ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip}
 194:	000001d8 	ldrdeq	r0, [r0], -r8
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	5f380002 	svcpl	0x00380002
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
 1b4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	6bf70002 	blvs	ffdc01d4 <SCS_BASE+0x1fdb21d4>
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
 1d4:	00000328 	andeq	r0, r0, r8, lsr #6
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	77510002 	ldrbvc	r0, [r1, -r2]
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	08002694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp}
 1f4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	7e590002 	cdpvc	0, 5, cr0, cr9, cr2, {0}
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	08002754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, sp}
 214:	00000480 	andeq	r0, r0, r0, lsl #9
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	87140002 	ldrhi	r0, [r4, -r2]
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	08002bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, sp}
 234:	00000256 	andeq	r0, r0, r6, asr r2
	...
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
 244:	8e5b0002 	cdphi	0, 5, cr0, cr11, cr2, {0}
 248:	00040000 	andeq	r0, r4, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	08002e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, sp}
 254:	00000314 	andeq	r0, r0, r4, lsl r3
	...
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
 264:	97c30002 	strbls	r0, [r3, r2]
 268:	00040000 	andeq	r0, r4, r0
 26c:	00000000 	andeq	r0, r0, r0
 270:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
 274:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
 284:	9a890002 	bls	fe240294 <SCS_BASE+0x1e232294>
 288:	00040000 	andeq	r0, r4, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
 294:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2a4:	a2fa0002 	rscsge	r0, sl, #2
 2a8:	00040000 	andeq	r0, r4, r0
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
 2b4:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
	...
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c4:	ac530002 	mrrcge	0, 0, r0, r3, cr2
 2c8:	00040000 	andeq	r0, r4, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	08003800 	stmdaeq	r0, {fp, ip, sp}
 2d4:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	ae5e0002 	cdpge	0, 5, cr0, cr14, cr2, {0}
 2e8:	00040000 	andeq	r0, r4, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
 2f4:	00000a44 	andeq	r0, r0, r4, asr #20
	...
 300:	0000001c 	andeq	r0, r0, ip, lsl r0
 304:	cda00002 	stcgt	0, cr0, [r0, #8]!
 308:	00040000 	andeq	r0, r4, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	080042d0 	stmdaeq	r0, {r4, r6, r7, r9, lr}
 314:	00000342 	andeq	r0, r0, r2, asr #6
	...
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	d7cc0002 	strble	r0, [ip, r2]
 328:	00040000 	andeq	r0, r4, r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	08004614 	stmdaeq	r0, {r2, r4, r9, sl, lr}
 334:	0000006e 	andeq	r0, r0, lr, rrx
	...
 340:	0000001c 	andeq	r0, r0, ip, lsl r0
 344:	d8550002 	ldmdale	r5, {r1}^
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	08004684 	stmdaeq	r0, {r2, r7, r9, sl, lr}
 354:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000a32 	andeq	r0, r0, r2, lsr sl
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000019e 	muleq	r0, lr, r1
      10:	0003ce01 	andeq	ip, r3, r1, lsl #28
      14:	0007e400 	andeq	lr, r7, r0, lsl #8
      18:	00013400 	andeq	r3, r1, r0, lsl #8
      1c:	00013408 	andeq	r3, r1, r8, lsl #8
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	000005c1 	andeq	r0, r0, r1, asr #11
      2c:	92050202 	andls	r0, r5, #536870912	; 0x20000000
      30:	02000005 	andeq	r0, r0, #5
      34:	068a0601 	streq	r0, [sl], r1, lsl #12
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	00000623 	andeq	r0, r0, r3, lsr #12
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	88080102 	stmdahi	r8, {r1, r8}
      6c:	04000006 	streq	r0, [r0], #-6
      70:	00000222 	andeq	r0, r0, r2, lsr #4
      74:	007a3002 	rsbseq	r3, sl, r2
      78:	57050000 	strpl	r0, [r5, -r0]
      7c:	03000000 	movweq	r0, #0
      80:	00387576 	eorseq	r7, r8, r6, ror r5
      84:	008a3102 	addeq	r3, sl, r2, lsl #2
      88:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      8c:	06000000 	streq	r0, [r0], -r0
      90:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00000c09 	andeq	r0, r0, r9, lsl #24
      9c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
      a0:	00010054 	andeq	r0, r1, r4, asr r0
      a4:	00320b04 	eorseq	r0, r2, r4, lsl #22
      a8:	8f390200 	svchi	0x00390200
      ac:	02000000 	andeq	r0, r0, #0
      b0:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
      b4:	50090000 	andpl	r0, r9, r0
      b8:	c7020b03 	strgt	r0, [r2, -r3, lsl #22]
      bc:	0a000002 	beq	cc <_Minimum_Stack_Size-0x34>
      c0:	00315243 	eorseq	r5, r1, r3, asr #4
      c4:	6f020d03 	svcvs	0x00020d03
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00054c0b 	andeq	r4, r5, fp, lsl #24
      d0:	020e0300 	andeq	r0, lr, #0, 6
      d4:	0000004c 	andeq	r0, r0, ip, asr #32
      d8:	52430a02 	subpl	r0, r3, #8192	; 0x2000
      dc:	0f030032 	svceq	0x00030032
      e0:	00006f02 	andeq	r6, r0, r2, lsl #30
      e4:	560b0400 	strpl	r0, [fp], -r0, lsl #8
      e8:	03000005 	movweq	r0, #5
      ec:	004c0210 	subeq	r0, ip, r0, lsl r2
      f0:	0b060000 	bleq	1800f8 <__Stack_Size+0x17fcf8>
      f4:	0000038b 	andeq	r0, r0, fp, lsl #7
      f8:	6f021103 	svcvs	0x00021103
      fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     100:	0005600b 	andeq	r6, r5, fp
     104:	02120300 	andseq	r0, r2, #0, 6
     108:	0000004c 	andeq	r0, r0, ip, asr #32
     10c:	03260b0a 	teqeq	r6, #10240	; 0x2800
     110:	13030000 	movwne	r0, #12288	; 0x3000
     114:	00006f02 	andeq	r6, r0, r2, lsl #30
     118:	6a0b0c00 	bvs	2c3120 <__Stack_Size+0x2c2d20>
     11c:	03000005 	movweq	r0, #5
     120:	004c0214 	subeq	r0, ip, r4, lsl r2
     124:	0a0e0000 	beq	38012c <__Stack_Size+0x37fd2c>
     128:	03005253 	movweq	r5, #595	; 0x253
     12c:	006f0215 	rsbeq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
     130:	0b100000 	bleq	400138 <__Stack_Size+0x3ffd38>
     134:	00000574 	andeq	r0, r0, r4, ror r5
     138:	4c021603 	stcmi	6, cr1, [r2], {3}
     13c:	12000000 	andne	r0, r0, #0
     140:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     144:	02170300 	andseq	r0, r7, #0, 6
     148:	0000006f 	andeq	r0, r0, pc, rrx
     14c:	057e0b14 	ldrbeq	r0, [lr, #-2836]!	; 0xb14
     150:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     154:	00004c02 	andeq	r4, r0, r2, lsl #24
     158:	510b1600 	tstpl	fp, r0, lsl #12
     15c:	03000002 	movweq	r0, #2
     160:	006f0219 	rsbeq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
     164:	0b180000 	bleq	60016c <__Stack_Size+0x5ffd6c>
     168:	00000588 	andeq	r0, r0, r8, lsl #11
     16c:	4c021a03 	stcmi	10, cr1, [r2], {3}
     170:	1a000000 	bne	178 <_Minimum_Stack_Size+0x78>
     174:	0002570b 	andeq	r5, r2, fp, lsl #14
     178:	021b0300 	andseq	r0, fp, #0, 6
     17c:	0000006f 	andeq	r0, r0, pc, rrx
     180:	07da0b1c 	bfieq	r0, ip, #22, #5
     184:	1c030000 	stcne	0, cr0, [r3], {-0}
     188:	00004c02 	andeq	r4, r0, r2, lsl #24
     18c:	3a0b1e00 	bcc	2c7994 <__Stack_Size+0x2c7594>
     190:	03000003 	movweq	r0, #3
     194:	006f021d 	rsbeq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
     198:	0b200000 	bleq	8001a0 <__Stack_Size+0x7ffda0>
     19c:	0000059c 	muleq	r0, ip, r5
     1a0:	4c021e03 	stcmi	14, cr1, [r2], {3}
     1a4:	22000000 	andcs	r0, r0, #0
     1a8:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     1ac:	021f0300 	andseq	r0, pc, #0, 6
     1b0:	0000006f 	andeq	r0, r0, pc, rrx
     1b4:	05a60b24 	streq	r0, [r6, #2852]!	; 0xb24
     1b8:	20030000 	andcs	r0, r3, r0
     1bc:	00004c02 	andeq	r4, r0, r2, lsl #24
     1c0:	500a2600 	andpl	r2, sl, r0, lsl #12
     1c4:	03004353 	movweq	r4, #851	; 0x353
     1c8:	006f0221 	rsbeq	r0, pc, r1, lsr #4
     1cc:	0b280000 	bleq	a001d4 <__Stack_Size+0x9ffdd4>
     1d0:	000006af 	andeq	r0, r0, pc, lsr #13
     1d4:	4c022203 	sfmmi	f2, 4, [r2], {3}
     1d8:	2a000000 	bcs	1e0 <_Minimum_Stack_Size+0xe0>
     1dc:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     1e0:	02230300 	eoreq	r0, r3, #0, 6
     1e4:	0000006f 	andeq	r0, r0, pc, rrx
     1e8:	06ba0b2c 	ldrteq	r0, [sl], ip, lsr #22
     1ec:	24030000 	strcs	r0, [r3], #-0
     1f0:	00004c02 	andeq	r4, r0, r2, lsl #24
     1f4:	520a2e00 	andpl	r2, sl, #0, 28
     1f8:	03005243 	movweq	r5, #579	; 0x243
     1fc:	006f0225 	rsbeq	r0, pc, r5, lsr #4
     200:	0b300000 	bleq	c00208 <__Stack_Size+0xbffe08>
     204:	000006c5 	andeq	r0, r0, r5, asr #13
     208:	4c022603 	stcmi	6, cr2, [r2], {3}
     20c:	32000000 	andcc	r0, r0, #0
     210:	00023d0b 	andeq	r3, r2, fp, lsl #26
     214:	02270300 	eoreq	r0, r7, #0, 6
     218:	0000006f 	andeq	r0, r0, pc, rrx
     21c:	06d00b34 			; <UNDEFINED> instruction: 0x06d00b34
     220:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     224:	00004c02 	andeq	r4, r0, r2, lsl #24
     228:	420b3600 	andmi	r3, fp, #0, 12
     22c:	03000002 	movweq	r0, #2
     230:	006f0229 	rsbeq	r0, pc, r9, lsr #4
     234:	0b380000 	bleq	e0023c <__Stack_Size+0xdffe3c>
     238:	000006db 	ldrdeq	r0, [r0], -fp
     23c:	4c022a03 	stcmi	10, cr2, [r2], {3}
     240:	3a000000 	bcc	248 <_Minimum_Stack_Size+0x148>
     244:	0002470b 	andeq	r4, r2, fp, lsl #14
     248:	022b0300 	eoreq	r0, fp, #0, 6
     24c:	0000006f 	andeq	r0, r0, pc, rrx
     250:	06e60b3c 			; <UNDEFINED> instruction: 0x06e60b3c
     254:	2c030000 	stccs	0, cr0, [r3], {-0}
     258:	00004c02 	andeq	r4, r0, r2, lsl #24
     25c:	4c0b3e00 	stcmi	14, cr3, [fp], {-0}
     260:	03000002 	movweq	r0, #2
     264:	006f022d 	rsbeq	r0, pc, sp, lsr #4
     268:	0b400000 	bleq	1000270 <__Stack_Size+0xfffe70>
     26c:	000006f1 	strdeq	r0, [r0], -r1
     270:	4c022e03 	stcmi	14, cr2, [r2], {3}
     274:	42000000 	andmi	r0, r0, #0
     278:	0001880b 	andeq	r8, r1, fp, lsl #16
     27c:	022f0300 	eoreq	r0, pc, #0, 6
     280:	0000006f 	andeq	r0, r0, pc, rrx
     284:	06fc0b44 	ldrbteq	r0, [ip], r4, asr #22
     288:	30030000 	andcc	r0, r3, r0
     28c:	00004c02 	andeq	r4, r0, r2, lsl #24
     290:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     294:	03005243 	movweq	r5, #579	; 0x243
     298:	006f0231 	rsbeq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
     29c:	0b480000 	bleq	12002a4 <__Stack_Size+0x11ffea4>
     2a0:	00000707 	andeq	r0, r0, r7, lsl #14
     2a4:	4c023203 	sfmmi	f3, 4, [r2], {3}
     2a8:	4a000000 	bmi	2b0 <_Minimum_Stack_Size+0x1b0>
     2ac:	0005ca0b 	andeq	ip, r5, fp, lsl #20
     2b0:	02330300 	eorseq	r0, r3, #0, 6
     2b4:	0000006f 	andeq	r0, r0, pc, rrx
     2b8:	07120b4c 	ldreq	r0, [r2, -ip, asr #22]
     2bc:	34030000 	strcc	r0, [r3], #-0
     2c0:	00004c02 	andeq	r4, r0, r2, lsl #24
     2c4:	0c004e00 	stceq	14, cr4, [r0], {-0}
     2c8:	0000016f 	andeq	r0, r0, pc, ror #2
     2cc:	b6023503 	strlt	r3, [r2], -r3, lsl #10
     2d0:	06000000 	streq	r0, [r0], -r0
     2d4:	e7170401 	ldr	r0, [r7, -r1, lsl #8]
     2d8:	08000002 	stmdaeq	r0, {r1}
     2dc:	0046464f 	subeq	r4, r6, pc, asr #12
     2e0:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
     2e4:	04000100 	streq	r0, [r0], #-256	; 0x100
     2e8:	0000071d 	andeq	r0, r0, sp, lsl r7
     2ec:	02d31704 	sbcseq	r1, r3, #4, 14	; 0x100000
     2f0:	7e0d0000 	cdpvc	0, 0, cr0, cr13, cr0, {0}
     2f4:	01000003 	tsteq	r0, r3
     2f8:	00013439 	andeq	r3, r1, r9, lsr r4
     2fc:	00000208 	andeq	r0, r0, r8, lsl #4
     300:	0d9c0100 	ldfeqs	f0, [ip]
     304:	0000033f 	andeq	r0, r0, pc, lsr r3
     308:	01364401 	teqeq	r6, r1, lsl #8
     30c:	00020800 	andeq	r0, r2, r0, lsl #16
     310:	9c010000 	stcls	0, cr0, [r1], {-0}
     314:	0007a80d 	andeq	sl, r7, sp, lsl #16
     318:	38530100 	ldmdacc	r3, {r8}^
     31c:	02080001 	andeq	r0, r8, #1
     320:	01000000 	mrseq	r0, (UNDEF: 0)
     324:	03a90d9c 			; <UNDEFINED> instruction: 0x03a90d9c
     328:	62010000 	andvs	r0, r1, #0
     32c:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
     330:	00000002 	andeq	r0, r0, r2
     334:	b60d9c01 	strlt	r9, [sp], -r1, lsl #24
     338:	01000002 	tsteq	r0, r2
     33c:	00013c71 	andeq	r3, r1, r1, ror ip
     340:	00000208 	andeq	r0, r0, r8, lsl #4
     344:	0d9c0100 	ldfeqs	f0, [ip]
     348:	000004be 			; <UNDEFINED> instruction: 0x000004be
     34c:	013e8001 	teqeq	lr, r1
     350:	00020800 	andeq	r0, r2, r0, lsl #16
     354:	9c010000 	stcls	0, cr0, [r1], {-0}
     358:	0005fb0d 	andeq	pc, r5, sp, lsl #22
     35c:	408b0100 	addmi	r0, fp, r0, lsl #2
     360:	02080001 	andeq	r0, r8, #1
     364:	01000000 	mrseq	r0, (UNDEF: 0)
     368:	00360d9c 	mlaseq	r6, ip, sp, r0
     36c:	96010000 	strls	r0, [r1], -r0
     370:	08000142 	stmdaeq	r0, {r1, r6, r8}
     374:	00000002 	andeq	r0, r0, r2
     378:	2b0e9c01 	blcs	3a7384 <__Stack_Size+0x3a6f84>
     37c:	01000003 	tsteq	r0, r3
     380:	000144a1 	andeq	r4, r1, r1, lsr #9
     384:	00000408 	andeq	r0, r0, r8, lsl #8
     388:	999c0100 	ldmibls	ip, {r8}
     38c:	0f000003 	svceq	0x00000003
     390:	08000148 	stmdaeq	r0, {r3, r6, r8}
     394:	0000095c 	andeq	r0, r0, ip, asr r9
     398:	036e0d00 	cmneq	lr, #0, 26
     39c:	ad010000 	stcge	0, cr0, [r1, #-0]
     3a0:	08000148 	stmdaeq	r0, {r3, r6, r8}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	cb0d9c01 	blgt	3673b4 <__Stack_Size+0x366fb4>
     3ac:	01000007 	tsteq	r0, r7
     3b0:	00014ab8 			; <UNDEFINED> instruction: 0x00014ab8
     3b4:	00000208 	andeq	r0, r0, r8, lsl #4
     3b8:	0d9c0100 	ldfeqs	f0, [ip]
     3bc:	00000448 	andeq	r0, r0, r8, asr #8
     3c0:	014cc301 	cmpeq	ip, r1, lsl #6
     3c4:	00020800 	andeq	r0, r2, r0, lsl #16
     3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     3cc:	0004cb0d 	andeq	ip, r4, sp, lsl #22
     3d0:	4ece0100 	polmie	f0, f6, f0
     3d4:	02080001 	andeq	r0, r8, #1
     3d8:	01000000 	mrseq	r0, (UNDEF: 0)
     3dc:	05b00d9c 	ldreq	r0, [r0, #3484]!	; 0xd9c
     3e0:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
     3e4:	08000150 	stmdaeq	r0, {r4, r6, r8}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	790d9c01 	stmdbvc	sp, {r0, sl, fp, ip, pc}
     3f0:	01000006 	tsteq	r0, r6
     3f4:	000152e4 	andeq	r5, r1, r4, ror #5
     3f8:	00000208 	andeq	r0, r0, r8, lsl #4
     3fc:	0d9c0100 	ldfeqs	f0, [ip]
     400:	000000b4 	strheq	r0, [r0], -r4
     404:	0154ef01 	cmpeq	r4, r1, lsl #30
     408:	00020800 	andeq	r0, r2, r0, lsl #16
     40c:	9c010000 	stcls	0, cr0, [r1], {-0}
     410:	0004830d 	andeq	r8, r4, sp, lsl #6
     414:	56fa0100 	ldrbtpl	r0, [sl], r0, lsl #2
     418:	02080001 	andeq	r0, r8, #1
     41c:	01000000 	mrseq	r0, (UNDEF: 0)
     420:	0728109c 			; <UNDEFINED> instruction: 0x0728109c
     424:	05010000 	streq	r0, [r1, #-0]
     428:	00015801 	andeq	r5, r1, r1, lsl #16
     42c:	00000208 	andeq	r0, r0, r8, lsl #4
     430:	109c0100 	addsne	r0, ip, r0, lsl #2
     434:	0000018d 	andeq	r0, r0, sp, lsl #3
     438:	5a011001 	bpl	44444 <__Stack_Size+0x44044>
     43c:	02080001 	andeq	r0, r8, #1
     440:	01000000 	mrseq	r0, (UNDEF: 0)
     444:	0472109c 	ldrbteq	r1, [r2], #-156	; 0x9c
     448:	1b010000 	blne	40450 <__Stack_Size+0x40050>
     44c:	00015c01 	andeq	r5, r1, r1, lsl #24
     450:	00000208 	andeq	r0, r0, r8, lsl #4
     454:	109c0100 	addsne	r0, ip, r0, lsl #2
     458:	00000696 	muleq	r0, r6, r6
     45c:	5e012801 	cdppl	8, 0, cr2, cr1, cr1, {0}
     460:	02080001 	andeq	r0, r8, #1
     464:	01000000 	mrseq	r0, (UNDEF: 0)
     468:	0133109c 			; <UNDEFINED> instruction: 0x0133109c
     46c:	33010000 	movwcc	r0, #4096	; 0x1000
     470:	00016001 	andeq	r6, r1, r1
     474:	00000208 	andeq	r0, r0, r8, lsl #4
     478:	109c0100 	addsne	r0, ip, r0, lsl #2
     47c:	0000040e 	andeq	r0, r0, lr, lsl #8
     480:	62013e01 	andvs	r3, r1, #1, 28
     484:	02080001 	andeq	r0, r8, #1
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	0660109c 			; <UNDEFINED> instruction: 0x0660109c
     490:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
     494:	00016401 	andeq	r6, r1, r1, lsl #8
     498:	00000208 	andeq	r0, r0, r8, lsl #4
     49c:	109c0100 	addsne	r0, ip, r0, lsl #2
     4a0:	0000011a 	andeq	r0, r0, sl, lsl r1
     4a4:	66015401 	strvs	r5, [r1], -r1, lsl #8
     4a8:	02080001 	andeq	r0, r8, #1
     4ac:	01000000 	mrseq	r0, (UNDEF: 0)
     4b0:	04da109c 	ldrbeq	r1, [sl], #156	; 0x9c
     4b4:	5f010000 	svcpl	0x00010000
     4b8:	00016801 	andeq	r6, r1, r1, lsl #16
     4bc:	00000208 	andeq	r0, r0, r8, lsl #4
     4c0:	109c0100 	addsne	r0, ip, r0, lsl #2
     4c4:	0000077f 	andeq	r0, r0, pc, ror r7
     4c8:	6a016a01 	bvs	5acd4 <__Stack_Size+0x5a8d4>
     4cc:	02080001 	andeq	r0, r8, #1
     4d0:	01000000 	mrseq	r0, (UNDEF: 0)
     4d4:	014c119c 			; <UNDEFINED> instruction: 0x014c119c
     4d8:	75010000 	strvc	r0, [r1, #-0]
     4dc:	00016c01 	andeq	r6, r1, r1, lsl #24
     4e0:	00000408 	andeq	r0, r0, r8, lsl #8
     4e4:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
     4e8:	0f000004 	svceq	0x00000004
     4ec:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     4f0:	00000963 	andeq	r0, r0, r3, ror #18
     4f4:	028b1000 	addeq	r1, fp, #0
     4f8:	82010000 	andhi	r0, r1, #0
     4fc:	00017001 	andeq	r7, r1, r1
     500:	00000208 	andeq	r0, r0, r8, lsl #4
     504:	109c0100 	addsne	r0, ip, r0, lsl #2
     508:	000004a4 	andeq	r0, r0, r4, lsr #9
     50c:	72018e01 	andvc	r8, r1, #1, 28
     510:	02080001 	andeq	r0, r8, #1
     514:	01000000 	mrseq	r0, (UNDEF: 0)
     518:	05e8109c 	strbeq	r1, [r8, #156]!	; 0x9c
     51c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
     520:	00017401 	andeq	r7, r1, r1, lsl #8
     524:	00000208 	andeq	r0, r0, r8, lsl #4
     528:	109c0100 	addsne	r0, ip, r0, lsl #2
     52c:	000002dc 	ldrdeq	r0, [r0], -ip
     530:	7601a401 	strvc	sl, [r1], -r1, lsl #8
     534:	02080001 	andeq	r0, r8, #1
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	0023109c 	mlaeq	r3, ip, r0, r1
     540:	af010000 	svcge	0x00010000
     544:	00017801 	andeq	r7, r1, r1, lsl #16
     548:	00000208 	andeq	r0, r0, r8, lsl #4
     54c:	109c0100 	addsne	r0, ip, r0, lsl #2
     550:	0000006e 	andeq	r0, r0, lr, rrx
     554:	7a01ba01 	bvc	6ed60 <__Stack_Size+0x6e960>
     558:	02080001 	andeq	r0, r8, #1
     55c:	01000000 	mrseq	r0, (UNDEF: 0)
     560:	0749109c 			; <UNDEFINED> instruction: 0x0749109c
     564:	c6010000 	strgt	r0, [r1], -r0
     568:	00017c01 	andeq	r7, r1, r1, lsl #24
     56c:	00000208 	andeq	r0, r0, r8, lsl #4
     570:	109c0100 	addsne	r0, ip, r0, lsl #2
     574:	0000045a 	andeq	r0, r0, sl, asr r4
     578:	7e01d201 	cdpvc	2, 0, cr13, cr1, cr1, {0}
     57c:	02080001 	andeq	r0, r8, #1
     580:	01000000 	mrseq	r0, (UNDEF: 0)
     584:	03fb109c 	mvnseq	r1, #156	; 0x9c
     588:	dd010000 	stcle	0, cr0, [r1, #-0]
     58c:	00018001 	andeq	r8, r1, r1
     590:	00000208 	andeq	r0, r0, r8, lsl #4
     594:	119c0100 	orrsne	r0, ip, r0, lsl #2
     598:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
     59c:	8201ea01 	andhi	lr, r1, #4096	; 0x1000
     5a0:	a2080001 	andge	r0, r8, #1
     5a4:	01000000 	mrseq	r0, (UNDEF: 0)
     5a8:	0006b49c 	muleq	r6, ip, r4
     5ac:	05e21200 	strbeq	r1, [r2, #512]!	; 0x200
     5b0:	ec010000 	stc	0, cr0, [r1], {-0}
     5b4:	00005e01 	andeq	r5, r0, r1, lsl #28
     5b8:	f6030500 			; <UNDEFINED> instruction: 0xf6030500
     5bc:	13200002 	teqne	r0, #2
     5c0:	080001c0 	stmdaeq	r0, {r6, r7, r8}
     5c4:	00000004 	andeq	r0, r0, r4
     5c8:	000005e8 	andeq	r0, r0, r8, ror #11
     5cc:	00025d14 	andeq	r5, r2, r4, lsl sp
     5d0:	01f80100 	mvnseq	r0, r0, lsl #2
     5d4:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     5d8:	000005de 	ldrdeq	r0, [r0], -lr
     5dc:	c4160015 	ldrgt	r0, [r6], #-21
     5e0:	6a080001 	bvs	2005ec <__Stack_Size+0x2001ec>
     5e4:	00000009 	andeq	r0, r0, r9
     5e8:	00018e17 	andeq	r8, r1, r7, lsl lr
     5ec:	00097c08 	andeq	r7, r9, r8, lsl #24
     5f0:	00060200 	andeq	r0, r6, r0, lsl #4
     5f4:	51011800 	tstpl	r1, r0, lsl #16
     5f8:	01184001 	tsteq	r8, r1
     5fc:	4a400350 	bmi	1001344 <__Stack_Size+0x1000f44>
     600:	9c170024 	ldcls	0, cr0, [r7], {36}	; 0x24
     604:	9d080001 	stcls	0, cr0, [r8, #-4]
     608:	1c000009 	stcne	0, cr0, [r0], {9}
     60c:	18000006 	stmdane	r0, {r1, r2}
     610:	40015101 	andmi	r5, r1, r1, lsl #2
     614:	03500118 	cmpeq	r0, #24, 2
     618:	00244a40 	eoreq	r4, r4, r0, asr #20
     61c:	0001a016 	andeq	sl, r1, r6, lsl r0
     620:	00096308 	andeq	r6, r9, r8, lsl #6
     624:	01aa1700 			; <UNDEFINED> instruction: 0x01aa1700
     628:	09b40800 	ldmibeq	r4!, {fp}
     62c:	063f0000 	ldrteq	r0, [pc], -r0
     630:	01180000 	tsteq	r8, r0
     634:	18300151 	ldmdane	r0!, {r0, r4, r6, r8}
     638:	40035001 	andmi	r5, r3, r1
     63c:	1700244a 	strne	r2, [r0, -sl, asr #8]
     640:	080001ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8}
     644:	000009cb 	andeq	r0, r0, fp, asr #19
     648:	00000654 	andeq	r0, r0, r4, asr r6
     64c:	03500118 	cmpeq	r0, #24, 2
     650:	00244a40 	eoreq	r4, r4, r0, asr #20
     654:	0001ce16 	andeq	ip, r1, r6, lsl lr
     658:	0009e208 	andeq	lr, r9, r8, lsl #4
     65c:	01d81600 	bicseq	r1, r8, r0, lsl #12
     660:	09e90800 	stmibeq	r9!, {fp}^
     664:	dc160000 	ldcle	0, cr0, [r6], {-0}
     668:	f0080001 			; <UNDEFINED> instruction: 0xf0080001
     66c:	16000009 	strne	r0, [r0], -r9
     670:	080001e0 	stmdaeq	r0, {r5, r6, r7, r8}
     674:	000009f7 	strdeq	r0, [r0], -r7
     678:	0001f417 	andeq	pc, r1, r7, lsl r4	; <UNPREDICTABLE>
     67c:	000a0308 	andeq	r0, sl, r8, lsl #6
     680:	00069100 	andeq	r9, r6, r0, lsl #2
     684:	51011800 	tstpl	r1, r0, lsl #16
     688:	18007502 	stmdane	r0, {r1, r8, sl, ip, sp, lr}
     68c:	40015001 	andmi	r5, r1, r1
     690:	01fc1700 	mvnseq	r1, r0, lsl #14
     694:	0a030800 	beq	c269c <__Stack_Size+0xc229c>
     698:	06aa0000 	strteq	r0, [sl], r0
     69c:	01180000 	tsteq	r8, r0
     6a0:	00750251 	rsbseq	r0, r5, r1, asr r2
     6a4:	01500118 	cmpeq	r0, r8, lsl r1
     6a8:	08160038 	ldmdaeq	r6, {r3, r4, r5}
     6ac:	19080002 	stmdbne	r8, {r1}
     6b0:	0000000a 	andeq	r0, r0, sl
     6b4:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
     6b8:	1000746e 	andne	r7, r0, lr, ror #8
     6bc:	0000027b 	andeq	r0, r0, fp, ror r2
     6c0:	24022901 	strcs	r2, [r2], #-2305	; 0x901
     6c4:	02080002 	andeq	r0, r8, #2
     6c8:	01000000 	mrseq	r0, (UNDEF: 0)
     6cc:	04f3109c 	ldrbteq	r1, [r3], #156	; 0x9c
     6d0:	34010000 	strcc	r0, [r1], #-0
     6d4:	00022602 	andeq	r2, r2, r2, lsl #12
     6d8:	00000208 	andeq	r0, r0, r8, lsl #4
     6dc:	109c0100 	addsne	r0, ip, r0, lsl #2
     6e0:	000000e7 	andeq	r0, r0, r7, ror #1
     6e4:	28023f01 	stmdacs	r2, {r0, r8, r9, sl, fp, ip, sp}
     6e8:	02080002 	andeq	r0, r8, #2
     6ec:	01000000 	mrseq	r0, (UNDEF: 0)
     6f0:	05cf109c 	strbeq	r1, [pc, #156]	; 794 <__Stack_Size+0x394>
     6f4:	4a010000 	bmi	406fc <__Stack_Size+0x402fc>
     6f8:	00022a02 	andeq	r2, r2, r2, lsl #20
     6fc:	00000208 	andeq	r0, r0, r8, lsl #4
     700:	109c0100 	addsne	r0, ip, r0, lsl #2
     704:	00000000 	andeq	r0, r0, r0
     708:	2c025501 	cfstr32cs	mvfx5, [r2], {1}
     70c:	02080002 	andeq	r0, r8, #2
     710:	01000000 	mrseq	r0, (UNDEF: 0)
     714:	0503109c 	streq	r1, [r3, #-156]	; 0x9c
     718:	60010000 	andvs	r0, r1, r0
     71c:	00022e02 	andeq	r2, r2, r2, lsl #28
     720:	00000208 	andeq	r0, r0, r8, lsl #4
     724:	109c0100 	addsne	r0, ip, r0, lsl #2
     728:	00000494 	muleq	r0, r4, r4
     72c:	30026b01 	andcc	r6, r2, r1, lsl #22
     730:	02080002 	andeq	r0, r8, #2
     734:	01000000 	mrseq	r0, (UNDEF: 0)
     738:	0739109c 			; <UNDEFINED> instruction: 0x0739109c
     73c:	76010000 	strvc	r0, [r1], -r0
     740:	00023202 	andeq	r3, r2, r2, lsl #4
     744:	00000208 	andeq	r0, r0, r8, lsl #4
     748:	119c0100 	orrsne	r0, ip, r0, lsl #2
     74c:	0000053a 	andeq	r0, r0, sl, lsr r5
     750:	34028f01 	strcc	r8, [r2], #-3841	; 0xf01
     754:	04080002 	streq	r0, [r8], #-2
     758:	01000000 	mrseq	r0, (UNDEF: 0)
     75c:	00076b9c 	muleq	r7, ip, fp
     760:	02380f00 	eorseq	r0, r8, #0, 30
     764:	0a200800 	beq	80276c <__Stack_Size+0x80236c>
     768:	10000000 	andne	r0, r0, r0
     76c:	00000822 	andeq	r0, r0, r2, lsr #16
     770:	38029b01 	stmdacc	r2, {r0, r8, r9, fp, ip, pc}
     774:	02080002 	andeq	r0, r8, #2
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	02ca119c 	sbceq	r1, sl, #156, 2	; 0x27
     780:	a6010000 	strge	r0, [r1], -r0
     784:	00023a02 	andeq	r3, r2, r2, lsl #20
     788:	00000408 	andeq	r0, r0, r8, lsl #8
     78c:	9d9c0100 	ldflss	f0, [ip]
     790:	0f000007 	svceq	0x00000007
     794:	0800023e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9}
     798:	00000a27 	andeq	r0, r0, r7, lsr #20
     79c:	00591000 	subseq	r1, r9, r0
     7a0:	b2010000 	andlt	r0, r1, #0
     7a4:	00023e02 	andeq	r3, r2, r2, lsl #28
     7a8:	00000208 	andeq	r0, r0, r8, lsl #4
     7ac:	109c0100 	addsne	r0, ip, r0, lsl #2
     7b0:	0000008d 	andeq	r0, r0, sp, lsl #1
     7b4:	4002c601 	andmi	ip, r2, r1, lsl #12
     7b8:	02080002 	andeq	r0, r8, #2
     7bc:	01000000 	mrseq	r0, (UNDEF: 0)
     7c0:	00fa109c 	smlalseq	r1, sl, ip, r0
     7c4:	d1010000 	mrsle	r0, (UNDEF: 1)
     7c8:	00024202 	andeq	r4, r2, r2, lsl #4
     7cc:	00000208 	andeq	r0, r0, r8, lsl #4
     7d0:	109c0100 	addsne	r0, ip, r0, lsl #2
     7d4:	00000606 	andeq	r0, r0, r6, lsl #12
     7d8:	4402dc01 	strmi	sp, [r2], #-3073	; 0xc01
     7dc:	02080002 	andeq	r0, r8, #2
     7e0:	01000000 	mrseq	r0, (UNDEF: 0)
     7e4:	03bb109c 			; <UNDEFINED> instruction: 0x03bb109c
     7e8:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
     7ec:	00024602 	andeq	r4, r2, r2, lsl #12
     7f0:	00000208 	andeq	r0, r0, r8, lsl #4
     7f4:	109c0100 	addsne	r0, ip, r0, lsl #2
     7f8:	000002ef 	andeq	r0, r0, pc, ror #5
     7fc:	4802f401 	stmdami	r2, {r0, sl, ip, sp, lr, pc}
     800:	02080002 	andeq	r0, r8, #2
     804:	01000000 	mrseq	r0, (UNDEF: 0)
     808:	00a1109c 	umlaleq	r1, r1, ip, r0	; <UNPREDICTABLE>
     80c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
     810:	00024a02 	andeq	r4, r2, r2, lsl #20
     814:	00000208 	andeq	r0, r0, r8, lsl #4
     818:	109c0100 	addsne	r0, ip, r0, lsl #2
     81c:	00000352 	andeq	r0, r0, r2, asr r3
     820:	4c030a01 	stcmi	10, cr0, [r3], {1}
     824:	02080002 	andeq	r0, r8, #2
     828:	01000000 	mrseq	r0, (UNDEF: 0)
     82c:	0427109c 	strteq	r1, [r7], #-156	; 0x9c
     830:	15010000 	strne	r0, [r1, #-0]
     834:	00024e03 	andeq	r4, r2, r3, lsl #28
     838:	00000208 	andeq	r0, r0, r8, lsl #4
     83c:	109c0100 	addsne	r0, ip, r0, lsl #2
     840:	000003eb 	andeq	r0, r0, fp, ror #7
     844:	50032001 	andpl	r2, r3, r1
     848:	02080002 	andeq	r0, r8, #2
     84c:	01000000 	mrseq	r0, (UNDEF: 0)
     850:	0798109c 			; <UNDEFINED> instruction: 0x0798109c
     854:	2b010000 	blcs	4085c <__Stack_Size+0x4045c>
     858:	00025203 	andeq	r5, r2, r3, lsl #4
     85c:	00000208 	andeq	r0, r0, r8, lsl #4
     860:	109c0100 	addsne	r0, ip, r0, lsl #2
     864:	00000212 	andeq	r0, r0, r2, lsl r2
     868:	54033601 	strpl	r3, [r3], #-1537	; 0x601
     86c:	02080002 	andeq	r0, r8, #2
     870:	01000000 	mrseq	r0, (UNDEF: 0)
     874:	015e109c 			; <UNDEFINED> instruction: 0x015e109c
     878:	41010000 	mrsmi	r0, (UNDEF: 1)
     87c:	00025603 	andeq	r5, r2, r3, lsl #12
     880:	00000208 	andeq	r0, r0, r8, lsl #4
     884:	119c0100 	orrsne	r0, ip, r0, lsl #2
     888:	00000437 	andeq	r0, r0, r7, lsr r4
     88c:	58034c01 	stmdapl	r3, {r0, sl, fp, lr}
     890:	04080002 	streq	r0, [r8], #-2
     894:	01000000 	mrseq	r0, (UNDEF: 0)
     898:	0008a79c 	muleq	r8, ip, r7
     89c:	025c0f00 	subseq	r0, ip, #0, 30
     8a0:	0a2e0800 	beq	b828a8 <__Stack_Size+0xb824a8>
     8a4:	10000000 	andne	r0, r0, r0
     8a8:	00000316 	andeq	r0, r0, r6, lsl r3
     8ac:	5c035801 	stcpl	8, cr5, [r3], {1}
     8b0:	02080002 	andeq	r0, r8, #2
     8b4:	01000000 	mrseq	r0, (UNDEF: 0)
     8b8:	026b109c 	rsbeq	r1, fp, #156	; 0x9c
     8bc:	63010000 	movwvs	r0, #4096	; 0x1000
     8c0:	00025e03 	andeq	r5, r2, r3, lsl #28
     8c4:	00000208 	andeq	r0, r0, r8, lsl #4
     8c8:	109c0100 	addsne	r0, ip, r0, lsl #2
     8cc:	00000390 	muleq	r0, r0, r3
     8d0:	60036e01 	andvs	r6, r3, r1, lsl #28
     8d4:	02080002 	andeq	r0, r8, #2
     8d8:	01000000 	mrseq	r0, (UNDEF: 0)
     8dc:	0647109c 			; <UNDEFINED> instruction: 0x0647109c
     8e0:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
     8e4:	00026203 	andeq	r6, r2, r3, lsl #4
     8e8:	00000208 	andeq	r0, r0, r8, lsl #4
     8ec:	109c0100 	addsne	r0, ip, r0, lsl #2
     8f0:	000000ce 	andeq	r0, r0, lr, asr #1
     8f4:	64038401 	strvs	r8, [r3], #-1025	; 0x401
     8f8:	02080002 	andeq	r0, r8, #2
     8fc:	01000000 	mrseq	r0, (UNDEF: 0)
     900:	003e109c 	mlaseq	lr, ip, r0, r1
     904:	90010000 	andls	r0, r1, r0
     908:	00026603 	andeq	r6, r2, r3, lsl #12
     90c:	00000208 	andeq	r0, r0, r8, lsl #4
     910:	1a9c0100 	bne	fe700d18 <SCS_BASE+0x1e6f2d18>
     914:	0000005e 	andeq	r0, r0, lr, asr r0
     918:	0000091e 	andeq	r0, r0, lr, lsl r9
     91c:	161c001b 			; <UNDEFINED> instruction: 0x161c001b
     920:	05000005 	streq	r0, [r0, #-5]
     924:	092a0112 	stmdbeq	sl!, {r1, r4, r8}
     928:	13050000 	movwne	r0, #20480	; 0x5000
     92c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
     930:	000000c5 	andeq	r0, r0, r5, asr #1
     934:	006f2601 	rsbeq	r2, pc, r1, lsl #12
     938:	5e1e0000 	cdppl	0, 1, cr0, cr14, cr0, {0}
     93c:	01000009 	tsteq	r0, r9
     940:	00007f2a 	andeq	r7, r0, sl, lsr #30
     944:	f7030500 			; <UNDEFINED> instruction: 0xf7030500
     948:	1e200002 	cdpne	0, 2, cr0, cr0, cr2, {0}
     94c:	00000082 	andeq	r0, r0, r2, lsl #1
     950:	006f2b01 	rsbeq	r2, pc, r1, lsl #22
     954:	03050000 	movweq	r0, #20480	; 0x5000
     958:	200002f4 	strdcs	r0, [r0], -r4
     95c:	0003621f 	andeq	r6, r3, pc, lsl r2
     960:	1f270600 	svcne	0x00270600
     964:	00000998 	muleq	r0, r8, r9
     968:	5d141b07 	vldrpl	d1, [r4, #-28]	; 0xffffffe4
     96c:	01000002 	tsteq	r0, r2
     970:	06b401f8 			; <UNDEFINED> instruction: 0x06b401f8
     974:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
     978:	00150000 	andseq	r0, r5, r0
     97c:	00075c20 	andeq	r5, r7, r0, lsr #24
     980:	02fd0800 	rscseq	r0, sp, #0, 16
     984:	000000a4 	andeq	r0, r0, r4, lsr #1
     988:	00000997 	muleq	r0, r7, r9
     98c:	00099721 	andeq	r9, r9, r1, lsr #14
     990:	004c2100 	subeq	r2, ip, r0, lsl #2
     994:	22000000 	andcs	r0, r0, #0
     998:	0002c704 	andeq	ip, r2, r4, lsl #14
     99c:	02272300 	eoreq	r2, r7, #0, 6
     9a0:	fe080000 	cdp2	0, 0, cr0, cr8, cr0, {0}
     9a4:	0009b402 	andeq	fp, r9, r2, lsl #8
     9a8:	09972100 	ldmibeq	r7, {r8, sp}
     9ac:	4c210000 	stcmi	0, cr0, [r1], #-0
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	00030723 	andeq	r0, r3, r3, lsr #14
     9b8:	02ea0800 	rsceq	r0, sl, #0, 16
     9bc:	000009cb 	andeq	r0, r0, fp, asr #19
     9c0:	00099721 	andeq	r9, r9, r1, lsr #14
     9c4:	004c2100 	subeq	r2, ip, r0, lsl #2
     9c8:	23000000 	movwcs	r0, #0
     9cc:	00000013 	andeq	r0, r0, r3, lsl r0
     9d0:	e202ef08 	and	lr, r2, #8, 30
     9d4:	21000009 	tstcs	r0, r9
     9d8:	00000997 	muleq	r0, r7, r9
     9dc:	00004c21 	andeq	r4, r0, r1, lsr #24
     9e0:	a41f0000 	ldrge	r0, [pc], #-0	; 9e8 <__Stack_Size+0x5e8>
     9e4:	07000002 	streq	r0, [r0, -r2]
     9e8:	08341f18 	ldmdaeq	r4!, {r3, r4, r8, r9, sl, fp, ip}
     9ec:	20070000 	andcs	r0, r7, r0
     9f0:	0005261f 	andeq	r2, r5, pc, lsl r6
     9f4:	24140900 	ldrcs	r0, [r4], #-2304	; 0x900
     9f8:	0000010f 	andeq	r0, r0, pc, lsl #2
     9fc:	5e01e101 	mvfpls	f6, f1
     a00:	25000000 	strcs	r0, [r0, #-0]
     a04:	0000017b 	andeq	r0, r0, fp, ror r1
     a08:	0a19220a 	beq	649238 <__Stack_Size+0x648e38>
     a0c:	5e210000 	cdppl	0, 2, cr0, cr1, cr0, {0}
     a10:	21000000 	mrscs	r0, (UNDEF: 0)
     a14:	000002e7 	andeq	r0, r0, r7, ror #5
     a18:	06351f00 	ldrteq	r1, [r5], -r0, lsl #30
     a1c:	21070000 	mrscs	r0, (UNDEF: 7)
     a20:	0009b71f 	andeq	fp, r9, pc, lsl r7
     a24:	1f140700 	svcne	0x00140700
     a28:	000009da 	ldrdeq	r0, [r0], -sl
     a2c:	c71f1607 	ldrgt	r1, [pc, -r7, lsl #12]
     a30:	07000009 	streq	r0, [r0, -r9]
     a34:	02630015 	rsbeq	r0, r3, #21
     a38:	00040000 	andeq	r0, r4, r0
     a3c:	0000021a 	andeq	r0, r0, sl, lsl r2
     a40:	019e0104 	orrseq	r0, lr, r4, lsl #2
     a44:	6c010000 	stcvs	0, cr0, [r1], {-0}
     a48:	e4000008 	str	r0, [r0], #-8
     a4c:	00000007 	andeq	r0, r0, r7
	...
     a58:	02000002 	andeq	r0, r0, #2
     a5c:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
     a60:	02020000 	andeq	r0, r2, #0
     a64:	00059205 	andeq	r9, r5, r5, lsl #4
     a68:	06010200 	streq	r0, [r1], -r0, lsl #4
     a6c:	0000068a 	andeq	r0, r0, sl, lsl #13
     a70:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
     a74:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
     a78:	02000000 	andeq	r0, r0, #0
     a7c:	06230704 	strteq	r0, [r3], -r4, lsl #14
     a80:	02020000 	andeq	r0, r2, #0
     a84:	00076c07 	andeq	r6, r7, r7, lsl #24
     a88:	38750300 	ldmdacc	r5!, {r8, r9}^
     a8c:	5d290200 	sfmpl	f0, 4, [r9, #-0]
     a90:	02000000 	andeq	r0, r0, #0
     a94:	06880801 	streq	r0, [r8], r1, lsl #16
     a98:	04020000 	streq	r0, [r2], #-0
     a9c:	00061a07 	andeq	r1, r6, r7, lsl #20
     aa0:	09010400 	stmdbeq	r1, {sl}
     aa4:	00007f17 	andeq	r7, r0, r7, lsl pc
     aa8:	464f0500 	strbmi	r0, [pc], -r0, lsl #10
     aac:	05000046 	streq	r0, [r0, #-70]	; 0x46
     ab0:	01004e4f 	tsteq	r0, pc, asr #28
     ab4:	071d0600 	ldreq	r0, [sp, -r0, lsl #12]
     ab8:	17090000 	strne	r0, [r9, -r0]
     abc:	0000006b 	andeq	r0, r0, fp, rrx
     ac0:	00089e07 	andeq	r9, r8, r7, lsl #28
     ac4:	ad2b0100 	stfges	f0, [fp, #-0]
     ac8:	d4000001 	strle	r0, [r0], #-1
     acc:	80080046 	andhi	r0, r8, r6, asr #32
     ad0:	01000000 	mrseq	r0, (UNDEF: 0)
     ad4:	0001ad9c 	muleq	r1, ip, sp
     ad8:	08970800 	ldmeq	r7, {fp}
     adc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     ae0:	00000053 	andeq	r0, r0, r3, asr r0
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00088109 	andeq	r8, r8, r9, lsl #2
     aec:	252f0100 	strcs	r0, [pc, #-256]!	; 9f4 <__Stack_Size+0x5f4>
     af0:	0a000000 	beq	af8 <__Stack_Size+0x6f8>
     af4:	080046da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl, lr}
     af8:	000001e8 	andeq	r0, r0, r8, ror #3
     afc:	0046e00b 	subeq	lr, r6, fp
     b00:	0001ef08 	andeq	lr, r1, r8, lsl #30
     b04:	0000d900 	andeq	sp, r0, r0, lsl #18
     b08:	50010c00 	andpl	r0, r1, r0, lsl #24
     b0c:	0b003101 	bleq	cf18 <__Stack_Size+0xcb18>
     b10:	080046e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, lr}
     b14:	00000200 	andeq	r0, r0, r0, lsl #4
     b18:	000000ec 	andeq	r0, r0, ip, ror #1
     b1c:	0150010c 	cmpeq	r0, ip, lsl #2
     b20:	ec0b0031 	stc	0, cr0, [fp], {49}	; 0x31
     b24:	11080046 	tstne	r8, r6, asr #32
     b28:	ff000002 			; <UNDEFINED> instruction: 0xff000002
     b2c:	0c000000 	stceq	0, cr0, [r0], {-0}
     b30:	30015001 	andcc	r5, r1, r1
     b34:	46f20b00 	ldrbtmi	r0, [r2], r0, lsl #22
     b38:	02110800 	andseq	r0, r1, #0, 16
     b3c:	01120000 	tsteq	r2, r0
     b40:	010c0000 	mrseq	r0, (UNDEF: 12)
     b44:	00320150 	eorseq	r0, r2, r0, asr r1
     b48:	0046f80b 	subeq	pc, r6, fp, lsl #16
     b4c:	00021108 	andeq	r1, r2, r8, lsl #2
     b50:	00012500 	andeq	r2, r1, r0, lsl #10
     b54:	50010c00 	andpl	r0, r1, r0, lsl #24
     b58:	0a003101 	beq	cf64 <__Stack_Size+0xcb64>
     b5c:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
     b60:	00000222 	andeq	r0, r0, r2, lsr #4
     b64:	0047160a 	subeq	r1, r7, sl, lsl #12
     b68:	00022908 	andeq	r2, r2, r8, lsl #18
     b6c:	47200b00 	strmi	r0, [r0, -r0, lsl #22]!
     b70:	02370800 	eorseq	r0, r7, #0, 16
     b74:	014f0000 	mrseq	r0, SPSR
     b78:	010c0000 	mrseq	r0, (UNDEF: 12)
     b7c:	0c310151 	ldfeqs	f0, [r1], #-324	; 0xfffffebc
     b80:	37015001 	strcc	r5, [r1, -r1]
     b84:	47260b00 	strmi	r0, [r6, -r0, lsl #22]!
     b88:	024d0800 	subeq	r0, sp, #0, 16
     b8c:	01630000 	cmneq	r3, r0
     b90:	010c0000 	mrseq	r0, (UNDEF: 12)
     b94:	32080250 	andcc	r0, r8, #80, 4
     b98:	472e0b00 	strmi	r0, [lr, -r0, lsl #22]!
     b9c:	02370800 	eorseq	r0, r7, #0, 16
     ba0:	017b0000 	cmneq	fp, r0
     ba4:	010c0000 	mrseq	r0, (UNDEF: 12)
     ba8:	0c300151 	ldfeqs	f0, [r0], #-324	; 0xfffffebc
     bac:	37015001 	strcc	r5, [r1, -r1]
     bb0:	47360b00 	ldrmi	r0, [r6, -r0, lsl #22]!
     bb4:	024d0800 	subeq	r0, sp, #0, 16
     bb8:	018f0000 	orreq	r0, pc, r0
     bbc:	010c0000 	mrseq	r0, (UNDEF: 12)
     bc0:	32080250 	andcc	r0, r8, #80, 4
     bc4:	47420b00 	strbmi	r0, [r2, -r0, lsl #22]
     bc8:	01ef0800 	mvneq	r0, r0, lsl #16
     bcc:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
     bd0:	010c0000 	mrseq	r0, (UNDEF: 12)
     bd4:	00740250 	rsbseq	r0, r4, r0, asr r2
     bd8:	47460a00 	strbmi	r0, [r6, -r0, lsl #20]
     bdc:	025e0800 	subseq	r0, lr, #0, 16
     be0:	0d000000 	stceq	0, cr0, [r0, #-0]
     be4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     be8:	530e0074 	movwpl	r0, #57460	; 0xe074
     bec:	bf000000 	svclt	0x00000000
     bf0:	0f000001 	svceq	0x00000001
     bf4:	08d71000 	ldmeq	r7, {ip}^
     bf8:	11030000 	mrsne	r0, (UNDEF: 3)
     bfc:	0001b401 	andeq	fp, r1, r1, lsl #8
     c00:	05161000 	ldreq	r1, [r6, #-0]
     c04:	12030000 	andne	r0, r3, #0
     c08:	0001d701 	andeq	sp, r1, r1, lsl #14
     c0c:	01b41100 			; <UNDEFINED> instruction: 0x01b41100
     c10:	c5100000 	ldrgt	r0, [r0, #-0]
     c14:	03000008 	movweq	r0, #8
     c18:	00530113 	subseq	r0, r3, r3, lsl r1
     c1c:	b0120000 	andslt	r0, r2, r0
     c20:	06000008 	streq	r0, [r0], -r8
     c24:	084113d2 	stmdaeq	r1, {r1, r4, r6, r7, r8, r9, ip}^
     c28:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
     c2c:	00000200 	andeq	r0, r0, r0, lsl #4
     c30:	00007f14 	andeq	r7, r0, r4, lsl pc
     c34:	87130000 	ldrhi	r0, [r3, -r0]
     c38:	04000008 	streq	r0, [r0], #-8
     c3c:	00021128 	andeq	r1, r2, r8, lsr #2
     c40:	007f1400 	rsbseq	r1, pc, r0, lsl #8
     c44:	13000000 	movwne	r0, #0
     c48:	0000084f 	andeq	r0, r0, pc, asr #16
     c4c:	02221c05 	eoreq	r1, r2, #1280	; 0x500
     c50:	53140000 	tstpl	r4, #0
     c54:	00000000 	andeq	r0, r0, r0
     c58:	0008a312 	andeq	sl, r8, r2, lsl r3
     c5c:	15210700 	strne	r0, [r1, #-1792]!	; 0x700
     c60:	0000085b 	andeq	r0, r0, fp, asr r8
     c64:	37011d03 	strcc	r1, [r1, -r3, lsl #26]
     c68:	16000002 	strne	r0, [r0], -r2
     c6c:	017b1300 	cmneq	fp, r0, lsl #6
     c70:	22080000 	andcs	r0, r8, #0
     c74:	0000024d 	andeq	r0, r0, sp, asr #4
     c78:	00005314 	andeq	r5, r0, r4, lsl r3
     c7c:	007f1400 	rsbseq	r1, pc, r0, lsl #8
     c80:	13000000 	movwne	r0, #0
     c84:	00000865 	andeq	r0, r0, r5, ror #16
     c88:	025e2404 	subseq	r2, lr, #4, 8	; 0x4000000
     c8c:	3a140000 	bcc	500c94 <__Stack_Size+0x500894>
     c90:	00000000 	andeq	r0, r0, r0
     c94:	0008e817 	andeq	lr, r8, r7, lsl r8
     c98:	011c0300 	tsteq	ip, r0, lsl #6
     c9c:	00033b00 	andeq	r3, r3, r0, lsl #22
     ca0:	48000400 	stmdami	r0, {sl}
     ca4:	04000003 	streq	r0, [r0], #-3
     ca8:	00019e01 	andeq	r9, r1, r1, lsl #28
     cac:	09450100 	stmdbeq	r5, {r8}^
     cb0:	07e40000 	strbeq	r0, [r4, r0]!
     cb4:	02680000 	rsbeq	r0, r8, #0
     cb8:	00860800 	addeq	r0, r6, r0, lsl #16
     cbc:	03200000 	teqeq	r0, #0
     cc0:	04020000 	streq	r0, [r2], #-0
     cc4:	0005c105 	andeq	ip, r5, r5, lsl #2
     cc8:	05020200 	streq	r0, [r2, #-512]	; 0x200
     ccc:	00000592 	muleq	r0, r2, r5
     cd0:	8a060102 	bhi	1810e0 <__Stack_Size+0x180ce0>
     cd4:	02000006 	andeq	r0, r0, #6
     cd8:	06230704 	strteq	r0, [r3], -r4, lsl #14
     cdc:	02020000 	andeq	r0, r2, #0
     ce0:	00076c07 	andeq	r6, r7, r7, lsl #24
     ce4:	38750300 	ldmdacc	r5!, {r8, r9}^
     ce8:	52290200 	eorpl	r0, r9, #0, 4
     cec:	02000000 	andeq	r0, r0, #0
     cf0:	06880801 	streq	r0, [r8], r1, lsl #16
     cf4:	22040000 	andcs	r0, r4, #0
     cf8:	02000002 	andeq	r0, r0, #2
     cfc:	00006430 	andeq	r6, r0, r0, lsr r4
     d00:	00410500 	subeq	r0, r1, r0, lsl #10
     d04:	76030000 	strvc	r0, [r3], -r0
     d08:	02003875 	andeq	r3, r0, #7667712	; 0x750000
     d0c:	00007431 	andeq	r7, r0, r1, lsr r4
     d10:	00520500 	subseq	r0, r2, r0, lsl #10
     d14:	04020000 	streq	r0, [r2], #-0
     d18:	00061a07 	andeq	r1, r6, r7, lsl #20
     d1c:	06350600 	ldrteq	r0, [r5], -r0, lsl #12
     d20:	3f010000 	svccc	0x00010000
     d24:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
     d28:	00000058 	andeq	r0, r0, r8, asr r0
     d2c:	01459c01 	cmpeq	r5, r1, lsl #24
     d30:	71070000 	mrsvc	r0, (UNDEF: 7)
     d34:	01000009 	tsteq	r0, r9
     d38:	00004842 	andeq	r4, r0, r2, asr #16
     d3c:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
     d40:	08200002 	stmdaeq	r0!, {r1}
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000013b 	andeq	r0, r0, fp, lsr r1
     d4c:	00098209 	andeq	r8, r9, r9, lsl #4
     d50:	454f0100 	strbmi	r0, [pc, #-256]	; c58 <__Stack_Size+0x858>
     d54:	c0000001 	andgt	r0, r0, r1
     d58:	0a000000 	beq	d60 <__Stack_Size+0x960>
     d5c:	08ff0900 	ldmeq	pc!, {r8, fp}^	; <UNPREDICTABLE>
     d60:	50010000 	andpl	r0, r1, r0
     d64:	00000145 	andeq	r0, r0, r5, asr #2
     d68:	000000d1 	ldrdeq	r0, [r0], -r1
     d6c:	f009000a 			; <UNDEFINED> instruction: 0xf009000a
     d70:	01000008 	tsteq	r0, r8
     d74:	00014553 	andeq	r4, r1, r3, asr r5
     d78:	0000e200 	andeq	lr, r0, r0, lsl #4
     d7c:	0b000a00 	bleq	3584 <__Stack_Size+0x3184>
     d80:	080002b0 	stmdaeq	r0, {r4, r5, r7, r9}
     d84:	00000010 	andeq	r0, r0, r0, lsl r0
     d88:	0000010a 	andeq	r0, r0, sl, lsl #2
     d8c:	00093a09 	andeq	r3, r9, r9, lsl #20
     d90:	45560100 	ldrbmi	r0, [r6, #-256]	; 0x100
     d94:	00000001 	andeq	r0, r0, r1
     d98:	0a000001 	beq	da4 <__Stack_Size+0x9a4>
     d9c:	02b40c00 	adcseq	r0, r4, #0, 24
     da0:	02bb0800 	adcseq	r0, fp, #0, 16
     da4:	0d000000 	stceq	0, cr0, [r0, #-0]
     da8:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     dac:	000002cc 	andeq	r0, r0, ip, asr #5
     db0:	0000011e 	andeq	r0, r0, lr, lsl r1
     db4:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
     db8:	0d00ff08 	stceq	15, cr15, [r0, #-32]	; 0xffffffe0
     dbc:	080002a6 	stmdaeq	r0, {r1, r2, r5, r7, r9}
     dc0:	000002dd 	ldrdeq	r0, [r0], -sp
     dc4:	00000131 	andeq	r0, r0, r1, lsr r1
     dc8:	0150010e 	cmpeq	r0, lr, lsl #2
     dcc:	aa0f0046 	bge	3c0eec <__Stack_Size+0x3c0aec>
     dd0:	ee080002 	cdp	0, 0, cr0, cr8, cr2, {0}
     dd4:	00000002 	andeq	r0, r0, r2
     dd8:	00026e0f 	andeq	r6, r2, pc, lsl #28
     ddc:	0002ff08 	andeq	pc, r2, r8, lsl #30
     de0:	04100000 	ldreq	r0, [r0], #-0
     de4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
     de8:	025d1100 	subseq	r1, sp, #0, 2
     dec:	5c010000 	stcpl	0, cr0, [r1], {-0}
     df0:	080002c0 	stmdaeq	r0, {r6, r7, r9}
     df4:	00000010 	andeq	r0, r0, r0, lsl r0
     df8:	34069c01 	strcc	r9, [r6], #-3073	; 0xc01
     dfc:	01000008 	tsteq	r0, r8
     e00:	0002d061 	andeq	sp, r2, r1, rrx
     e04:	00000408 	andeq	r0, r0, r8, lsl #8
     e08:	8d9c0100 	ldfhis	f0, [ip]
     e0c:	09000001 	stmdbeq	r0, {r0}
     e10:	00000918 	andeq	r0, r0, r8, lsl r9
     e14:	01456301 	cmpeq	r5, r1, lsl #6
     e18:	01830000 	orreq	r0, r3, r0
     e1c:	000a0000 	andeq	r0, sl, r0
     e20:	0002d40c 	andeq	sp, r2, ip, lsl #8
     e24:	00030a08 	andeq	r0, r3, r8, lsl #20
     e28:	b7060000 	strlt	r0, [r6, -r0]
     e2c:	01000009 	tsteq	r0, r9
     e30:	0002d466 	andeq	sp, r2, r6, ror #8
     e34:	00000408 	andeq	r0, r0, r8, lsl #8
     e38:	ac9c0100 	ldfges	f0, [ip], {0}
     e3c:	0c000001 	stceq	0, cr0, [r0], {1}
     e40:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
     e44:	0000031b 	andeq	r0, r0, fp, lsl r3
     e48:	09c70600 	stmibeq	r7, {r9, sl}^
     e4c:	6b010000 	blvs	40e54 <__Stack_Size+0x40a54>
     e50:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
     e54:	00000004 	andeq	r0, r0, r4
     e58:	01cb9c01 	biceq	r9, fp, r1, lsl #24
     e5c:	dc0c0000 	stcle	0, cr0, [ip], {-0}
     e60:	22080002 	andcs	r0, r8, #2
     e64:	00000003 	andeq	r0, r0, r3
     e68:	0009da06 	andeq	sp, r9, r6, lsl #20
     e6c:	dc700100 	ldflee	f0, [r0], #-0
     e70:	04080002 	streq	r0, [r8], #-2
     e74:	01000000 	mrseq	r0, (UNDEF: 0)
     e78:	0001ea9c 	muleq	r1, ip, sl
     e7c:	02e00c00 	rsceq	r0, r0, #0, 24
     e80:	03290800 	teqeq	r9, #0, 16
     e84:	11000000 	mrsne	r0, (UNDEF: 0)
     e88:	000002a4 	andeq	r0, r0, r4, lsr #5
     e8c:	02e07701 	rsceq	r7, r0, #262144	; 0x40000
     e90:	00020800 	andeq	r0, r2, r0, lsl #16
     e94:	9c010000 	stcls	0, cr0, [r1], {-0}
     e98:	00036406 	andeq	r6, r3, r6, lsl #8
     e9c:	e2e50100 	rsc	r0, r5, #0, 2
     ea0:	04080002 	streq	r0, [r8], #-2
     ea4:	01000000 	mrseq	r0, (UNDEF: 0)
     ea8:	00021a9c 	muleq	r2, ip, sl
     eac:	02e60c00 	rsceq	r0, r6, #0, 24
     eb0:	03300800 	teqeq	r0, #0, 16
     eb4:	06000000 	streq	r0, [r0], -r0
     eb8:	00000998 	muleq	r0, r8, r9
     ebc:	02e6ea01 	rsceq	lr, r6, #4096	; 0x1000
     ec0:	00040800 	andeq	r0, r4, r0, lsl #16
     ec4:	9c010000 	stcls	0, cr0, [r1], {-0}
     ec8:	00000239 	andeq	r0, r0, r9, lsr r2
     ecc:	0002ea0c 	andeq	lr, r2, ip, lsl #20
     ed0:	00033708 	andeq	r3, r3, r8, lsl #14
     ed4:	66110000 	ldrvs	r0, [r1], -r0
     ed8:	01000009 	tsteq	r0, r9
     edc:	0002eaef 	andeq	lr, r2, pc, ror #21
     ee0:	00000208 	andeq	r0, r0, r8, lsl #4
     ee4:	119c0100 	orrsne	r0, ip, r0, lsl #2
     ee8:	000009e7 	andeq	r0, r0, r7, ror #19
     eec:	02ecf401 	rsceq	pc, ip, #16777216	; 0x1000000
     ef0:	00020800 	andeq	r0, r2, r0, lsl #16
     ef4:	9c010000 	stcls	0, cr0, [r1], {-0}
     ef8:	0009a012 	andeq	sl, r9, r2, lsl r0
     efc:	01100300 	tsteq	r0, r0, lsl #6
     f00:	00000267 	andeq	r0, r0, r7, ror #4
     f04:	00004805 	andeq	r4, r0, r5, lsl #16
     f08:	00481300 	subeq	r1, r8, r0, lsl #6
     f0c:	02770000 	rsbseq	r0, r7, #0
     f10:	00140000 	andseq	r0, r4, r0
     f14:	00051612 	andeq	r1, r5, r2, lsl r6
     f18:	01120300 	tsteq	r2, r0, lsl #6
     f1c:	00000283 	andeq	r0, r0, r3, lsl #5
     f20:	00026c05 	andeq	r6, r2, r5, lsl #24
     f24:	09591500 	ldmdbeq	r9, {r8, sl, ip}^
     f28:	35010000 	strcc	r0, [r1, #-0]
     f2c:	00000069 	andeq	r0, r0, r9, rrx
     f30:	02fc0305 	rscseq	r0, ip, #335544320	; 0x14000000
     f34:	0d152000 	ldceq	0, cr2, [r5, #-0]
     f38:	01000009 	tsteq	r0, r9
     f3c:	00005936 	andeq	r5, r0, r6, lsr r9
     f40:	fa030500 	blx	c2348 <__Stack_Size+0xc1f48>
     f44:	15200002 	strne	r0, [r0, #-2]!
     f48:	0000092c 	andeq	r0, r0, ip, lsr #18
     f4c:	00693701 	rsbeq	r3, r9, r1, lsl #14
     f50:	03050000 	movweq	r0, #20480	; 0x5000
     f54:	200002f9 	strdcs	r0, [r0], -r9
     f58:	00093a09 	andeq	r3, r9, r9, lsl #20
     f5c:	45560100 	ldrbmi	r0, [r6, #-256]	; 0x100
     f60:	cc000001 	stcgt	0, cr0, [r0], {1}
     f64:	0a000002 	beq	f74 <__Stack_Size+0xb74>
     f68:	09820900 	stmibeq	r2, {r8, fp}
     f6c:	4f010000 	svcmi	0x00010000
     f70:	00000145 	andeq	r0, r0, r5, asr #2
     f74:	000002dd 	ldrdeq	r0, [r0], -sp
     f78:	ff09000a 			; <UNDEFINED> instruction: 0xff09000a
     f7c:	01000008 	tsteq	r0, r8
     f80:	00014550 	andeq	r4, r1, r0, asr r5
     f84:	0002ee00 	andeq	lr, r2, r0, lsl #28
     f88:	09000a00 	stmdbeq	r0, {r9, fp}
     f8c:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f90:	01455301 	cmpeq	r5, r1, lsl #6
     f94:	02ff0000 	rscseq	r0, pc, #0
     f98:	000a0000 	andeq	r0, sl, r0
     f9c:	0009aa16 	andeq	sl, r9, r6, lsl sl
     fa0:	482b0500 	stmdami	fp!, {r8, sl}
     fa4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     fa8:	00000918 	andeq	r0, r0, r8, lsl r9
     fac:	01456301 	cmpeq	r5, r1, lsl #6
     fb0:	031b0000 	tsteq	fp, #0
     fb4:	000a0000 	andeq	r0, sl, r0
     fb8:	0009b517 	andeq	fp, r9, r7, lsl r5
     fbc:	171f0400 	ldrne	r0, [pc, -r0, lsl #8]
     fc0:	000009c5 	andeq	r0, r0, r5, asr #19
     fc4:	d8172004 	ldmdale	r7, {r2, sp}
     fc8:	04000009 	streq	r0, [r0], #-9
     fcc:	03621721 	cmneq	r2, #8650752	; 0x840000
     fd0:	27050000 	strcs	r0, [r5, -r0]
     fd4:	00099617 	andeq	r9, r9, r7, lsl r6
     fd8:	00380600 	eorseq	r0, r8, r0, lsl #12
     fdc:	000005f9 	strdeq	r0, [r0], -r9
     fe0:	04860004 	streq	r0, [r6], #4
     fe4:	01040000 	mrseq	r0, (UNDEF: 4)
     fe8:	0000019e 	muleq	r0, lr, r1
     fec:	000b1101 	andeq	r1, fp, r1, lsl #2
     ff0:	0007e400 	andeq	lr, r7, r0, lsl #8
     ff4:	0002f000 	andeq	pc, r2, r0
     ff8:	0001dc08 	andeq	sp, r1, r8, lsl #24
     ffc:	00040500 	andeq	r0, r4, r0, lsl #10
    1000:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1004:	000005c1 	andeq	r0, r0, r1, asr #11
    1008:	92050202 	andls	r0, r5, #536870912	; 0x20000000
    100c:	02000005 	andeq	r0, r0, #5
    1010:	068a0601 	streq	r0, [sl], r1, lsl #12
    1014:	75030000 	strvc	r0, [r3, #-0]
    1018:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    101c:	00004527 	andeq	r4, r0, r7, lsr #10
    1020:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1024:	00000623 	andeq	r0, r0, r3, lsr #12
    1028:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    102c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1030:	02000000 	andeq	r0, r0, #0
    1034:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
    1038:	75030000 	strvc	r0, [r3, #-0]
    103c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1040:	00000068 	andeq	r0, r0, r8, rrx
    1044:	88080102 	stmdahi	r8, {r1, r8}
    1048:	04000006 	streq	r0, [r0], #-6
    104c:	00000a50 	andeq	r0, r0, r0, asr sl
    1050:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    1054:	45050000 	strmi	r0, [r5, #-0]
    1058:	06000000 	streq	r0, [r0], -r0
    105c:	93170301 	tstls	r7, #67108864	; 0x4000000
    1060:	07000000 	streq	r0, [r0, -r0]
    1064:	0046464f 	subeq	r4, r6, pc, asr #12
    1068:	4e4f0700 	cdpmi	7, 4, cr0, cr15, cr0, {0}
    106c:	04000100 	streq	r0, [r0], #-256	; 0x100
    1070:	0000071d 	andeq	r0, r0, sp, lsl r7
    1074:	007f1703 	rsbseq	r1, pc, r3, lsl #14
    1078:	04020000 	streq	r0, [r2], #-0
    107c:	00061a07 	andeq	r1, r6, r7, lsl #20
    1080:	041c0800 	ldreq	r0, [ip], #-2048	; 0x800
    1084:	010a014e 	tsteq	sl, lr, asr #2
    1088:	43090000 	movwmi	r0, #36864	; 0x9000
    108c:	04004c52 	streq	r4, [r0], #-3154	; 0xc52
    1090:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    1094:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1098:	00485243 	subeq	r5, r8, r3, asr #4
    109c:	6f015104 	svcvs	0x00015104
    10a0:	04000000 	streq	r0, [r0], #-0
    10a4:	52444909 	subpl	r4, r4, #147456	; 0x24000
    10a8:	01520400 	cmpeq	r2, r0, lsl #8
    10ac:	0000006f 	andeq	r0, r0, pc, rrx
    10b0:	444f0908 	strbmi	r0, [pc], #-2312	; 10b8 <__Stack_Size+0xcb8>
    10b4:	53040052 	movwpl	r0, #16466	; 0x4052
    10b8:	00006f01 	andeq	r6, r0, r1, lsl #30
    10bc:	3c0a0c00 	stccc	12, cr0, [sl], {-0}
    10c0:	0400000a 	streq	r0, [r0], #-10
    10c4:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    10c8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    10cc:	00525242 	subseq	r5, r2, r2, asr #4
    10d0:	6f015504 	svcvs	0x00015504
    10d4:	14000000 	strne	r0, [r0], #-0
    10d8:	0009f90a 	andeq	pc, r9, sl, lsl #18
    10dc:	01560400 	cmpeq	r6, r0, lsl #8
    10e0:	0000006f 	andeq	r0, r0, pc, rrx
    10e4:	740b0018 	strvc	r0, [fp], #-24
    10e8:	0400000a 	streq	r0, [r0], #-10
    10ec:	00a50157 	adceq	r0, r5, r7, asr r1
    10f0:	870c0000 	strhi	r0, [ip, -r0]
    10f4:	01000008 	tsteq	r0, r8
    10f8:	012e0185 	smlawbeq	lr, r5, r1, r0
    10fc:	810d0000 	mrshi	r0, (UNDEF: 13)
    1100:	0100000a 	tsteq	r0, sl
    1104:	00009385 	andeq	r9, r0, r5, lsl #7
    1108:	190e0000 	stmdbne	lr, {}	; <UNPREDICTABLE>
    110c:	0100000a 	tsteq	r0, sl
    1110:	00016f10 	andeq	r6, r1, r0, lsl pc
    1114:	0002f000 	andeq	pc, r2, r0
    1118:	00002008 	andeq	r2, r0, r8
    111c:	6f9c0100 	svcvs	0x009c0100
    1120:	0f000001 	svceq	0x00000001
    1124:	00000b3d 	andeq	r0, r0, sp, lsr fp
    1128:	016f1001 	cmneq	pc, r1
    112c:	00470000 	subeq	r0, r7, r0
    1130:	fa100000 	blx	401138 <__Stack_Size+0x400d38>
    1134:	11080002 	tstne	r8, r2
    1138:	11000005 	tstne	r0, r5
    113c:	0a035101 	beq	d5548 <__Stack_Size+0xd5148>
    1140:	0111e100 	tsteq	r1, r0, lsl #2
    1144:	01f30350 	mvnseq	r0, r0, asr r3
    1148:	12000050 	andne	r0, r0, #80	; 0x50
    114c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1150:	87130074 			; <UNDEFINED> instruction: 0x87130074
    1154:	0100000a 	tsteq	r0, sl
    1158:	0003101b 	andeq	r1, r3, fp, lsl r0
    115c:	00000408 	andeq	r0, r0, r8, lsl #8
    1160:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    1164:	14000001 	strne	r0, [r0], #-1
    1168:	08000314 	stmdaeq	r0, {r2, r4, r8, r9}
    116c:	0000052b 	andeq	r0, r0, fp, lsr #10
    1170:	0b590e00 	bleq	1644978 <__Stack_Size+0x1644578>
    1174:	20010000 	andcs	r0, r1, r0
    1178:	0000016f 	andeq	r0, r0, pc, ror #2
    117c:	08000314 	stmdaeq	r0, {r2, r4, r8, r9}
    1180:	0000003c 	andeq	r0, r0, ip, lsr r0
    1184:	020e9c01 	andeq	r9, lr, #256	; 0x100
    1188:	6f0f0000 	svcvs	0x000f0000
    118c:	0100000a 	tsteq	r0, sl
    1190:	00016f20 	andeq	r6, r1, r0, lsr #30
    1194:	00006800 	andeq	r6, r0, r0, lsl #16
    1198:	0a551500 	beq	15465a0 <__Stack_Size+0x15461a0>
    119c:	22010000 	andcs	r0, r1, #0
    11a0:	0000020e 	andeq	r0, r0, lr, lsl #4
    11a4:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
    11a8:	00363175 	eorseq	r3, r6, r5, ror r1
    11ac:	00572301 	subseq	r2, r7, r1, lsl #6
    11b0:	00680000 	rsbeq	r0, r8, r0
    11b4:	95170000 	ldrls	r0, [r7, #-0]
    11b8:	0100000a 	tsteq	r0, sl
    11bc:	00006824 	andeq	r6, r0, r4, lsr #16
    11c0:	00008900 	andeq	r8, r0, r0, lsl #18
    11c4:	0ac11700 	beq	ff046dcc <SCS_BASE+0x1f038dcc>
    11c8:	25010000 	strcs	r0, [r1, #-0]
    11cc:	00000068 	andeq	r0, r0, r8, rrx
    11d0:	000000b6 	strheq	r0, [r0], -r6
    11d4:	00034410 	andeq	r4, r3, r0, lsl r4
    11d8:	00053208 	andeq	r3, r5, r8, lsl #4
    11dc:	51011100 	mrspl	r1, (UNDEF: 17)
    11e0:	01113601 	tsteq	r1, r1, lsl #12
    11e4:	007d0250 	rsbseq	r0, sp, r0, asr r2
    11e8:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
    11ec:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    11f0:	19000002 	stmdbne	r0, {r1}
    11f4:	0000009e 	muleq	r0, lr, r0
    11f8:	0c0e0005 	stceq	0, cr0, [lr], {5}
    11fc:	0100000a 	tsteq	r0, sl
    1200:	00016f34 	andeq	r6, r1, r4, lsr pc
    1204:	00035000 	andeq	r5, r3, r0
    1208:	0000bc08 	andeq	fp, r0, r8, lsl #24
    120c:	799c0100 	ldmibvc	ip, {r8}
    1210:	17000002 	strne	r0, [r0, -r2]
    1214:	00000b52 	andeq	r0, r0, r2, asr fp
    1218:	016f3601 	cmneq	pc, r1, lsl #12
    121c:	00e90000 	rsceq	r0, r9, r0
    1220:	5f170000 	svcpl	0x00170000
    1224:	0100000a 	tsteq	r0, sl
    1228:	00006837 	andeq	r6, r0, r7, lsr r8
    122c:	0000fc00 	andeq	pc, r0, r0, lsl #24
    1230:	00691600 	rsbeq	r1, r9, r0, lsl #12
    1234:	016f3801 	cmneq	pc, r1, lsl #16
    1238:	012a0000 	teqeq	sl, r0
    123c:	6a160000 	bvs	581244 <__Stack_Size+0x580e44>
    1240:	6f380100 	svcvs	0x00380100
    1244:	3d000001 	stccc	0, cr0, [r0, #-4]
    1248:	1a000001 	bne	1254 <__Stack_Size+0xe54>
    124c:	0800036c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9}
    1250:	00000552 	andeq	r0, r0, r2, asr r5
    1254:	0a681b00 	beq	1a07e5c <__Stack_Size+0x1a07a5c>
    1258:	7f010000 	svcvc	0x00010000
    125c:	0000016f 	andeq	r0, r0, pc, ror #2
    1260:	0800040c 	stmdaeq	r0, {r2, r3, sl}
    1264:	00000010 	andeq	r0, r0, r0, lsl r0
    1268:	161c9c01 	ldrne	r9, [ip], -r1, lsl #24
    126c:	1c000001 	stcne	0, cr0, [r0], {1}
    1270:	18080004 	stmdane	r8, {r2}
    1274:	01000000 	mrseq	r0, (UNDEF: 0)
    1278:	0002e19c 	muleq	r2, ip, r1
    127c:	01221d00 	teqeq	r2, r0, lsl #26
    1280:	015b0000 	cmpeq	fp, r0
    1284:	281e0000 	ldmdacs	lr, {}	; <UNPREDICTABLE>
    1288:	d7000000 	strle	r0, [r0, -r0]
    128c:	1d000002 	stcne	0, cr0, [r0, #-8]
    1290:	00000122 	andeq	r0, r0, r2, lsr #2
    1294:	0000017c 	andeq	r0, r0, ip, ror r1
    1298:	00042a1f 	andeq	r2, r4, pc, lsl sl
    129c:	00056c08 	andeq	r6, r5, r8, lsl #24
    12a0:	51011100 	mrspl	r1, (UNDEF: 17)
    12a4:	01000a03 	tsteq	r0, r3, lsl #20
    12a8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0x111
    12ac:	0110000c 	tsteq	r0, ip
    12b0:	14000040 	strne	r0, [r0], #-64	; 0x40
    12b4:	0800042e 	stmdaeq	r0, {r1, r2, r3, r5, sl}
    12b8:	00000588 	andeq	r0, r0, r8, lsl #11
    12bc:	0ae30e00 	beq	ff8c4ac4 <SCS_BASE+0x1f8b6ac4>
    12c0:	8d010000 	stchi	0, cr0, [r1, #-0]
    12c4:	0000004c 	andeq	r0, r0, ip, asr #32
    12c8:	08000434 	stmdaeq	r0, {r2, r4, r5, sl}
    12cc:	00000098 	muleq	r0, r8, r0
    12d0:	04bc9c01 	ldrteq	r9, [ip], #3073	; 0xc01
    12d4:	fb170000 	blx	5c12de <__Stack_Size+0x5c0ede>
    12d8:	0100000a 	tsteq	r0, sl
    12dc:	00005e8f 	andeq	r5, r0, pc, lsl #29
    12e0:	00019000 	andeq	r9, r1, r0
    12e4:	08652000 	stmdaeq	r5!, {sp}^
    12e8:	97010000 	strls	r0, [r1, -r0]
    12ec:	0000016f 	andeq	r0, r0, pc, ror #2
    12f0:	0000031a 	andeq	r0, r0, sl, lsl r3
    12f4:	42220021 	eormi	r0, r2, #33	; 0x21
    12f8:	58080004 	stmdapl	r8, {r2}
    12fc:	41000000 	mrsmi	r0, (UNDEF: 0)
    1300:	20000004 	andcs	r0, r0, r4
    1304:	00000865 	andeq	r0, r0, r5, ror #16
    1308:	016f9701 	cmneq	pc, r1, lsl #14
    130c:	03380000 	teqeq	r8, #0
    1310:	00210000 	eoreq	r0, r1, r0
    1314:	00011623 	andeq	r1, r1, r3, lsr #12
    1318:	00045200 	andeq	r5, r4, r0, lsl #4
    131c:	00000a08 	andeq	r0, r0, r8, lsl #20
    1320:	829b0100 	addshi	r0, fp, #0, 2
    1324:	1d000003 	stcne	0, cr0, [r0, #-12]
    1328:	00000122 	andeq	r0, r0, r2, lsr #2
    132c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1330:	00045224 	andeq	r5, r4, r4, lsr #4
    1334:	00000a08 	andeq	r0, r0, r8, lsl #20
    1338:	01221d00 	teqeq	r2, r0, lsl #26
    133c:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    1340:	5c100000 	ldcpl	0, cr0, [r0], {-0}
    1344:	6c080004 	stcvs	0, cr0, [r8], {4}
    1348:	11000005 	tstne	r0, r5
    134c:	0a035101 	beq	d5758 <__Stack_Size+0xd5358>
    1350:	01110100 	tsteq	r1, r0, lsl #2
    1354:	000c0550 	andeq	r0, ip, r0, asr r5
    1358:	00400110 	subeq	r0, r0, r0, lsl r1
    135c:	461a0000 	ldrmi	r0, [sl], -r0
    1360:	16080004 	strne	r0, [r8], -r4
    1364:	25000001 	strcs	r0, [r0, #-1]
    1368:	0800044c 	stmdaeq	r0, {r2, r3, r6, sl}
    136c:	0000059e 	muleq	r0, lr, r5
    1370:	0000039e 	muleq	r0, lr, r3
    1374:	01500111 	cmpeq	r0, r1, lsl r1
    1378:	52250032 	eorpl	r0, r5, #50	; 0x32
    137c:	af080004 	svcge	0x00080004
    1380:	b1000005 	tstlt	r0, r5
    1384:	11000003 	tstne	r0, r3
    1388:	31015001 	tstcc	r1, r1
    138c:	04622500 	strbteq	r2, [r2], #-1280	; 0x500
    1390:	059e0800 	ldreq	r0, [lr, #2048]	; 0x800
    1394:	03c40000 	biceq	r0, r4, #0
    1398:	01110000 	tsteq	r1, r0
    139c:	003a0150 	eorseq	r0, sl, r0, asr r1
    13a0:	00046a25 	andeq	r6, r4, r5, lsr #20
    13a4:	0005c008 	andeq	ip, r5, r8
    13a8:	0003dd00 	andeq	sp, r3, r0, lsl #26
    13ac:	51011100 	mrspl	r1, (UNDEF: 17)
    13b0:	11210802 	teqne	r1, r2, lsl #16
    13b4:	31015001 	tstcc	r1, r1
    13b8:	04722500 	ldrbteq	r2, [r2], #-1280	; 0x500
    13bc:	05c00800 	strbeq	r0, [r0, #2048]	; 0x800
    13c0:	03f60000 	mvnseq	r0, #0
    13c4:	01110000 	tsteq	r1, r0
    13c8:	21080251 	tstcs	r8, r1, asr r2
    13cc:	01500111 	cmpeq	r0, r1, lsl r1
    13d0:	7a250031 	bvc	94149c <__Stack_Size+0x94109c>
    13d4:	9e080004 	cdpls	0, 0, cr0, cr8, cr4, {0}
    13d8:	0b000005 	bleq	13f4 <__Stack_Size+0xff4>
    13dc:	11000004 	tstne	r0, r4
    13e0:	0a035001 	beq	d53ec <__Stack_Size+0xd4fec>
    13e4:	25000131 	strcs	r0, [r0, #-305]	; 0x131
    13e8:	08000480 	stmdaeq	r0, {r7, sl}
    13ec:	000005d6 	ldrdeq	r0, [r0], -r6
    13f0:	0000041e 	andeq	r0, r0, lr, lsl r4
    13f4:	01500111 	cmpeq	r0, r1, lsl r1
    13f8:	88250031 	stmdahi	r5!, {r0, r4, r5}
    13fc:	d6080004 	strle	r0, [r8], -r4
    1400:	31000005 	tstcc	r0, r5
    1404:	11000004 	tstne	r0, r4
    1408:	31015001 	tstcc	r1, r1
    140c:	04921000 	ldreq	r1, [r2], #0
    1410:	05eb0800 	strbeq	r0, [fp, #2048]!	; 0x800
    1414:	01110000 	tsteq	r1, r0
    1418:	00310150 	eorseq	r0, r1, r0, asr r1
    141c:	01162300 	tsteq	r6, r0, lsl #6
    1420:	04b40000 	ldrteq	r0, [r4], #0
    1424:	000a0800 	andeq	r0, sl, r0, lsl #16
    1428:	b6010000 	strlt	r0, [r1], -r0
    142c:	00000485 	andeq	r0, r0, r5, lsl #9
    1430:	00012226 	andeq	r2, r1, r6, lsr #4
    1434:	b4240100 	strtlt	r0, [r4], #-256	; 0x100
    1438:	0a080004 	beq	201450 <__Stack_Size+0x201050>
    143c:	26000000 	strcs	r0, [r0], -r0
    1440:	00000122 	andeq	r0, r0, r2, lsr #2
    1444:	04be1001 	ldrteq	r1, [lr], #1
    1448:	056c0800 	strbeq	r0, [ip, #-2048]!	; 0x800
    144c:	01110000 	tsteq	r1, r0
    1450:	000a0351 	andeq	r0, sl, r1, asr r3
    1454:	50011101 	andpl	r1, r1, r1, lsl #2
    1458:	10000c05 	andne	r0, r0, r5, lsl #24
    145c:	00004001 	andeq	r4, r0, r1
    1460:	04a82500 	strteq	r2, [r8], #1280	; 0x500
    1464:	059e0800 	ldreq	r0, [lr, #2048]	; 0x800
    1468:	04990000 	ldreq	r0, [r9], #0
    146c:	01110000 	tsteq	r1, r0
    1470:	32080250 	andcc	r0, r8, #80, 4
    1474:	04ae2500 	strteq	r2, [lr], #1280	; 0x500
    1478:	01160800 	tsteq	r6, r0, lsl #16
    147c:	04ac0000 	strteq	r0, [ip], #0
    1480:	01110000 	tsteq	r1, r0
    1484:	00300150 	eorseq	r0, r0, r0, asr r1
    1488:	0004b410 	andeq	fp, r4, r0, lsl r4
    148c:	00059e08 	andeq	r9, r5, r8, lsl #28
    1490:	50011100 	andpl	r1, r1, r0, lsl #2
    1494:	00003201 	andeq	r3, r0, r1, lsl #4
    1498:	000a3027 	andeq	r3, sl, r7, lsr #32
    149c:	0e0a0100 	adfeqe	f0, f2, f0
    14a0:	05000002 	streq	r0, [r0, #-2]
    14a4:	00030303 	andeq	r0, r3, r3, lsl #6
    14a8:	0a412720 	beq	104b130 <__Stack_Size+0x104ad30>
    14ac:	0b010000 	bleq	414b4 <__Stack_Size+0x410b4>
    14b0:	00000068 	andeq	r0, r0, r8, rrx
    14b4:	03020305 	movweq	r0, #8965	; 0x2305
    14b8:	aa272000 	bge	9c94c0 <__Stack_Size+0x9c90c0>
    14bc:	0100000a 	tsteq	r0, sl
    14c0:	0000570c 	andeq	r5, r0, ip, lsl #14
    14c4:	00030500 	andeq	r0, r3, r0, lsl #10
    14c8:	27200003 	strcs	r0, [r0, -r3]!
    14cc:	00000b28 	andeq	r0, r0, r8, lsr #22
    14d0:	00680d01 	rsbeq	r0, r8, r1, lsl #26
    14d4:	03050000 	movweq	r0, #20480	; 0x5000
    14d8:	200002fe 	strdcs	r0, [r0], -lr
    14dc:	000ab427 	andeq	fp, sl, r7, lsr #8
    14e0:	570e0100 	strpl	r0, [lr, -r0, lsl #2]
    14e4:	05000000 	streq	r0, [r0, #-0]
    14e8:	00030a03 	andeq	r0, r3, r3, lsl #20
    14ec:	0a9d2820 	beq	fe74b574 <SCS_BASE+0x1e73d574>
    14f0:	09050000 	stmdbeq	r5, {}	; <UNPREDICTABLE>
    14f4:	0000016f 	andeq	r0, r0, pc, ror #2
    14f8:	0000052b 	andeq	r0, r0, fp, lsr #10
    14fc:	00016f29 	andeq	r6, r1, r9, lsr #30
    1500:	016f2900 	cmneq	pc, r0, lsl #18
    1504:	2a000000 	bcs	150c <__Stack_Size+0x110c>
    1508:	000009fe 	strdeq	r0, [r0], -lr
    150c:	32280a05 	eorcc	r0, r8, #20480	; 0x5000
    1510:	0500000b 	streq	r0, [r0, #-11]
    1514:	00016f0b 	andeq	r6, r1, fp, lsl #30
    1518:	00054c00 	andeq	r4, r5, r0, lsl #24
    151c:	054c2900 	strbeq	r2, [ip, #-2304]	; 0x900
    1520:	6f290000 	svcvs	0x00290000
    1524:	00000001 	andeq	r0, r0, r1
    1528:	0068042b 	rsbeq	r0, r8, fp, lsr #8
    152c:	06280000 	strteq	r0, [r8], -r0
    1530:	0500000b 	streq	r0, [r0, #-11]
    1534:	00016f0c 	andeq	r6, r1, ip, lsl #30
    1538:	00056c00 	andeq	r6, r5, r0, lsl #24
    153c:	054c2900 	strbeq	r2, [ip, #-2304]	; 0x900
    1540:	6f290000 	svcvs	0x00290000
    1544:	00000001 	andeq	r0, r0, r1
    1548:	000ad42c 	andeq	sp, sl, ip, lsr #8
    154c:	82e20600 	rschi	r0, r2, #0, 12
    1550:	29000005 	stmdbcs	r0, {r0, r2}
    1554:	00000582 	andeq	r0, r0, r2, lsl #11
    1558:	00004c29 	andeq	r4, r0, r9, lsr #24
    155c:	042b0000 	strteq	r0, [fp], #-0
    1560:	0000010a 	andeq	r0, r0, sl, lsl #2
    1564:	000aee2c 	andeq	lr, sl, ip, lsr #28
    1568:	9ee10600 	cdpls	6, 14, cr0, cr1, cr0, {0}
    156c:	29000005 	stmdbcs	r0, {r0, r2}
    1570:	00000582 	andeq	r0, r0, r2, lsl #11
    1574:	00004c29 	andeq	r4, r0, r9, lsr #24
    1578:	65200000 	strvs	r0, [r0, #-0]!
    157c:	01000008 	tsteq	r0, r8
    1580:	00016f97 	muleq	r1, r7, pc	; <UNPREDICTABLE>
    1584:	0005af00 	andeq	sl, r5, r0, lsl #30
    1588:	2c002100 	stfcss	f2, [r0], {-0}
    158c:	0000084f 	andeq	r0, r0, pc, asr #16
    1590:	05c01c07 	strbeq	r1, [r0, #3079]	; 0xc07
    1594:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    1598:	00000000 	andeq	r0, r0, r0
    159c:	000a282c 	andeq	r2, sl, ip, lsr #16
    15a0:	d61a0700 	ldrle	r0, [sl], -r0, lsl #14
    15a4:	29000005 	stmdbcs	r0, {r0, r2}
    15a8:	0000005e 	andeq	r0, r0, lr, asr r0
    15ac:	00005e29 	andeq	r5, r0, r9, lsr #28
    15b0:	46280000 	strtmi	r0, [r8], -r0
    15b4:	0700000b 	streq	r0, [r0, -fp]
    15b8:	00005e1d 	andeq	r5, r0, sp, lsl lr
    15bc:	0005eb00 	andeq	lr, r5, r0, lsl #22
    15c0:	005e2900 	subseq	r2, lr, r0, lsl #18
    15c4:	2d000000 	stccs	0, cr0, [r0, #-0]
    15c8:	00000aca 	andeq	r0, r0, sl, asr #21
    15cc:	005e1b07 	subseq	r1, lr, r7, lsl #22
    15d0:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	0001f600 	andeq	pc, r1, r0, lsl #12
    15dc:	ff000400 			; <UNDEFINED> instruction: 0xff000400
    15e0:	04000006 	streq	r0, [r0], #-6
    15e4:	00019e01 	andeq	r9, r1, r1, lsl #28
    15e8:	0b940100 	bleq	fe5019f0 <SCS_BASE+0x1e4f39f0>
    15ec:	07e40000 	strbeq	r0, [r4, r0]!
    15f0:	04cc0000 	strbeq	r0, [ip], #0
    15f4:	006a0800 	rsbeq	r0, sl, r0, lsl #16
    15f8:	056b0000 	strbeq	r0, [fp, #-0]!
    15fc:	04020000 	streq	r0, [r2], #-0
    1600:	0005c105 	andeq	ip, r5, r5, lsl #2
    1604:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1608:	00000592 	muleq	r0, r2, r5
    160c:	8a060102 	bhi	181a1c <__Stack_Size+0x18161c>
    1610:	03000006 	movweq	r0, #6
    1614:	00323375 	eorseq	r3, r2, r5, ror r3
    1618:	00452702 	subeq	r2, r5, r2, lsl #14
    161c:	04020000 	streq	r0, [r2], #-0
    1620:	00062307 	andeq	r2, r6, r7, lsl #6
    1624:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1628:	0000076c 	andeq	r0, r0, ip, ror #14
    162c:	00387503 	eorseq	r7, r8, r3, lsl #10
    1630:	005d2902 	subseq	r2, sp, r2, lsl #18
    1634:	01020000 	mrseq	r0, (UNDEF: 2)
    1638:	00068808 	andeq	r8, r6, r8, lsl #16
    163c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1640:	0000061a 	andeq	r0, r0, sl, lsl r6
    1644:	000a9d04 	andeq	r9, sl, r4, lsl #26
    1648:	b9080100 	stmdblt	r8, {r8}
    164c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    1650:	10080004 	andne	r0, r8, r4
    1654:	01000000 	mrseq	r0, (UNDEF: 0)
    1658:	0000b99c 	muleq	r0, ip, r9
    165c:	0b3d0500 	bleq	f42a64 <__Stack_Size+0xf42664>
    1660:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    1664:	000000b9 	strheq	r0, [r0], -r9
    1668:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    166c:	000b8b05 	andeq	r8, fp, r5, lsl #22
    1670:	b9080100 	stmdblt	r8, {r8}
    1674:	f1000000 	cps	#0
    1678:	06000001 	streq	r0, [r0], -r1
    167c:	080004d8 	stmdaeq	r0, {r3, r4, r6, r7, sl}
    1680:	000001a7 	andeq	r0, r0, r7, lsr #3
    1684:	03510107 	cmpeq	r1, #-1073741823	; 0xc0000001
    1688:	07e1000a 	strbeq	r0, [r1, sl]!
    168c:	31015001 	tstcc	r1, r1
    1690:	04080000 	streq	r0, [r8], #-0
    1694:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    1698:	09fe0900 	ldmibeq	lr!, {r8, fp}^
    169c:	1a010000 	bne	416a4 <__Stack_Size+0x412a4>
    16a0:	080004dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl}
    16a4:	00000002 	andeq	r0, r0, r2
    16a8:	32049c01 	andcc	r9, r4, #256	; 0x100
    16ac:	0100000b 	tsteq	r0, fp
    16b0:	0000b920 	andeq	fp, r0, r0, lsr #18
    16b4:	0004de00 	andeq	sp, r4, r0, lsl #28
    16b8:	00001e08 	andeq	r1, r0, r8, lsl #28
    16bc:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    16c0:	05000001 	streq	r0, [r0, #-1]
    16c4:	00000b65 	andeq	r0, r0, r5, ror #22
    16c8:	01252001 	teqeq	r5, r1
    16cc:	02120000 	andseq	r0, r2, #0
    16d0:	81050000 	mrshi	r0, (UNDEF: 5)
    16d4:	0100000b 	tsteq	r0, fp
    16d8:	0000b920 	andeq	fp, r0, r0, lsr #18
    16dc:	00023000 	andeq	r3, r2, r0
    16e0:	00690a00 	rsbeq	r0, r9, r0, lsl #20
    16e4:	00b92201 	adcseq	r2, r9, r1, lsl #4
    16e8:	024e0000 	subeq	r0, lr, #0
    16ec:	f6060000 			; <UNDEFINED> instruction: 0xf6060000
    16f0:	bd080004 	stclt	0, cr0, [r8, #-16]
    16f4:	07000001 	streq	r0, [r0, -r1]
    16f8:	31015001 	tstcc	r1, r1
    16fc:	040b0000 	streq	r0, [fp], #-0
    1700:	0000005d 	andeq	r0, r0, sp, asr r0
    1704:	000b0604 	andeq	r0, fp, r4, lsl #12
    1708:	b9300100 	ldmdblt	r0!, {r8}
    170c:	fc000000 	stc2	0, cr0, [r0], {-0}
    1710:	3a080004 	bcc	201728 <__Stack_Size+0x201328>
    1714:	01000000 	mrseq	r0, (UNDEF: 0)
    1718:	0001a79c 	muleq	r1, ip, r7
    171c:	0b650500 	bleq	1942b24 <__Stack_Size+0x1942724>
    1720:	30010000 	andcc	r0, r1, r0
    1724:	00000125 	andeq	r0, r0, r5, lsr #2
    1728:	00000293 	muleq	r0, r3, r2
    172c:	000b8105 	andeq	r8, fp, r5, lsl #2
    1730:	b9300100 	ldmdblt	r0!, {r8}
    1734:	b1000000 	mrslt	r0, (UNDEF: 0)
    1738:	0a000002 	beq	1748 <__Stack_Size+0x1348>
    173c:	00746e63 	rsbseq	r6, r4, r3, ror #28
    1740:	00b93301 	adcseq	r3, r9, r1, lsl #6
    1744:	02cf0000 	sbceq	r0, pc, #0
    1748:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    174c:	d3080005 	movwle	r0, #32773	; 0x8005
    1750:	84000001 	strhi	r0, [r0], #-1
    1754:	07000001 	streq	r0, [r0, -r1]
    1758:	31015001 	tstcc	r1, r1
    175c:	05120c00 	ldreq	r0, [r2, #-3072]	; 0xc00
    1760:	01d30800 	bicseq	r0, r3, r0, lsl #16
    1764:	01970000 	orrseq	r0, r7, r0
    1768:	01070000 	mrseq	r0, (UNDEF: 7)
    176c:	00310150 	eorseq	r0, r1, r0, asr r1
    1770:	00051c06 	andeq	r1, r5, r6, lsl #24
    1774:	0001e808 	andeq	lr, r1, r8, lsl #16
    1778:	50010700 	andpl	r0, r1, r0, lsl #14
    177c:	00003101 	andeq	r3, r0, r1, lsl #2
    1780:	000b6d0d 	andeq	r6, fp, sp, lsl #26
    1784:	bdcc0300 	stcllt	3, cr0, [ip]
    1788:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    178c:	00000053 	andeq	r0, r0, r3, asr r0
    1790:	00003a0e 	andeq	r3, r0, lr, lsl #20
    1794:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
    1798:	0400000a 	streq	r0, [r0], #-10
    179c:	0001d31a 	andeq	sp, r1, sl, lsl r3
    17a0:	00530e00 	subseq	r0, r3, r0, lsl #28
    17a4:	530e0000 	movwpl	r0, #57344	; 0xe000
    17a8:	00000000 	andeq	r0, r0, r0
    17ac:	000b460f 	andeq	r4, fp, pc, lsl #12
    17b0:	531d0400 	tstpl	sp, #0, 8
    17b4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    17b8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    17bc:	00000053 	andeq	r0, r0, r3, asr r0
    17c0:	0aca1000 	beq	ff2857c8 <SCS_BASE+0x1f2777c8>
    17c4:	1b040000 	blne	1017cc <__Stack_Size+0x1013cc>
    17c8:	00000053 	andeq	r0, r0, r3, asr r0
    17cc:	0000530e 	andeq	r5, r0, lr, lsl #6
    17d0:	83000000 	movwhi	r0, #0
    17d4:	0400000c 	streq	r0, [r0], #-12
    17d8:	0007f700 	andeq	pc, r7, r0, lsl #14
    17dc:	9e010400 	cfcpysls	mvf0, mvf1
    17e0:	01000001 	tsteq	r0, r1
    17e4:	00000fa9 	andeq	r0, r0, r9, lsr #31
    17e8:	000007e4 	andeq	r0, r0, r4, ror #15
    17ec:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
    17f0:	00000a98 	muleq	r0, r8, sl
    17f4:	00000626 	andeq	r0, r0, r6, lsr #12
    17f8:	c1050402 	tstgt	r5, r2, lsl #8
    17fc:	02000005 	andeq	r0, r0, #5
    1800:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    1804:	01020000 	mrseq	r0, (UNDEF: 2)
    1808:	00068a06 	andeq	r8, r6, r6, lsl #20
    180c:	33750300 	cmncc	r5, #0, 6
    1810:	27020032 	smladxcs	r2, r2, r0, r0
    1814:	00000045 	andeq	r0, r0, r5, asr #32
    1818:	23070402 	movwcs	r0, #29698	; 0x7402
    181c:	03000006 	movweq	r0, #6
    1820:	00363175 	eorseq	r3, r6, r5, ror r1
    1824:	00572802 	subseq	r2, r7, r2, lsl #16
    1828:	02020000 	andeq	r0, r2, #0
    182c:	00076c07 	andeq	r6, r7, r7, lsl #24
    1830:	38750300 	ldmdacc	r5!, {r8, r9}^
    1834:	68290200 	stmdavs	r9!, {r9}
    1838:	02000000 	andeq	r0, r0, #0
    183c:	06880801 	streq	r0, [r8], r1, lsl #16
    1840:	50040000 	andpl	r0, r4, r0
    1844:	0200000a 	andeq	r0, r0, #10
    1848:	00007a2f 	andeq	r7, r0, pc, lsr #20
    184c:	00450500 	subeq	r0, r5, r0, lsl #10
    1850:	22040000 	andcs	r0, r4, #0
    1854:	02000002 	andeq	r0, r0, #2
    1858:	00008a30 	andeq	r8, r0, r0, lsr sl
    185c:	00570500 	subseq	r0, r7, r0, lsl #10
    1860:	01060000 	mrseq	r0, (UNDEF: 6)
    1864:	00a43b02 	adceq	r3, r4, r2, lsl #22
    1868:	d4070000 	strle	r0, [r7], #-0
    186c:	0000000d 	andeq	r0, r0, sp
    1870:	00200607 	eoreq	r0, r0, r7, lsl #12
    1874:	04000100 	streq	r0, [r0], #-256	; 0x100
    1878:	00000c0f 	andeq	r0, r0, pc, lsl #24
    187c:	008f3b02 	addeq	r3, pc, r2, lsl #22
    1880:	01060000 	mrseq	r0, (UNDEF: 6)
    1884:	00c31703 	sbceq	r1, r3, r3, lsl #14
    1888:	4f080000 	svcmi	0x00080000
    188c:	00004646 	andeq	r4, r0, r6, asr #12
    1890:	004e4f08 	subeq	r4, lr, r8, lsl #30
    1894:	1d040001 	stcne	0, cr0, [r4, #-4]
    1898:	03000007 	movweq	r0, #7
    189c:	0000af17 	andeq	sl, r0, r7, lsl pc
    18a0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    18a4:	0000061a 	andeq	r0, r0, sl, lsl r6
    18a8:	4e041c09 	cdpmi	12, 0, cr1, cr4, cr9, {0}
    18ac:	00013a01 	andeq	r3, r1, r1, lsl #20
    18b0:	52430a00 	subpl	r0, r3, #0, 20
    18b4:	5004004c 	andpl	r0, r4, ip, asr #32
    18b8:	00006f01 	andeq	r6, r0, r1, lsl #30
    18bc:	430a0000 	movwmi	r0, #40960	; 0xa000
    18c0:	04004852 	streq	r4, [r0], #-2130	; 0x852
    18c4:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    18c8:	0a040000 	beq	1018d0 <__Stack_Size+0x1014d0>
    18cc:	00524449 	subseq	r4, r2, r9, asr #8
    18d0:	6f015204 	svcvs	0x00015204
    18d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    18d8:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
    18dc:	01530400 	cmpeq	r3, r0, lsl #8
    18e0:	0000006f 	andeq	r0, r0, pc, rrx
    18e4:	0a3c0b0c 	beq	f0451c <__Stack_Size+0xf0411c>
    18e8:	54040000 	strpl	r0, [r4], #-0
    18ec:	00006f01 	andeq	r6, r0, r1, lsl #30
    18f0:	420a1000 	andmi	r1, sl, #0
    18f4:	04005252 	streq	r5, [r0], #-594	; 0x252
    18f8:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    18fc:	0b140000 	bleq	501904 <__Stack_Size+0x501504>
    1900:	000009f9 	strdeq	r0, [r0], -r9
    1904:	6f015604 	svcvs	0x00015604
    1908:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    190c:	0a740c00 	beq	1d04914 <__Stack_Size+0x1d04514>
    1910:	57040000 	strpl	r0, [r4, -r0]
    1914:	0000d501 	andeq	sp, r0, r1, lsl #10
    1918:	041c0900 	ldreq	r0, [ip], #-2304	; 0x900
    191c:	02040238 	andeq	r0, r4, #56, 4	; 0x80000003
    1920:	530a0000 	movwpl	r0, #40960	; 0xa000
    1924:	3a040052 	bcc	101a74 <__Stack_Size+0x101674>
    1928:	00007f02 	andeq	r7, r0, r2, lsl #30
    192c:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    1930:	04000005 	streq	r0, [r0], #-5
    1934:	004c023b 	subeq	r0, ip, fp, lsr r2
    1938:	0a020000 	beq	81940 <__Stack_Size+0x81540>
    193c:	04005244 	streq	r5, [r0], #-580	; 0x244
    1940:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    1944:	0b040000 	bleq	10194c <__Stack_Size+0x10154c>
    1948:	00000556 	andeq	r0, r0, r6, asr r5
    194c:	4c023d04 	stcmi	13, cr3, [r2], {4}
    1950:	06000000 	streq	r0, [r0], -r0
    1954:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1958:	023e0400 	eorseq	r0, lr, #0, 8
    195c:	0000007f 	andeq	r0, r0, pc, ror r0
    1960:	05600b08 	strbeq	r0, [r0, #-2824]!	; 0xb08
    1964:	3f040000 	svccc	0x00040000
    1968:	00004c02 	andeq	r4, r0, r2, lsl #24
    196c:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    1970:	04003152 	streq	r3, [r0], #-338	; 0x152
    1974:	007f0240 	rsbseq	r0, pc, r0, asr #4
    1978:	0b0c0000 	bleq	301980 <__Stack_Size+0x301580>
    197c:	0000056a 	andeq	r0, r0, sl, ror #10
    1980:	4c024104 	stfmis	f4, [r2], {4}
    1984:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1988:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    198c:	02420400 	subeq	r0, r2, #0, 8
    1990:	0000007f 	andeq	r0, r0, pc, ror r0
    1994:	05740b10 	ldrbeq	r0, [r4, #-2832]!	; 0xb10
    1998:	43040000 	movwmi	r0, #16384	; 0x4000
    199c:	00004c02 	andeq	r4, r0, r2, lsl #24
    19a0:	430a1200 	movwmi	r1, #41472	; 0xa200
    19a4:	04003352 	streq	r3, [r0], #-850	; 0x352
    19a8:	007f0244 	rsbseq	r0, pc, r4, asr #4
    19ac:	0b140000 	bleq	5019b4 <__Stack_Size+0x5015b4>
    19b0:	0000057e 	andeq	r0, r0, lr, ror r5
    19b4:	4c024504 	cfstr32mi	mvfx4, [r2], {4}
    19b8:	16000000 	strne	r0, [r0], -r0
    19bc:	000cb50b 	andeq	fp, ip, fp, lsl #10
    19c0:	02460400 	subeq	r0, r6, #0, 8
    19c4:	0000007f 	andeq	r0, r0, pc, ror r0
    19c8:	05880b18 	streq	r0, [r8, #2840]	; 0xb18
    19cc:	47040000 	strmi	r0, [r4, -r0]
    19d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    19d4:	0c001a00 	stceq	10, cr1, [r0], {-0}
    19d8:	00000da0 	andeq	r0, r0, r0, lsr #27
    19dc:	46024804 	strmi	r4, [r2], -r4, lsl #16
    19e0:	06000001 	streq	r0, [r0], -r1
    19e4:	25470501 	strbcs	r0, [r7, #-1281]	; 0x501
    19e8:	07000002 	streq	r0, [r0, -r2]
    19ec:	00000c05 	andeq	r0, r0, r5, lsl #24
    19f0:	0f3d0700 	svceq	0x003d0700
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00085b0d 	andeq	r5, r8, sp, lsl #22
    19fc:	015b0100 	cmpeq	fp, r0, lsl #2
    1a00:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
    1a04:	000000dc 	ldrdeq	r0, [r0], -ip
    1a08:	02cb9c01 	sbceq	r9, fp, #256	; 0x100
    1a0c:	c80e0000 	stmdagt	lr, {}	; <UNPREDICTABLE>
    1a10:	01080005 	tsteq	r8, r5
    1a14:	5900000b 	stmdbpl	r0, {r0, r1, r3}
    1a18:	0f000002 	svceq	0x00000002
    1a1c:	0a035101 	beq	d5e28 <__Stack_Size+0xd5a28>
    1a20:	010f0200 	mrseq	r0, (UNDEF: 47)
    1a24:	000c0550 	andeq	r0, ip, r0, asr r5
    1a28:	00400110 	subeq	r0, r0, r0, lsl r1
    1a2c:	0005d20e 	andeq	sp, r5, lr, lsl #4
    1a30:	000b2108 	andeq	r2, fp, r8, lsl #2
    1a34:	00027600 	andeq	r7, r2, r0, lsl #12
    1a38:	51010f00 	tstpl	r1, r0, lsl #30
    1a3c:	0f200802 	svceq	0x00200802
    1a40:	0c055001 	stceq	0, cr5, [r5], {1}
    1a44:	40010c00 	andmi	r0, r1, r0, lsl #24
    1a48:	05dc0e00 	ldrbeq	r0, [ip, #3584]	; 0xe00
    1a4c:	0b370800 	bleq	dc3a54 <__Stack_Size+0xdc3654>
    1a50:	02940000 	addseq	r0, r4, #0
    1a54:	010f0000 	mrseq	r0, CPSR
    1a58:	000a0351 	andeq	r0, sl, r1, asr r3
    1a5c:	50010f02 	andpl	r0, r1, r2, lsl #30
    1a60:	10000c05 	andne	r0, r0, r5, lsl #24
    1a64:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
    1a68:	080005f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl}
    1a6c:	00000b4d 	andeq	r0, r0, sp, asr #22
    1a70:	000002ab 	andeq	r0, r0, fp, lsr #5
    1a74:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0x10f
    1a78:	0138000c 	teqeq	r8, ip
    1a7c:	00100040 	andseq	r0, r0, r0, asr #32
    1a80:	69080006 	stmdbvs	r8, {r1, r2}
    1a84:	0f00000b 	svceq	0x0000000b
    1a88:	31015201 	tstcc	r1, r1, lsl #4
    1a8c:	0351010f 	cmpeq	r1, #-1073741821	; 0xc0000003
    1a90:	0f06260a 	svceq	0x0006260a
    1a94:	0c055001 	stceq	0, cr5, [r5], {1}
    1a98:	40013800 	andmi	r3, r1, r0, lsl #16
    1a9c:	040d0000 	streq	r0, [sp], #-0
    1aa0:	0100000e 	tsteq	r0, lr
    1aa4:	06140353 			; <UNDEFINED> instruction: 0x06140353
    1aa8:	00700800 	rsbseq	r0, r0, r0, lsl #16
    1aac:	9c010000 	stcls	0, cr0, [r1], {-0}
    1ab0:	00000314 	andeq	r0, r0, r4, lsl r3
    1ab4:	00089711 	andeq	r9, r8, r1, lsl r7
    1ab8:	03550100 	cmpeq	r5, #0, 2
    1abc:	0000005e 	andeq	r0, r0, lr, asr r0
    1ac0:	00000311 	andeq	r0, r0, r1, lsl r3
    1ac4:	000e1e11 	andeq	r1, lr, r1, lsl lr
    1ac8:	03550100 	cmpeq	r5, #0, 2
    1acc:	0000005e 	andeq	r0, r0, lr, asr r0
    1ad0:	00000346 	andeq	r0, r0, r6, asr #6
    1ad4:	00064c12 	andeq	r4, r6, r2, lsl ip
    1ad8:	000b8408 	andeq	r8, fp, r8, lsl #8
    1adc:	06721200 	ldrbteq	r1, [r2], -r0, lsl #4
    1ae0:	0b840800 	bleq	fe103ae8 <SCS_BASE+0x1e0f5ae8>
    1ae4:	13000000 	movwne	r0, #0
    1ae8:	00000f5f 	andeq	r0, r0, pc, asr pc
    1aec:	5e037201 	cdppl	2, 0, cr7, cr3, cr1, {0}
    1af0:	84000000 	strhi	r0, [r0], #-0
    1af4:	6c080006 	stcvs	0, cr0, [r8], {6}
    1af8:	01000000 	mrseq	r0, (UNDEF: 0)
    1afc:	00034f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    1b00:	08971100 	ldmeq	r7, {r8, ip}
    1b04:	74010000 	strvc	r0, [r1], #-0
    1b08:	00005e03 	andeq	r5, r0, r3, lsl #28
    1b0c:	00039800 	andeq	r9, r3, r0, lsl #16
    1b10:	0e1e1100 	mufeqe	f1, f6, f0
    1b14:	74010000 	strvc	r0, [r1], #-0
    1b18:	00005e03 	andeq	r5, r0, r3, lsl #28
    1b1c:	0003ac00 	andeq	sl, r3, r0, lsl #24
    1b20:	060d0000 	streq	r0, [sp], -r0
    1b24:	0100000d 	tsteq	r0, sp
    1b28:	06f00388 	ldrbteq	r0, [r0], r8, lsl #7
    1b2c:	00f80800 	rscseq	r0, r8, r0, lsl #16
    1b30:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b34:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    1b38:	000c7114 	andeq	r7, ip, r4, lsl r1
    1b3c:	03880100 	orreq	r0, r8, #0, 2
    1b40:	0000005e 	andeq	r0, r0, lr, asr r0
    1b44:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
    1b48:	000e8c11 	andeq	r8, lr, r1, lsl ip
    1b4c:	038a0100 	orreq	r0, sl, #0, 2
    1b50:	0000005e 	andeq	r0, r0, lr, asr r0
    1b54:	000003dd 	ldrdeq	r0, [r0], -sp
    1b58:	0007c80e 	andeq	ip, r7, lr, lsl #16
    1b5c:	000b4d08 	andeq	r4, fp, r8, lsl #26
    1b60:	00039c00 	andeq	r9, r3, r0, lsl #24
    1b64:	50010f00 	andpl	r0, r1, r0, lsl #30
    1b68:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1b6c:	15004000 	strne	r4, [r0, #-0]
    1b70:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
    1b74:	00000b69 	andeq	r0, r0, r9, ror #22
    1b78:	0252010f 	subseq	r0, r2, #-1073741821	; 0xc0000003
    1b7c:	010f0076 	tsteq	pc, r6, ror r0	; <UNPREDICTABLE>
    1b80:	260a0351 			; <UNDEFINED> instruction: 0x260a0351
    1b84:	50010f06 	andpl	r0, r1, r6, lsl #30
    1b88:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1b8c:	00004000 	andeq	r4, r0, r0
    1b90:	000d470d 	andeq	r4, sp, sp, lsl #14
    1b94:	03a80100 			; <UNDEFINED> instruction: 0x03a80100
    1b98:	080007e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl}
    1b9c:	00000114 	andeq	r0, r0, r4, lsl r1
    1ba0:	04ad9c01 	strteq	r9, [sp], #3073	; 0xc01
    1ba4:	97110000 	ldrls	r0, [r1, -r0]
    1ba8:	01000008 	tsteq	r0, r8
    1bac:	005e03aa 	subseq	r0, lr, sl, lsr #7
    1bb0:	03fd0000 	mvnseq	r0, #0
    1bb4:	85160000 	ldrhi	r0, [r6, #-0]
    1bb8:	0100000d 	tsteq	r0, sp
    1bbc:	005e03aa 	subseq	r0, lr, sl, lsr #7
    1bc0:	17000000 	strne	r0, [r0, -r0]
    1bc4:	00000c78 	andeq	r0, r0, r8, ror ip
    1bc8:	4c03ab01 	stcmi	11, cr10, [r3], {1}
    1bcc:	11000000 	mrsne	r0, (UNDEF: 0)
    1bd0:	00000881 	andeq	r0, r0, r1, lsl #17
    1bd4:	3a03ac01 	bcc	ecbe0 <__Stack_Size+0xec7e0>
    1bd8:	4a000000 	bmi	1be0 <__Stack_Size+0x17e0>
    1bdc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    1be0:	08000824 	stmdaeq	r0, {r2, r5, fp}
    1be4:	00000b9a 	muleq	r0, sl, fp
    1be8:	00000425 	andeq	r0, r0, r5, lsr #8
    1bec:	0251010f 	subseq	r0, r1, #-1073741821	; 0xc0000003
    1bf0:	010f0074 	tsteq	pc, r4, ror r0	; <UNPREDICTABLE>
    1bf4:	00300150 	eorseq	r0, r0, r0, asr r1
    1bf8:	00082c0e 	andeq	r2, r8, lr, lsl #24
    1bfc:	000b9a08 	andeq	r9, fp, r8, lsl #20
    1c00:	00043e00 	andeq	r3, r4, r0, lsl #28
    1c04:	51010f00 	tstpl	r1, r0, lsl #30
    1c08:	0f007402 	svceq	0x00007402
    1c0c:	32015001 	andcc	r5, r1, #1
    1c10:	08661200 	stmdaeq	r6!, {r9, ip}^
    1c14:	0bb00800 	bleq	fec03c1c <SCS_BASE+0x1ebf5c1c>
    1c18:	70120000 	andsvc	r0, r2, r0
    1c1c:	cc080008 	stcgt	0, cr0, [r8], {8}
    1c20:	1200000b 	andne	r0, r0, #11
    1c24:	0800087c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp}
    1c28:	00000bdd 	ldrdeq	r0, [r0], -sp
    1c2c:	0008900e 	andeq	r9, r8, lr
    1c30:	000bea08 	andeq	lr, fp, r8, lsl #20
    1c34:	00046c00 	andeq	r6, r4, r0, lsl #24
    1c38:	51010f00 	tstpl	r1, r0, lsl #30
    1c3c:	0e003101 	adfeqs	f3, f0, f1
    1c40:	0800089e 	stmdaeq	r0, {r1, r2, r3, r4, r7, fp}
    1c44:	00000bea 	andeq	r0, r0, sl, ror #23
    1c48:	0000047f 	andeq	r0, r0, pc, ror r4
    1c4c:	0151010f 	cmpeq	r1, pc, lsl #2
    1c50:	c6120030 			; <UNDEFINED> instruction: 0xc6120030
    1c54:	00080008 	andeq	r0, r8, r8
    1c58:	1200000c 	andne	r0, r0, #12
    1c5c:	080008ca 	stmdaeq	r0, {r1, r3, r6, r7, fp}
    1c60:	00000c11 	andeq	r0, r0, r1, lsl ip
    1c64:	0008dc12 	andeq	sp, r8, r2, lsl ip
    1c68:	000c1c08 	andeq	r1, ip, r8, lsl #24
    1c6c:	08e01200 	stmiaeq	r0!, {r9, ip}^
    1c70:	0c2d0800 	stceq	8, cr0, [sp], #-0
    1c74:	ec120000 	ldc	0, cr0, [r2], {-0}
    1c78:	34080008 	strcc	r0, [r8], #-8
    1c7c:	0000000c 	andeq	r0, r0, ip
    1c80:	0008e80d 	andeq	lr, r8, sp, lsl #16
    1c84:	01720100 	cmneq	r2, r0, lsl #2
    1c88:	080008fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp}
    1c8c:	000006d4 	ldrdeq	r0, [r0], -r4
    1c90:	077b9c01 	ldrbeq	r9, [fp, -r1, lsl #24]!
    1c94:	97110000 	ldrls	r0, [r1, -r0]
    1c98:	01000008 	tsteq	r0, r8
    1c9c:	005e0174 	subseq	r0, lr, r4, ror r1
    1ca0:	046d0000 	strbteq	r0, [sp], #-0
    1ca4:	56110000 	ldrpl	r0, [r1], -r0
    1ca8:	01000010 	tsteq	r0, r0, lsl r0
    1cac:	005e0174 	subseq	r0, lr, r4, ror r1
    1cb0:	056b0000 	strbeq	r0, [fp, #-0]!
    1cb4:	96110000 	ldrls	r0, [r1], -r0
    1cb8:	0100000e 	tsteq	r0, lr
    1cbc:	005e0174 	subseq	r0, lr, r4, ror r1
    1cc0:	05ce0000 	strbeq	r0, [lr]
    1cc4:	50110000 	andspl	r0, r1, r0
    1cc8:	0100000e 	tsteq	r0, lr
    1ccc:	005e0174 	subseq	r0, lr, r4, ror r1
    1cd0:	05e10000 	strbeq	r0, [r1, #0]!
    1cd4:	8c110000 	ldchi	0, cr0, [r1], {-0}
    1cd8:	0100000e 	tsteq	r0, lr
    1cdc:	005e0174 	subseq	r0, lr, r4, ror r1
    1ce0:	062d0000 	strteq	r0, [sp], -r0
    1ce4:	16110000 	ldrne	r0, [r1], -r0
    1ce8:	0100000e 	tsteq	r0, lr
    1cec:	005e0174 	subseq	r0, lr, r4, ror r1
    1cf0:	067d0000 	ldrbteq	r0, [sp], -r0
    1cf4:	57110000 	ldrpl	r0, [r1, -r0]
    1cf8:	0100000f 	tsteq	r0, pc
    1cfc:	005e0174 	subseq	r0, lr, r4, ror r1
    1d00:	06900000 	ldreq	r0, [r0], r0
    1d04:	78170000 	ldmdavc	r7, {}	; <UNPREDICTABLE>
    1d08:	0100000c 	tsteq	r0, ip
    1d0c:	004c0175 	subeq	r0, ip, r5, ror r1
    1d10:	b7170000 	ldrlt	r0, [r7, -r0]
    1d14:	0100000e 	tsteq	r0, lr
    1d18:	005e0176 	subseq	r0, lr, r6, ror r1
    1d1c:	5e180000 	cdppl	0, 1, cr0, cr8, cr0, {0}
    1d20:	01000010 	tsteq	r0, r0, lsl r0
    1d24:	45180197 	ldrmi	r0, [r8, #-407]	; 0x197
    1d28:	0100000f 	tsteq	r0, pc
    1d2c:	40190198 	mulsmi	r9, r8, r1
    1d30:	bc000000 	stclt	0, cr0, [r0], {-0}
    1d34:	11000005 	tstne	r0, r5
    1d38:	00000f33 	andeq	r0, r0, r3, lsr pc
    1d3c:	5e020801 	cdppl	8, 0, cr0, cr2, cr1, {0}
    1d40:	b0000000 	andlt	r0, r0, r0
    1d44:	11000006 	tstne	r0, r6
    1d48:	00001031 	andeq	r1, r0, r1, lsr r0
    1d4c:	5e020801 	cdppl	8, 0, cr0, cr2, cr1, {0}
    1d50:	c3000000 	movwgt	r0, #0
    1d54:	11000006 	tstne	r0, r6
    1d58:	00000ea2 	andeq	r0, r0, r2, lsr #29
    1d5c:	5e020801 	cdppl	8, 0, cr0, cr2, cr1, {0}
    1d60:	d6000000 	strle	r0, [r0], -r0
    1d64:	17000006 	strne	r0, [r0, -r6]
    1d68:	00000df3 	strdeq	r0, [r0], -r3
    1d6c:	5e020801 	cdppl	8, 0, cr0, cr2, cr1, {0}
    1d70:	17000000 	strne	r0, [r0, -r0]
    1d74:	00000c90 	muleq	r0, r0, ip
    1d78:	5e020801 	cdppl	8, 0, cr0, cr2, cr1, {0}
    1d7c:	15000000 	strne	r0, [r0, #-0]
    1d80:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
    1d84:	00000c3b 	andeq	r0, r0, fp, lsr ip
    1d88:	0150010f 	cmpeq	r0, pc, lsl #2
    1d8c:	1a000032 	bne	1e5c <__Stack_Size+0x1a5c>
    1d90:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
    1d94:	00000054 	andeq	r0, r0, r4, asr r0
    1d98:	000005ea 	andeq	r0, r0, sl, ror #11
    1d9c:	000dc911 	andeq	ip, sp, r1, lsl r9
    1da0:	025e0100 	subseq	r0, lr, #0, 2
    1da4:	0000005e 	andeq	r0, r0, lr, asr r0
    1da8:	000006e9 	andeq	r0, r0, r9, ror #13
    1dac:	000f7b11 	andeq	r7, pc, r1, lsl fp	; <UNPREDICTABLE>
    1db0:	025e0100 	subseq	r0, lr, #0, 2
    1db4:	0000005e 	andeq	r0, r0, lr, asr r0
    1db8:	00000714 	andeq	r0, r0, r4, lsl r7
    1dbc:	0dde1a00 	vldreq	s3, [lr]
    1dc0:	00ae0800 	adceq	r0, lr, r0, lsl #16
    1dc4:	062a0000 	strteq	r0, [sl], -r0
    1dc8:	95110000 	ldrls	r0, [r1, #-0]
    1dcc:	0100000d 	tsteq	r0, sp
    1dd0:	005e0299 			; <UNDEFINED> instruction: 0x005e0299
    1dd4:	073e0000 	ldreq	r0, [lr, -r0]!
    1dd8:	13110000 	tstne	r1, #0
    1ddc:	0100000d 	tsteq	r0, sp
    1de0:	004c029a 	umaaleq	r0, ip, sl, r2
    1de4:	077f0000 	ldrbeq	r0, [pc, -r0]!
    1de8:	e6120000 	ldr	r0, [r2], -r0
    1dec:	4c08000d 	stcmi	0, cr0, [r8], {13}
    1df0:	1200000c 	andne	r0, r0, #12
    1df4:	08000df6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp}
    1df8:	00000c57 	andeq	r0, r0, r7, asr ip
    1dfc:	093e1200 	ldmdbeq	lr!, {r9, ip}
    1e00:	0c620800 	stcleq	8, cr0, [r2], #-0
    1e04:	840e0000 	strhi	r0, [lr], #-0
    1e08:	3b08000a 	blcc	201e38 <__Stack_Size+0x201a38>
    1e0c:	4600000c 	strmi	r0, [r0], -ip
    1e10:	0f000006 	svceq	0x00000006
    1e14:	32015001 	andcc	r5, r1, #1
    1e18:	0c961200 	lfmeq	f1, 4, [r6], {0}
    1e1c:	03140800 	tsteq	r4, #0, 16
    1e20:	9c0e0000 	stcls	0, cr0, [lr], {-0}
    1e24:	4f08000c 	svcmi	0x0008000c
    1e28:	63000003 	movwvs	r0, #3
    1e2c:	0f000006 	svceq	0x00000006
    1e30:	75025001 	strvc	r5, [r2, #-1]
    1e34:	a6120000 	ldrge	r0, [r2], -r0
    1e38:	cb08000c 	blgt	201e70 <__Stack_Size+0x201a70>
    1e3c:	12000002 	andne	r0, r0, #2
    1e40:	08000caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp}
    1e44:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    1e48:	000ee00e 	andeq	lr, lr, lr
    1e4c:	000b4d08 	andeq	r4, fp, r8, lsl #26
    1e50:	00068c00 	andeq	r8, r6, r0, lsl #24
    1e54:	50010f00 	andpl	r0, r1, r0, lsl #30
    1e58:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1e5c:	0e004000 	cdpeq	0, 0, cr4, cr0, cr0, {0}
    1e60:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
    1e64:	00000b69 	andeq	r0, r0, r9, ror #22
    1e68:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    1e6c:	0252010f 	subseq	r0, r2, #-1073741821	; 0xc0000003
    1e70:	010f0075 	tsteq	pc, r5, ror r0	; <UNPREDICTABLE>
    1e74:	260a0351 			; <UNDEFINED> instruction: 0x260a0351
    1e78:	50010f06 	andpl	r0, r1, r6, lsl #30
    1e7c:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1e80:	0e004000 	cdpeq	0, 0, cr4, cr0, cr0, {0}
    1e84:	08000ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp}
    1e88:	00000b01 	andeq	r0, r0, r1, lsl #22
    1e8c:	000006ce 	andeq	r0, r0, lr, asr #13
    1e90:	0351010f 	cmpeq	r1, #-1073741821	; 0xc0000003
    1e94:	0f02000a 	svceq	0x0002000a
    1e98:	0c055001 	stceq	0, cr5, [r5], {1}
    1e9c:	40011000 	andmi	r1, r1, r0
    1ea0:	0f000e00 	svceq	0x00000e00
    1ea4:	0b210800 	bleq	843eac <__Stack_Size+0x843aac>
    1ea8:	06eb0000 	strbteq	r0, [fp], r0
    1eac:	010f0000 	mrseq	r0, CPSR
    1eb0:	20080251 	andcs	r0, r8, r1, asr r2
    1eb4:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0x10f
    1eb8:	010c000c 	tsteq	ip, ip
    1ebc:	0a0e0040 	beq	381fc4 <__Stack_Size+0x381bc4>
    1ec0:	3708000f 	strcc	r0, [r8, -pc]
    1ec4:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    1ec8:	0f000007 	svceq	0x00000007
    1ecc:	0a035101 	beq	d62d8 <__Stack_Size+0xd5ed8>
    1ed0:	010f0200 	mrseq	r0, (UNDEF: 47)
    1ed4:	000c0550 	andeq	r0, ip, r0, asr r5
    1ed8:	00400110 	subeq	r0, r0, r0, lsl r1
    1edc:	000f1e0e 	andeq	r1, pc, lr, lsl #28
    1ee0:	000b4d08 	andeq	r4, fp, r8, lsl #26
    1ee4:	00072000 	andeq	r2, r7, r0
    1ee8:	50010f00 	andpl	r0, r1, r0, lsl #30
    1eec:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1ef0:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
    1ef4:	08000f2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, fp}
    1ef8:	00000b69 	andeq	r0, r0, r9, ror #22
    1efc:	00000743 	andeq	r0, r0, r3, asr #14
    1f00:	0152010f 	cmpeq	r2, pc, lsl #2
    1f04:	51010f31 	tstpl	r1, r1, lsr pc
    1f08:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    1f0c:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0x10f
    1f10:	0138000c 	teqeq	r8, ip
    1f14:	9c120040 	ldcls	0, cr0, [r2], {64}	; 0x40
    1f18:	8408000f 	strhi	r0, [r8], #-15
    1f1c:	1200000b 	andne	r0, r0, #11
    1f20:	08000fb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, fp}
    1f24:	00000c6d 	andeq	r0, r0, sp, ror #24
    1f28:	000fc20e 	andeq	ip, pc, lr, lsl #4
    1f2c:	00034f08 	andeq	r4, r3, r8, lsl #30
    1f30:	00076800 	andeq	r6, r7, r0, lsl #16
    1f34:	50010f00 	andpl	r0, r1, r0, lsl #30
    1f38:	12003001 	andne	r3, r0, #1
    1f3c:	08000fc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, fp}
    1f40:	00000c7e 	andeq	r0, r0, lr, ror ip
    1f44:	000fce12 	andeq	ip, pc, r2, lsl lr	; <UNPREDICTABLE>
    1f48:	00034f08 	andeq	r4, r3, r8, lsl #30
    1f4c:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    1f50:	8b000000 	blhi	1f58 <__Stack_Size+0x1b58>
    1f54:	1c000007 	stcne	0, cr0, [r0], {7}
    1f58:	000000ce 	andeq	r0, r0, lr, asr #1
    1f5c:	621d00ff 	andsvs	r0, sp, #255	; 0xff
    1f60:	0100000e 	tsteq	r0, lr
    1f64:	079d0120 	ldreq	r0, [sp, r0, lsr #2]
    1f68:	03050000 	movweq	r0, #20480	; 0x5000
    1f6c:	2000067b 	andcs	r0, r0, fp, ror r6
    1f70:	00077b05 	andeq	r7, r7, r5, lsl #22
    1f74:	0bf01d00 	bleq	ffc0937c <SCS_BASE+0x1fbfb37c>
    1f78:	21010000 	mrscs	r0, (UNDEF: 1)
    1f7c:	0007b401 	andeq	fp, r7, r1, lsl #8
    1f80:	86030500 	strhi	r0, [r3], -r0, lsl #10
    1f84:	0520000a 	streq	r0, [r0, #-10]!
    1f88:	0000077b 	andeq	r0, r0, fp, ror r7
    1f8c:	000ddc1d 	andeq	sp, sp, sp, lsl ip
    1f90:	01220100 	teqeq	r2, r0, lsl #2
    1f94:	000007cb 	andeq	r0, r0, fp, asr #15
    1f98:	067a0305 	ldrbteq	r0, [sl], -r5, lsl #6
    1f9c:	5e052000 	cdppl	0, 0, cr2, cr5, cr0, {0}
    1fa0:	1d000000 	stcne	0, cr0, [r0, #-0]
    1fa4:	00001003 	andeq	r1, r0, r3
    1fa8:	cb012301 	blgt	4abb4 <__Stack_Size+0x4a7b4>
    1fac:	05000007 	streq	r0, [r0, #-7]
    1fb0:	00067903 	andeq	r7, r6, r3, lsl #18
    1fb4:	0c9e1d20 	ldceq	13, cr1, [lr], {32}
    1fb8:	24010000 	strcs	r0, [r1], #-0
    1fbc:	0007cb01 	andeq	ip, r7, r1, lsl #22
    1fc0:	85030500 	strhi	r0, [r3, #-1280]	; 0x500
    1fc4:	1d20000a 	stcne	0, cr0, [r0, #-40]!	; 0xffffffd8
    1fc8:	00000ebd 			; <UNDEFINED> instruction: 0x00000ebd
    1fcc:	cb012501 	blgt	4b3d8 <__Stack_Size+0x4afd8>
    1fd0:	05000007 	streq	r0, [r0, #-7]
    1fd4:	000a8403 	andeq	r8, sl, r3, lsl #8
    1fd8:	0f9b1d20 	svceq	0x009b1d20
    1fdc:	27010000 	strcs	r0, [r1, -r0]
    1fe0:	00081801 	andeq	r1, r8, r1, lsl #16
    1fe4:	7d030500 	cfstr32vc	mvfx0, [r3, #-0]
    1fe8:	05200007 	streq	r0, [r0, #-7]!
    1fec:	0000077b 	andeq	r0, r0, fp, ror r7
    1ff0:	000d391d 	andeq	r3, sp, sp, lsl r9
    1ff4:	01280100 	teqeq	r8, r0, lsl #2
    1ff8:	0000082f 	andeq	r0, r0, pc, lsr #16
    1ffc:	030e0305 	movweq	r0, #58117	; 0xe305
    2000:	7b052000 	blvc	14a008 <__Stack_Size+0x149c08>
    2004:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    2008:	00000c31 	andeq	r0, r0, r1, lsr ip
    200c:	cb012901 	blgt	4c418 <__Stack_Size+0x4c018>
    2010:	05000007 	streq	r0, [r0, #-7]
    2014:	00077c03 	andeq	r7, r7, r3, lsl #24
    2018:	10191d20 	andsne	r1, r9, r0, lsr #26
    201c:	2a010000 	bcs	42024 <__Stack_Size+0x41c24>
    2020:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2024:	7b030500 	blvc	c342c <__Stack_Size+0xc302c>
    2028:	1d200007 	stcne	0, cr0, [r0, #-28]!	; 0xffffffe4
    202c:	00000bbf 			; <UNDEFINED> instruction: 0x00000bbf
    2030:	cb012b01 	blgt	4cc3c <__Stack_Size+0x4c83c>
    2034:	05000007 	streq	r0, [r0, #-7]
    2038:	00030c03 	andeq	r0, r3, r3, lsl #24
    203c:	0cd51d20 	ldcleq	13, cr1, [r5], {32}
    2040:	2c010000 	stccs	0, cr0, [r1], {-0}
    2044:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2048:	0d030500 	cfstr32eq	mvfx0, [r3, #-0]
    204c:	1d200003 	stcne	0, cr0, [r0, #-12]!
    2050:	00000dbb 			; <UNDEFINED> instruction: 0x00000dbb
    2054:	8e012e01 	cdphi	14, 0, cr2, cr1, cr1, {0}
    2058:	05000008 	streq	r0, [r0, #-8]
    205c:	00098403 	andeq	r8, r9, r3, lsl #8
    2060:	077b0520 	ldrbeq	r0, [fp, -r0, lsr #10]!
    2064:	c41d0000 	ldrgt	r0, [sp], #-0
    2068:	0100000f 	tsteq	r0, pc
    206c:	08a5012f 	stmiaeq	r5!, {r0, r1, r2, r3, r5, r8}
    2070:	03050000 	movweq	r0, #20480	; 0x5000
    2074:	2000056f 	andcs	r0, r0, pc, ror #10
    2078:	00077b05 	andeq	r7, r7, r5, lsl #22
    207c:	103d1d00 	eorsne	r1, sp, r0, lsl #26
    2080:	30010000 	andcc	r0, r1, r0
    2084:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2088:	83030500 	movwhi	r0, #13568	; 0x3500
    208c:	1d200009 	stcne	0, cr0, [r0, #-36]!	; 0xffffffdc
    2090:	00000f1b 	andeq	r0, r0, fp, lsl pc
    2094:	cb013101 	blgt	4e4a0 <__Stack_Size+0x4e0a0>
    2098:	05000007 	streq	r0, [r0, #-7]
    209c:	00098203 	andeq	r8, r9, r3, lsl #4
    20a0:	0fea1d20 	svceq	0x00ea1d20
    20a4:	32010000 	andcc	r0, r1, #0
    20a8:	0007cb01 	andeq	ip, r7, r1, lsl #22
    20ac:	6e030500 	cfsh32vs	mvfx0, mvfx3, #0
    20b0:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    20b4:	00000bd8 	ldrdeq	r0, [r0], -r8
    20b8:	cb013301 	blgt	4ecc4 <__Stack_Size+0x4e8c4>
    20bc:	05000007 	streq	r0, [r0, #-7]
    20c0:	00067003 	andeq	r7, r6, r3
    20c4:	0e271d20 	cdpeq	13, 2, cr1, cr7, cr0, {1}
    20c8:	35010000 	strcc	r0, [r1, #-0]
    20cc:	0007cb01 	andeq	ip, r7, r1, lsl #22
    20d0:	81030500 	tsthi	r3, r0, lsl #10
    20d4:	1d200009 	stcne	0, cr0, [r0, #-36]!	; 0xffffffdc
    20d8:	00000bac 	andeq	r0, r0, ip, lsr #23
    20dc:	cb013601 	blgt	4f8e8 <__Stack_Size+0x4f4e8>
    20e0:	05000007 	streq	r0, [r0, #-7]
    20e4:	00066f03 	andeq	r6, r6, r3, lsl #30
    20e8:	09a01d20 	stmibeq	r0!, {r5, r8, sl, fp, ip}
    20ec:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    20f0:	0007cb01 	andeq	ip, r7, r1, lsl #22
    20f4:	78030500 	stmdavc	r3, {r8, sl}
    20f8:	1b200006 	blne	802118 <__Stack_Size+0x801d18>
    20fc:	0000005e 	andeq	r0, r0, lr, asr r0
    2100:	00000938 	andeq	r0, r0, r8, lsr r9
    2104:	0000ce1c 	andeq	ip, r0, ip, lsl lr
    2108:	1e001700 	cdpne	7, 0, cr1, cr0, cr0, {0}
    210c:	000008d7 	ldrdeq	r0, [r0], -r7
    2110:	0928f801 	stmdbeq	r8!, {r0, fp, ip, sp, lr, pc}
    2114:	03050000 	movweq	r0, #20480	; 0x5000
    2118:	2000010e 	andcs	r0, r0, lr, lsl #2
    211c:	00005e1b 	andeq	r5, r0, fp, lsl lr
    2120:	00095900 	andeq	r5, r9, r0, lsl #18
    2124:	00ce1c00 	sbceq	r1, lr, r0, lsl #24
    2128:	005a0000 	subseq	r0, sl, r0
    212c:	0005161d 	andeq	r1, r5, sp, lsl r6
    2130:	01490100 	mrseq	r0, (UNDEF: 89)
    2134:	0000096b 	andeq	r0, r0, fp, ror #18
    2138:	050f0305 	streq	r0, [pc, #-773]	; 1e3b <__Stack_Size+0x1a3b>
    213c:	49052000 	stmdbmi	r5, {sp}
    2140:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    2144:	000008c5 	andeq	r0, r0, r5, asr #17
    2148:	5e014b01 	vmlapl.f64	d4, d1, d1
    214c:	05000000 	streq	r0, [r0, #-0]
    2150:	00087e03 	andeq	r7, r8, r3, lsl #28
    2154:	0d7a1d20 	ldcleq	13, cr1, [sl, #-128]!	; 0xffffff80
    2158:	4c010000 	stcmi	0, cr0, [r1], {-0}
    215c:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2160:	72030500 	andvc	r0, r3, #0, 10
    2164:	1d200006 	stcne	0, cr0, [r0, #-24]!	; 0xffffffe8
    2168:	00000d6f 	andeq	r0, r0, pc, ror #26
    216c:	cb014d01 	blgt	55578 <__Stack_Size+0x55178>
    2170:	05000007 	streq	r0, [r0, #-7]
    2174:	00067303 	andeq	r7, r6, r3, lsl #6
    2178:	0d641d20 	stcleq	13, cr1, [r4, #-128]!	; 0xffffff80
    217c:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    2180:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2184:	74030500 	strvc	r0, [r3], #-1280	; 0x500
    2188:	1d200006 	stcne	0, cr0, [r0, #-24]!	; 0xffffffe8
    218c:	00000ced 	andeq	r0, r0, sp, ror #25
    2190:	cb014f01 	blgt	55d9c <__Stack_Size+0x5599c>
    2194:	05000007 	streq	r0, [r0, #-7]
    2198:	00067503 	andeq	r7, r6, r3, lsl #10
    219c:	0ccb1d20 	stcleq	13, cr1, [fp], {32}
    21a0:	50010000 	andpl	r0, r1, r0
    21a4:	0007cb01 	andeq	ip, r7, r1, lsl #22
    21a8:	76030500 	strvc	r0, [r3], -r0, lsl #10
    21ac:	1d200006 	stcne	0, cr0, [r0, #-24]!	; 0xffffffe8
    21b0:	00000cba 			; <UNDEFINED> instruction: 0x00000cba
    21b4:	cb015101 	blgt	565c0 <__Stack_Size+0x561c0>
    21b8:	05000007 	streq	r0, [r0, #-7]
    21bc:	00067703 	andeq	r7, r6, r3, lsl #14
    21c0:	0d5b1d20 	ldcleq	13, cr1, [fp, #-128]	; 0xffffff80
    21c4:	52010000 	andpl	r0, r1, #0
    21c8:	0007cb01 	andeq	ip, r7, r1, lsl #22
    21cc:	7d030500 	cfstr32vc	mvfx0, [r3, #-0]
    21d0:	1b200008 	blne	8021f8 <__Stack_Size+0x801df8>
    21d4:	0000005e 	andeq	r0, r0, lr, asr r0
    21d8:	00000a16 	andeq	r0, r0, r6, lsl sl
    21dc:	0000ce1c 	andeq	ip, r0, ip, lsl lr
    21e0:	ce1c5900 	cdpgt	9, 1, cr5, cr12, cr0, {0}
    21e4:	01000000 	mrseq	r0, (UNDEF: 0)
    21e8:	0c1f1e00 	ldceq	14, cr1, [pc], {-0}
    21ec:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    21f0:	00000a00 	andeq	r0, r0, r0, lsl #20
    21f4:	005a0305 	subseq	r0, sl, r5, lsl #6
    21f8:	5e1b2000 	cdppl	0, 1, cr2, cr11, cr0, {0}
    21fc:	37000000 	strcc	r0, [r0, -r0]
    2200:	1c00000a 	stcne	0, cr0, [r0], {10}
    2204:	000000ce 	andeq	r0, r0, lr, asr #1
    2208:	1e1e0059 	mrcne	0, 0, r0, cr14, cr9, {2}
    220c:	0100000d 	tsteq	r0, sp
    2210:	000a278f 	andeq	r2, sl, pc, lsl #15
    2214:	00030500 	andeq	r0, r3, r0, lsl #10
    2218:	1d200000 	stcne	0, cr0, [r0, #-0]
    221c:	00000e5b 	andeq	r0, r0, fp, asr lr
    2220:	5e013b01 	vmlapl.f64	d3, d1, d1
    2224:	05000000 	streq	r0, [r0, #-0]
    2228:	00056c03 	andeq	r6, r5, r3, lsl #24
    222c:	0c7e1d20 	ldcleq	13, cr1, [lr], #-128	; 0xffffff80
    2230:	3d010000 	stccc	0, cr0, [r1, #-0]
    2234:	00005e01 	andeq	r5, r0, r1, lsl #28
    2238:	6a030500 	bvs	c3640 <__Stack_Size+0xc3240>
    223c:	1d200005 	stcne	0, cr0, [r0, #-20]!	; 0xffffffec
    2240:	00000c4a 	andeq	r0, r0, sl, asr #24
    2244:	5e013f01 	cdppl	15, 0, cr3, cr1, cr1, {0}
    2248:	05000000 	streq	r0, [r0, #-0]
    224c:	00056b03 	andeq	r6, r5, r3, lsl #22
    2250:	0dae1d20 	stceq	13, cr1, [lr, #128]!	; 0x80
    2254:	41010000 	mrsmi	r0, (UNDEF: 1)
    2258:	000a9001 	andeq	r9, sl, r1
    225c:	0f030500 	svceq	0x00030500
    2260:	05200004 	streq	r0, [r0, #-4]!
    2264:	0000077b 	andeq	r0, r0, fp, ror r7
    2268:	000cf71d 	andeq	pc, ip, sp, lsl r7	; <UNPREDICTABLE>
    226c:	01430100 	mrseq	r0, (UNDEF: 83)
    2270:	0000005e 	andeq	r0, r0, lr, asr r0
    2274:	040e0305 	streq	r0, [lr], #-773	; 0x305
    2278:	3a1d2000 	bcc	74a280 <__Stack_Size+0x749e80>
    227c:	0100000e 	tsteq	r0, lr
    2280:	005e0145 	subseq	r0, lr, r5, asr #2
    2284:	03050000 	movweq	r0, #20480	; 0x5000
    2288:	2000056d 	andcs	r0, r0, sp, ror #10
    228c:	000eea1d 	andeq	lr, lr, sp, lsl sl
    2290:	01460100 	mrseq	r0, (UNDEF: 86)
    2294:	0000005e 	andeq	r0, r0, lr, asr r0
    2298:	09800305 	stmibeq	r0, {r0, r2, r8, r9}
    229c:	771d2000 	ldrvc	r2, [sp, -r0]
    22a0:	0100000e 	tsteq	r0, lr
    22a4:	005e0146 	subseq	r0, lr, r6, asr #2
    22a8:	03050000 	movweq	r0, #20480	; 0x5000
    22ac:	2000097f 	andcs	r0, r0, pc, ror r9
    22b0:	000f0b1d 	andeq	r0, pc, sp, lsl fp	; <UNPREDICTABLE>
    22b4:	01470100 	mrseq	r0, (UNDEF: 87)
    22b8:	0000077b 	andeq	r0, r0, fp, ror r7
    22bc:	087f0305 	ldmdaeq	pc!, {r0, r2, r8, r9}^	; <UNPREDICTABLE>
    22c0:	831d2000 	tsthi	sp, #0
    22c4:	0100000f 	tsteq	r0, pc
    22c8:	005e0159 	subseq	r0, lr, r9, asr r1
    22cc:	03050000 	movweq	r0, #20480	; 0x5000
    22d0:	20000671 	andcs	r0, r0, r1, ror r6
    22d4:	000ed31f 	andeq	sp, lr, pc, lsl r3
    22d8:	5edf0500 	cdppl	5, 13, cr0, cr15, cr0, {0}
    22dc:	1b000000 	blne	22e4 <__Stack_Size+0x1ee4>
    22e0:	2000000b 	andcs	r0, r0, fp
    22e4:	00000b1b 	andeq	r0, r0, fp, lsl fp
    22e8:	00004c20 	andeq	r4, r0, r0, lsr #24
    22ec:	04210000 	strteq	r0, [r1], #-0
    22f0:	0000013a 	andeq	r0, r0, sl, lsr r1
    22f4:	000ad422 	andeq	sp, sl, r2, lsr #8
    22f8:	37e20500 	strbcc	r0, [r2, r0, lsl #10]!
    22fc:	2000000b 	andcs	r0, r0, fp
    2300:	00000b1b 	andeq	r0, r0, fp, lsl fp
    2304:	00004c20 	andeq	r4, r0, r0, lsr #24
    2308:	ee220000 	cdp	0, 2, cr0, cr2, cr0, {0}
    230c:	0500000a 	streq	r0, [r0, #-10]
    2310:	000b4de1 	andeq	r4, fp, r1, ror #27
    2314:	0b1b2000 	bleq	6ca31c <__Stack_Size+0x6c9f1c>
    2318:	4c200000 	stcmi	0, cr0, [r0], #-0
    231c:	00000000 	andeq	r0, r0, r0
    2320:	000d2a22 	andeq	r2, sp, r2, lsr #20
    2324:	63ec0600 	mvnvs	r0, #0, 12
    2328:	2000000b 	andcs	r0, r0, fp
    232c:	00000b63 	andeq	r0, r0, r3, ror #22
    2330:	00004c20 	andeq	r4, r0, r0, lsr #24
    2334:	04210000 	strteq	r0, [r1], #-0
    2338:	00000204 	andeq	r0, r0, r4, lsl #4
    233c:	000f8c22 	andeq	r8, pc, r2, lsr #24
    2340:	84e50600 	strbthi	r0, [r5], #1536	; 0x600
    2344:	2000000b 	andcs	r0, r0, fp
    2348:	00000b63 	andeq	r0, r0, r3, ror #22
    234c:	00004c20 	andeq	r4, r0, r0, lsr #24
    2350:	00a42000 	adceq	r2, r4, r0
    2354:	22000000 	andcs	r0, r0, #0
    2358:	00000fd2 	ldrdeq	r0, [r0], -r2
    235c:	0b9a7107 	bleq	fe69e780 <SCS_BASE+0x1e690780>
    2360:	4c200000 	stcmi	0, cr0, [r0], #-0
    2364:	20000000 	andcs	r0, r0, r0
    2368:	0000004c 	andeq	r0, r0, ip, asr #32
    236c:	0b6d2200 	bleq	1b4ab74 <__Stack_Size+0x1b4a774>
    2370:	cc080000 	stcgt	0, cr0, [r8], {-0}
    2374:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    2378:	00005e20 	andeq	r5, r0, r0, lsr #28
    237c:	003a2000 	eorseq	r2, sl, r0
    2380:	1f000000 	svcne	0x00000000
    2384:	00000b59 	andeq	r0, r0, r9, asr fp
    2388:	0bc50f09 	bleq	ff145fb4 <SCS_BASE+0x1f137fb4>
    238c:	0bc50000 	bleq	ff142394 <SCS_BASE+0x1f134394>
    2390:	c5200000 	strgt	r0, [r0, #-0]!
    2394:	0000000b 	andeq	r0, r0, fp
    2398:	69050423 	stmdbvs	r5, {r0, r1, r5, sl}
    239c:	2200746e 	andcs	r7, r0, #1845493760	; 0x6e000000
    23a0:	00000841 	andeq	r0, r0, r1, asr #16
    23a4:	0bdd290a 	bleq	ff74c7d4 <SCS_BASE+0x1f73e7d4>
    23a8:	c3200000 	teqgt	r0, #0
    23ac:	00000000 	andeq	r0, r0, r0
    23b0:	000ef724 	andeq	pc, lr, r4, lsr #14
    23b4:	ea220e00 	b	885bbc <__Stack_Size+0x8857bc>
    23b8:	2500000b 	strcs	r0, [r0, #-11]
    23bc:	017b2200 	cmneq	fp, r0, lsl #4
    23c0:	220b0000 	andcs	r0, fp, #0
    23c4:	00000c00 	andeq	r0, r0, r0, lsl #24
    23c8:	00005e20 	andeq	r5, r0, r0, lsr #28
    23cc:	00c32000 	sbceq	r2, r3, r0
    23d0:	22000000 	andcs	r0, r0, #0
    23d4:	00000982 	andeq	r0, r0, r2, lsl #19
    23d8:	0c111b0c 	ldceq	11, cr1, [r1], {12}
    23dc:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
    23e0:	00000000 	andeq	r0, r0, r0
    23e4:	0008f026 	andeq	pc, r8, r6, lsr #32
    23e8:	5e1f0c00 	cdppl	12, 1, cr0, cr15, cr0, {0}
    23ec:	22000000 	andcs	r0, r0, #0
    23f0:	000008ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    23f4:	0c2d1d0c 	stceq	13, cr1, [sp], #-48	; 0xffffffd0
    23f8:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
    23fc:	00000000 	andeq	r0, r0, r0
    2400:	00093a27 	andeq	r3, r9, r7, lsr #20
    2404:	27200c00 	strcs	r0, [r0, -r0, lsl #24]!
    2408:	000008a3 	andeq	r0, r0, r3, lsr #17
    240c:	c422210c 	strtgt	r2, [r2], #-268	; 0x10c
    2410:	0a00000c 	beq	2448 <__Stack_Size+0x2048>
    2414:	000c4c25 	andeq	r4, ip, r5, lsr #24
    2418:	003a2000 	eorseq	r2, sl, r0
    241c:	26000000 	strcs	r0, [r0], -r0
    2420:	00000a0c 	andeq	r0, r0, ip, lsl #20
    2424:	0bc51009 	bleq	ff146450 <SCS_BASE+0x1f138450>
    2428:	68260000 	stmdavs	r6!, {}	; <UNPREDICTABLE>
    242c:	0900000a 	stmdbeq	r0, {r1, r3}
    2430:	000bc511 	andeq	ip, fp, r1, lsl r5
    2434:	0ae32600 	beq	ff8cbc3c <SCS_BASE+0x1f8bdc3c>
    2438:	12090000 	andne	r0, r9, #0
    243c:	00000057 	andeq	r0, r0, r7, asr r0
    2440:	00086522 	andeq	r6, r8, r2, lsr #10
    2444:	7e240a00 	vmulvc.f32	s0, s8, s0
    2448:	2000000c 	andcs	r0, r0, ip
    244c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2450:	0c582800 	mrrceq	8, 0, r2, r8, cr0
    2454:	100d0000 	andne	r0, sp, r0
    2458:	018a0001 	orreq	r0, sl, r1
    245c:	00040000 	andeq	r0, r4, r0
    2460:	00000a1c 	andeq	r0, r0, ip, lsl sl
    2464:	019e0104 	orrseq	r0, lr, r4, lsl #2
    2468:	75010000 	strvc	r0, [r1, #-0]
    246c:	e4000010 	str	r0, [r0], #-16
    2470:	d0000007 	andle	r0, r0, r7
    2474:	3008000f 	andcc	r0, r8, pc
    2478:	0a000000 	beq	2480 <__Stack_Size+0x2080>
    247c:	0200000a 	andeq	r0, r0, #10
    2480:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    2484:	02020000 	andeq	r0, r2, #0
    2488:	00059205 	andeq	r9, r5, r5, lsl #4
    248c:	06010200 	streq	r0, [r1], -r0, lsl #4
    2490:	0000068a 	andeq	r0, r0, sl, lsl #13
    2494:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2498:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    249c:	02000000 	andeq	r0, r0, #0
    24a0:	06230704 	strteq	r0, [r3], -r4, lsl #14
    24a4:	75030000 	strvc	r0, [r3, #-0]
    24a8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    24ac:	00005728 	andeq	r5, r0, r8, lsr #14
    24b0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    24b4:	0000076c 	andeq	r0, r0, ip, ror #14
    24b8:	00387503 	eorseq	r7, r8, r3, lsl #10
    24bc:	00682902 	rsbeq	r2, r8, r2, lsl #18
    24c0:	01020000 	mrseq	r0, (UNDEF: 2)
    24c4:	00068808 	andeq	r8, r6, r8, lsl #16
    24c8:	0a500400 	beq	14034d0 <__Stack_Size+0x14030d0>
    24cc:	2f020000 	svccs	0x00020000
    24d0:	0000007a 	andeq	r0, r0, sl, ror r0
    24d4:	00004505 	andeq	r4, r0, r5, lsl #10
    24d8:	02010600 	andeq	r0, r1, #0, 12
    24dc:	00009439 	andeq	r9, r0, r9, lsr r4
    24e0:	0c090700 	stceq	7, cr0, [r9], {-0}
    24e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    24e8:	00544553 	subseq	r4, r4, r3, asr r5
    24ec:	04020001 	streq	r0, [r2], #-1
    24f0:	00061a07 	andeq	r1, r6, r7, lsl #20
    24f4:	031c0900 	tsteq	ip, #0, 18
    24f8:	0100014e 	tsteq	r0, lr, asr #2
    24fc:	430a0000 	movwmi	r0, #40960	; 0xa000
    2500:	03004c52 	movweq	r4, #3154	; 0xc52
    2504:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2508:	0a000000 	beq	2510 <__Stack_Size+0x2110>
    250c:	00485243 	subeq	r5, r8, r3, asr #4
    2510:	6f015103 	svcvs	0x00015103
    2514:	04000000 	streq	r0, [r0], #-0
    2518:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    251c:	01520300 	cmpeq	r2, r0, lsl #6
    2520:	0000006f 	andeq	r0, r0, pc, rrx
    2524:	444f0a08 	strbmi	r0, [pc], #-2568	; 252c <__Stack_Size+0x212c>
    2528:	53030052 	movwpl	r0, #12370	; 0x3052
    252c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2530:	3c0b0c00 	stccc	12, cr0, [fp], {-0}
    2534:	0300000a 	movweq	r0, #10
    2538:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    253c:	0a100000 	beq	402544 <__Stack_Size+0x402144>
    2540:	00525242 	subseq	r5, r2, r2, asr #4
    2544:	6f015503 	svcvs	0x00015503
    2548:	14000000 	strne	r0, [r0], #-0
    254c:	0009f90b 	andeq	pc, r9, fp, lsl #18
    2550:	01560300 	cmpeq	r6, r0, lsl #6
    2554:	0000006f 	andeq	r0, r0, pc, rrx
    2558:	740c0018 	strvc	r0, [ip], #-24
    255c:	0300000a 	movweq	r0, #10
    2560:	009b0157 	addseq	r0, fp, r7, asr r1
    2564:	0f0d0000 	svceq	0x000d0000
    2568:	01000001 	tsteq	r0, r1
    256c:	00005e21 	andeq	r5, r0, r1, lsr #28
    2570:	000fd000 	andeq	sp, pc, r0
    2574:	00003008 	andeq	r3, r0, r8
    2578:	6d9c0100 	ldfvss	f0, [ip]
    257c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2580:	0000106e 	andeq	r1, r0, lr, rrx
    2584:	005e2301 	subseq	r2, lr, r1, lsl #6
    2588:	07b60000 	ldreq	r0, [r6, r0]!
    258c:	dc0f0000 	stcle	0, cr0, [pc], {-0}
    2590:	6d08000f 	stcvs	0, cr0, [r8, #-60]	; 0xffffffc4
    2594:	52000001 	andpl	r0, r0, #1
    2598:	10000001 	andne	r0, r0, r1
    259c:	0a035101 	beq	d69a8 <__Stack_Size+0xd65a8>
    25a0:	01101000 	tsteq	r0, r0
    25a4:	000c0550 	andeq	r0, ip, r0, asr r5
    25a8:	00400108 	subeq	r0, r0, r8, lsl #2
    25ac:	000fee11 	andeq	lr, pc, r1, lsl lr	; <UNPREDICTABLE>
    25b0:	00016d08 	andeq	r6, r1, r8, lsl #26
    25b4:	51011000 	mrspl	r1, (UNDEF: 1)
    25b8:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    25bc:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    25c0:	0108000c 	tsteq	r8, ip
    25c4:	12000040 	andne	r0, r0, #64	; 0x40
    25c8:	0000108b 	andeq	r1, r0, fp, lsl #1
    25cc:	005edd04 	subseq	sp, lr, r4, lsl #26
    25d0:	01870000 	orreq	r0, r7, r0
    25d4:	87130000 	ldrhi	r0, [r3, -r0]
    25d8:	13000001 	movwne	r0, #1
    25dc:	0000004c 	andeq	r0, r0, ip, asr #32
    25e0:	00041400 	andeq	r1, r4, r0, lsl #8
    25e4:	00000001 	andeq	r0, r0, r1
    25e8:	00000345 	andeq	r0, r0, r5, asr #6
    25ec:	0b270004 	bleq	9c2604 <__Stack_Size+0x9c2204>
    25f0:	01040000 	mrseq	r0, (UNDEF: 4)
    25f4:	0000019e 	muleq	r0, lr, r1
    25f8:	0010d901 	andseq	sp, r0, r1, lsl #18
    25fc:	0007e400 	andeq	lr, r7, r0, lsl #8
    2600:	00100000 	andseq	r0, r0, r0
    2604:	0000fa08 	andeq	pc, r0, r8, lsl #20
    2608:	000aa300 	andeq	sl, sl, r0, lsl #6
    260c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2610:	000005c1 	andeq	r0, r0, r1, asr #11
    2614:	92050202 	andls	r0, r5, #536870912	; 0x20000000
    2618:	02000005 	andeq	r0, r0, #5
    261c:	068a0601 	streq	r0, [sl], r1, lsl #12
    2620:	75030000 	strvc	r0, [r3, #-0]
    2624:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2628:	00004527 	andeq	r4, r0, r7, lsr #10
    262c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2630:	00000623 	andeq	r0, r0, r3, lsr #12
    2634:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2638:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    263c:	02000000 	andeq	r0, r0, #0
    2640:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
    2644:	75030000 	strvc	r0, [r3, #-0]
    2648:	29020038 	stmdbcs	r2, {r3, r4, r5}
    264c:	00000068 	andeq	r0, r0, r8, rrx
    2650:	88080102 	stmdahi	r8, {r1, r8}
    2654:	04000006 	streq	r0, [r0], #-6
    2658:	00000a50 	andeq	r0, r0, r0, asr sl
    265c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    2660:	45050000 	strmi	r0, [r5, #-0]
    2664:	06000000 	streq	r0, [r0], -r0
    2668:	94390201 	ldrtls	r0, [r9], #-513	; 0x201
    266c:	07000000 	streq	r0, [r0, -r0]
    2670:	00000c09 	andeq	r0, r0, r9, lsl #24
    2674:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    2678:	00010054 	andeq	r0, r1, r4, asr r0
    267c:	1a070402 	bne	1c368c <__Stack_Size+0x1c328c>
    2680:	09000006 	stmdbeq	r0, {r1, r2}
    2684:	014e031c 	cmpeq	lr, ip, lsl r3
    2688:	00000100 	andeq	r0, r0, r0, lsl #2
    268c:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    2690:	01500300 	cmpeq	r0, r0, lsl #6
    2694:	0000006f 	andeq	r0, r0, pc, rrx
    2698:	52430a00 	subpl	r0, r3, #0, 20
    269c:	51030048 	tstpl	r3, r8, asr #32
    26a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    26a4:	490a0400 	stmdbmi	sl, {sl}
    26a8:	03005244 	movweq	r5, #580	; 0x244
    26ac:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    26b0:	0a080000 	beq	2026b8 <__Stack_Size+0x2022b8>
    26b4:	0052444f 	subseq	r4, r2, pc, asr #8
    26b8:	6f015303 	svcvs	0x00015303
    26bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    26c0:	000a3c0b 	andeq	r3, sl, fp, lsl #24
    26c4:	01540300 	cmpeq	r4, r0, lsl #6
    26c8:	0000006f 	andeq	r0, r0, pc, rrx
    26cc:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    26d0:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    26d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    26d8:	f90b1400 			; <UNDEFINED> instruction: 0xf90b1400
    26dc:	03000009 	movweq	r0, #9
    26e0:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    26e4:	00180000 	andseq	r0, r8, r0
    26e8:	000a740c 	andeq	r7, sl, ip, lsl #8
    26ec:	01570300 	cmpeq	r7, r0, lsl #6
    26f0:	0000009b 	muleq	r0, fp, r0
    26f4:	17040106 	strne	r0, [r4, -r6, lsl #2]
    26f8:	00000120 	andeq	r0, r0, r0, lsr #2
    26fc:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
    2700:	4f080000 	svcmi	0x00080000
    2704:	0001004e 	andeq	r0, r1, lr, asr #32
    2708:	00071d04 	andeq	r1, r7, r4, lsl #26
    270c:	0c170400 	cfldrseq	mvf0, [r7], {-0}
    2710:	0d000001 	stceq	0, cr0, [r0, #-4]
    2714:	0000017b 	andeq	r0, r0, fp, ror r1
    2718:	10001701 	andne	r1, r0, r1, lsl #14
    271c:	00a00800 	adceq	r0, r0, r0, lsl #16
    2720:	9c010000 	stcls	0, cr0, [r1], {-0}
    2724:	00000285 	andeq	r0, r0, r5, lsl #5
    2728:	0010a10e 	andseq	sl, r0, lr, lsl #2
    272c:	5e170100 	mufpls	f0, f7, f0
    2730:	eb000000 	bl	2738 <__Stack_Size+0x2338>
    2734:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    2738:	000010ec 	andeq	r1, r0, ip, ror #1
    273c:	01201701 	teqeq	r0, r1, lsl #14
    2740:	08250000 	stmdaeq	r5!, {}	; <UNPREDICTABLE>
    2744:	260f0000 	strcs	r0, [pc], -r0
    2748:	00080010 	andeq	r0, r8, r0, lsl r0
    274c:	7c000003 	stcvc	0, cr0, [r0], {3}
    2750:	10000001 	andne	r0, r0, r1
    2754:	0b035101 	bleq	d6b60 <__Stack_Size+0xd6760>
    2758:	01108000 	tsteq	r0, r0
    275c:	000c0550 	andeq	r0, ip, r0, asr r5
    2760:	00400110 	subeq	r0, r0, r0, lsl r1
    2764:	0010320f 	andseq	r3, r0, pc, lsl #4
    2768:	00030008 	andeq	r0, r3, r8
    276c:	00019a00 	andeq	r9, r1, r0, lsl #20
    2770:	51011000 	mrspl	r1, (UNDEF: 1)
    2774:	10000a03 	andne	r0, r0, r3, lsl #20
    2778:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    277c:	010c000c 	tsteq	ip, ip
    2780:	3c0f0040 	stccc	0, cr0, [pc], {64}	; 0x40
    2784:	00080010 	andeq	r0, r8, r0, lsl r0
    2788:	b7000003 	strlt	r0, [r0, -r3]
    278c:	10000001 	andne	r0, r0, r1
    2790:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    2794:	50011040 	andpl	r1, r1, r0, asr #32
    2798:	10000c05 	andne	r0, r0, r5, lsl #24
    279c:	0f004001 	svceq	0x00004001
    27a0:	08001048 	stmdaeq	r0, {r3, r6, ip}
    27a4:	00000300 	andeq	r0, r0, r0, lsl #6
    27a8:	000001d5 	ldrdeq	r0, [r0], -r5
    27ac:	03510110 	cmpeq	r1, #16, 2
    27b0:	1020000a 	eorne	r0, r0, sl
    27b4:	0c055001 	stceq	0, cr5, [r5], {1}
    27b8:	40011000 	andmi	r1, r1, r0
    27bc:	10581100 	subsne	r1, r8, r0, lsl #2
    27c0:	03000800 	movweq	r0, #2048	; 0x800
    27c4:	01f30000 	mvnseq	r0, r0
    27c8:	01100000 	tsteq	r0, r0
    27cc:	000a0351 	andeq	r0, sl, r1, asr r3
    27d0:	50011040 	andpl	r1, r1, r0, asr #32
    27d4:	10000c05 	andne	r0, r0, r5, lsl #24
    27d8:	0f004001 	svceq	0x00004001
    27dc:	08001064 	stmdaeq	r0, {r2, r5, r6, ip}
    27e0:	0000031c 	andeq	r0, r0, ip, lsl r3
    27e4:	00000211 	andeq	r0, r0, r1, lsl r2
    27e8:	03510110 	cmpeq	r1, #16, 2
    27ec:	1080000b 	addne	r0, r0, fp
    27f0:	0c055001 	stceq	0, cr5, [r5], {1}
    27f4:	40011000 	andmi	r1, r1, r0
    27f8:	10700f00 	rsbsne	r0, r0, r0, lsl #30
    27fc:	031c0800 	tsteq	ip, #0, 16
    2800:	022f0000 	eoreq	r0, pc, #0
    2804:	01100000 	tsteq	r0, r0
    2808:	000a0351 	andeq	r0, sl, r1, asr r3
    280c:	50011010 	andpl	r1, r1, r0, lsl r0
    2810:	0c000c05 	stceq	12, cr0, [r0], {5}
    2814:	0f004001 	svceq	0x00004001
    2818:	0800107a 	stmdaeq	r0, {r1, r3, r4, r5, r6, ip}
    281c:	0000031c 	andeq	r0, r0, ip, lsl r3
    2820:	0000024c 	andeq	r0, r0, ip, asr #4
    2824:	02510110 	subseq	r0, r1, #16, 2
    2828:	01104008 	tsteq	r0, r8
    282c:	000c0550 	andeq	r0, ip, r0, asr r5
    2830:	00400110 	subeq	r0, r0, r0, lsl r1
    2834:	0010860f 	andseq	r8, r0, pc, lsl #12
    2838:	00031c08 	andeq	r1, r3, r8, lsl #24
    283c:	00026a00 	andeq	r6, r2, r0, lsl #20
    2840:	51011000 	mrspl	r1, (UNDEF: 1)
    2844:	20000a03 	andcs	r0, r0, r3, lsl #20
    2848:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    284c:	0110000c 	tsteq	r0, ip
    2850:	96120040 	ldrls	r0, [r2], -r0, asr #32
    2854:	1c080010 	stcne	0, cr0, [r8], {16}
    2858:	10000003 	andne	r0, r0, r3
    285c:	0a035101 	beq	d6c68 <__Stack_Size+0xd6868>
    2860:	01104000 	tsteq	r0, r0
    2864:	000c0550 	andeq	r0, ip, r0, asr r5
    2868:	00400110 	subeq	r0, r0, r0, lsl r1
    286c:	10bb1300 	adcsne	r1, fp, r0, lsl #6
    2870:	2f010000 	svccs	0x00010000
    2874:	00000120 	andeq	r0, r0, r0, lsr #2
    2878:	080010a0 	stmdaeq	r0, {r5, r7, ip}
    287c:	00000054 	andeq	r0, r0, r4, asr r0
    2880:	02b79c01 	adcseq	r9, r7, #256	; 0x100
    2884:	a10e0000 	mrsge	r0, (UNDEF: 14)
    2888:	01000010 	tsteq	r0, r0, lsl r0
    288c:	00005e2f 	andeq	r5, r0, pc, lsr #28
    2890:	00085f00 	andeq	r5, r8, r0, lsl #30
    2894:	10de1400 	sbcsne	r1, lr, r0, lsl #8
    2898:	03320800 	teqeq	r2, #0, 16
    289c:	0d000000 	stceq	0, cr0, [r0, #-0]
    28a0:	000010aa 	andeq	r1, r0, sl, lsr #1
    28a4:	10f45e01 	rscsne	r5, r4, r1, lsl #28
    28a8:	00020800 	andeq	r0, r2, r0, lsl #16
    28ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    28b0:	000002da 	ldrdeq	r0, [r0], -sl
    28b4:	42475215 	submi	r5, r7, #1342177281	; 0x50000001
    28b8:	5e5e0100 	rdfple	f0, f6, f0
    28bc:	01000000 	mrseq	r0, (UNDEF: 0)
    28c0:	c8160050 	ldmdagt	r6, {r4, r6}
    28c4:	01000010 	tsteq	r0, r0, lsl r0
    28c8:	00005e6c 	andeq	r5, r0, ip, ror #28
    28cc:	0010f600 	andseq	pc, r0, r0, lsl #12
    28d0:	00000408 	andeq	r0, r0, r8, lsl #8
    28d4:	009c0100 	addseq	r0, ip, r0, lsl #2
    28d8:	17000003 	strne	r0, [r0, -r3]
    28dc:	00626772 	rsbeq	r6, r2, r2, ror r7
    28e0:	005e6e01 	subseq	r6, lr, r1, lsl #28
    28e4:	00000000 	andeq	r0, r0, r0
    28e8:	000ad418 	andeq	sp, sl, r8, lsl r4
    28ec:	16e20500 	strbtne	r0, [r2], r0, lsl #10
    28f0:	19000003 	stmdbne	r0, {r0, r1}
    28f4:	00000316 	andeq	r0, r0, r6, lsl r3
    28f8:	00004c19 	andeq	r4, r0, r9, lsl ip
    28fc:	041a0000 	ldreq	r0, [sl], #-0
    2900:	00000100 	andeq	r0, r0, r0, lsl #2
    2904:	000aee18 	andeq	lr, sl, r8, lsl lr
    2908:	32e10500 	rsccc	r0, r1, #0, 10
    290c:	19000003 	stmdbne	r0, {r0, r1}
    2910:	00000316 	andeq	r0, r0, r6, lsl r3
    2914:	00004c19 	andeq	r4, r0, r9, lsl ip
    2918:	d31b0000 	tstle	fp, #0
    291c:	0500000e 	streq	r0, [r0, #-14]
    2920:	00005edf 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    2924:	03161900 	tsteq	r6, #0, 18
    2928:	4c190000 	ldcmi	0, cr0, [r9], {-0}
    292c:	00000000 	andeq	r0, r0, r0
    2930:	001a3900 	andseq	r3, sl, r0, lsl #18
    2934:	b3000400 	movwlt	r0, #1024	; 0x400
    2938:	0400000c 	streq	r0, [r0], #-12
    293c:	00019e01 	andeq	r9, r1, r1, lsl #28
    2940:	134d0100 	movtne	r0, #53504	; 0xd100
    2944:	07e40000 	strbeq	r0, [r4, r0]!
    2948:	10fc0000 	rscsne	r0, ip, r0
    294c:	062c0800 	strteq	r0, [ip], -r0, lsl #16
    2950:	0bc90000 	bleq	ff242958 <SCS_BASE+0x1f234958>
    2954:	04020000 	streq	r0, [r2], #-0
    2958:	0005c105 	andeq	ip, r5, r5, lsl #2
    295c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2960:	00000592 	muleq	r0, r2, r5
    2964:	8a060102 	bhi	182d74 <__Stack_Size+0x182974>
    2968:	03000006 	movweq	r0, #6
    296c:	00323375 	eorseq	r3, r2, r5, ror r3
    2970:	00452702 	subeq	r2, r5, r2, lsl #14
    2974:	04020000 	streq	r0, [r2], #-0
    2978:	00062307 	andeq	r2, r6, r7, lsl #6
    297c:	31750300 	cmncc	r5, r0, lsl #6
    2980:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2984:	00000057 	andeq	r0, r0, r7, asr r0
    2988:	6c070202 	sfmvs	f0, 4, [r7], {2}
    298c:	03000007 	movweq	r0, #7
    2990:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2994:	00006829 	andeq	r6, r0, r9, lsr #16
    2998:	08010200 	stmdaeq	r1, {r9}
    299c:	00000688 	andeq	r0, r0, r8, lsl #13
    29a0:	000a5004 	andeq	r5, sl, r4
    29a4:	7a2f0200 	bvc	bc31ac <__Stack_Size+0xbc2dac>
    29a8:	05000000 	streq	r0, [r0, #-0]
    29ac:	00000045 	andeq	r0, r0, r5, asr #32
    29b0:	00022204 	andeq	r2, r2, r4, lsl #4
    29b4:	8a300200 	bhi	c031bc <__Stack_Size+0xc02dbc>
    29b8:	05000000 	streq	r0, [r0, #-0]
    29bc:	00000057 	andeq	r0, r0, r7, asr r0
    29c0:	39020106 	stmdbcc	r2, {r1, r2, r8}
    29c4:	000000a4 	andeq	r0, r0, r4, lsr #1
    29c8:	000c0907 	andeq	r0, ip, r7, lsl #18
    29cc:	53080000 	movwpl	r0, #32768	; 0x8000
    29d0:	01005445 	tsteq	r0, r5, asr #8
    29d4:	179d0400 	ldrne	r0, [sp, r0, lsl #8]
    29d8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    29dc:	0000008f 	andeq	r0, r0, pc, lsl #1
    29e0:	3b020106 	blcc	82e00 <__Stack_Size+0x82a00>
    29e4:	000000c4 	andeq	r0, r0, r4, asr #1
    29e8:	000dd407 	andeq	sp, sp, r7, lsl #8
    29ec:	06070000 	streq	r0, [r7], -r0
    29f0:	01000020 	tsteq	r0, r0, lsr #32
    29f4:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    29f8:	3b020000 	blcc	82a00 <__Stack_Size+0x82600>
    29fc:	000000af 	andeq	r0, r0, pc, lsr #1
    2a00:	3e020106 	adfccs	f0, f2, f6
    2a04:	000000e4 	andeq	r0, r0, r4, ror #1
    2a08:	00110607 	andseq	r0, r1, r7, lsl #12
    2a0c:	ee070000 	cdp	0, 0, cr0, cr7, cr0, {0}
    2a10:	01000014 	tsteq	r0, r4, lsl r0
    2a14:	120f0400 	andne	r0, pc, #0, 8
    2a18:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    2a1c:	000000cf 	andeq	r0, r0, pc, asr #1
    2a20:	24035009 	strcs	r5, [r3], #-9
    2a24:	000001e6 	andeq	r0, r0, r6, ror #3
    2a28:	0052530a 	subseq	r5, r2, sl, lsl #6
    2a2c:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    2a30:	0a000000 	beq	2a38 <__Stack_Size+0x2638>
    2a34:	00315243 	eorseq	r5, r1, r3, asr #4
    2a38:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    2a3c:	0a040000 	beq	102a44 <__Stack_Size+0x102644>
    2a40:	00325243 	eorseq	r5, r2, r3, asr #4
    2a44:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    2a48:	0b080000 	bleq	202a50 <__Stack_Size+0x202650>
    2a4c:	00001743 	andeq	r1, r0, r3, asr #14
    2a50:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    2a54:	0b0c0000 	bleq	302a5c <__Stack_Size+0x30265c>
    2a58:	00001749 	andeq	r1, r0, r9, asr #14
    2a5c:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    2a60:	0b100000 	bleq	402a68 <__Stack_Size+0x402668>
    2a64:	000019ee 	andeq	r1, r0, lr, ror #19
    2a68:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    2a6c:	0b140000 	bleq	502a74 <__Stack_Size+0x502674>
    2a70:	000019f4 	strdeq	r1, [r0], -r4
    2a74:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    2a78:	0b180000 	bleq	602a80 <__Stack_Size+0x602680>
    2a7c:	000019fa 	strdeq	r1, [r0], -sl
    2a80:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    2a84:	0b1c0000 	bleq	702a8c <__Stack_Size+0x70268c>
    2a88:	00001a00 	andeq	r1, r0, r0, lsl #20
    2a8c:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    2a90:	0a200000 	beq	802a98 <__Stack_Size+0x802698>
    2a94:	00525448 	subseq	r5, r2, r8, asr #8
    2a98:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    2a9c:	0a240000 	beq	902aa4 <__Stack_Size+0x9026a4>
    2aa0:	0052544c 	subseq	r5, r2, ip, asr #8
    2aa4:	006f3003 	rsbeq	r3, pc, r3
    2aa8:	0b280000 	bleq	a02ab0 <__Stack_Size+0xa026b0>
    2aac:	0000111d 	andeq	r1, r0, sp, lsl r1
    2ab0:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    2ab4:	0b2c0000 	bleq	b02abc <__Stack_Size+0xb026bc>
    2ab8:	00001122 	andeq	r1, r0, r2, lsr #2
    2abc:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    2ac0:	0b300000 	bleq	c02ac8 <__Stack_Size+0xc026c8>
    2ac4:	00001127 	andeq	r1, r0, r7, lsr #2
    2ac8:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    2acc:	0b340000 	bleq	d02ad4 <__Stack_Size+0xd026d4>
    2ad0:	00001694 	muleq	r0, r4, r6
    2ad4:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    2ad8:	0b380000 	bleq	e02ae0 <__Stack_Size+0xe026e0>
    2adc:	000017d3 	ldrdeq	r1, [r0], -r3
    2ae0:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    2ae4:	0b3c0000 	bleq	f02aec <__Stack_Size+0xf026ec>
    2ae8:	000017d8 	ldrdeq	r1, [r0], -r8
    2aec:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    2af0:	0b400000 	bleq	1002af8 <__Stack_Size+0x10026f8>
    2af4:	000017dd 	ldrdeq	r1, [r0], -sp
    2af8:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    2afc:	0b440000 	bleq	1102b04 <__Stack_Size+0x1102704>
    2b00:	000017e2 	andeq	r1, r0, r2, ror #15
    2b04:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    2b08:	0a480000 	beq	1202b10 <__Stack_Size+0x1202710>
    2b0c:	03005244 	movweq	r5, #580	; 0x244
    2b10:	00006f39 	andeq	r6, r0, r9, lsr pc
    2b14:	04004c00 	streq	r4, [r0], #-3072	; 0xc00
    2b18:	000015d5 	ldrdeq	r1, [r0], -r5
    2b1c:	00ef3a03 	rsceq	r3, pc, r3, lsl #20
    2b20:	04020000 	streq	r0, [r2], #-0
    2b24:	00061a07 	andeq	r1, r6, r7, lsl #20
    2b28:	031c0c00 	tsteq	ip, #0, 24
    2b2c:	025d014e 	subseq	r0, sp, #-2147483629	; 0x80000013
    2b30:	430d0000 	movwmi	r0, #53248	; 0xd000
    2b34:	03004c52 	movweq	r4, #3154	; 0xc52
    2b38:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2b3c:	0d000000 	stceq	0, cr0, [r0, #-0]
    2b40:	00485243 	subeq	r5, r8, r3, asr #4
    2b44:	6f015103 	svcvs	0x00015103
    2b48:	04000000 	streq	r0, [r0], #-0
    2b4c:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    2b50:	01520300 	cmpeq	r2, r0, lsl #6
    2b54:	0000006f 	andeq	r0, r0, pc, rrx
    2b58:	444f0d08 	strbmi	r0, [pc], #-3336	; 2b60 <__Stack_Size+0x2760>
    2b5c:	53030052 	movwpl	r0, #12370	; 0x3052
    2b60:	00006f01 	andeq	r6, r0, r1, lsl #30
    2b64:	3c0e0c00 	stccc	12, cr0, [lr], {-0}
    2b68:	0300000a 	movweq	r0, #10
    2b6c:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    2b70:	0d100000 	ldceq	0, cr0, [r0, #-0]
    2b74:	00525242 	subseq	r5, r2, r2, asr #4
    2b78:	6f015503 	svcvs	0x00015503
    2b7c:	14000000 	strne	r0, [r0], #-0
    2b80:	0009f90e 	andeq	pc, r9, lr, lsl #18
    2b84:	01560300 	cmpeq	r6, r0, lsl #6
    2b88:	0000006f 	andeq	r0, r0, pc, rrx
    2b8c:	740f0018 	strvc	r0, [pc], #-24	; 2b94 <__Stack_Size+0x2794>
    2b90:	0300000a 	movweq	r0, #10
    2b94:	01f80157 	mvnseq	r0, r7, asr r1
    2b98:	240c0000 	strcs	r0, [ip], #-0
    2b9c:	5b01eb03 	blpl	7d7b0 <__Stack_Size+0x7d3b0>
    2ba0:	0d000003 	stceq	0, cr0, [r0, #-12]
    2ba4:	00315243 	eorseq	r5, r1, r3, asr #4
    2ba8:	7f01ed03 	svcvc	0x0001ed03
    2bac:	00000000 	andeq	r0, r0, r0
    2bb0:	00054c0e 	andeq	r4, r5, lr, lsl #24
    2bb4:	01ee0300 	mvneq	r0, r0, lsl #6
    2bb8:	0000004c 	andeq	r0, r0, ip, asr #32
    2bbc:	52430d02 	subpl	r0, r3, #2, 26	; 0x80
    2bc0:	ef030032 	svc	0x00030032
    2bc4:	00007f01 	andeq	r7, r0, r1, lsl #30
    2bc8:	560e0400 	strpl	r0, [lr], -r0, lsl #8
    2bcc:	03000005 	movweq	r0, #5
    2bd0:	004c01f0 	strdeq	r0, [ip], #-16
    2bd4:	0d060000 	stceq	0, cr0, [r6, #-0]
    2bd8:	03005253 	movweq	r5, #595	; 0x253
    2bdc:	007f01f1 	ldrshteq	r0, [pc], #-17
    2be0:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    2be4:	00000560 	andeq	r0, r0, r0, ror #10
    2be8:	4c01f203 	sfmmi	f7, 1, [r1], {3}
    2bec:	0a000000 	beq	2bf4 <__Stack_Size+0x27f4>
    2bf0:	0052440d 	subseq	r4, r2, sp, lsl #8
    2bf4:	7f01f303 	svcvc	0x0001f303
    2bf8:	0c000000 	stceq	0, cr0, [r0], {-0}
    2bfc:	00056a0e 	andeq	r6, r5, lr, lsl #20
    2c00:	01f40300 	mvnseq	r0, r0, lsl #6
    2c04:	0000004c 	andeq	r0, r0, ip, asr #32
    2c08:	18a30e0e 	stmiane	r3!, {r1, r2, r3, r9, sl, fp}
    2c0c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    2c10:	00007f01 	andeq	r7, r0, r1, lsl #30
    2c14:	740e1000 	strvc	r1, [lr], #-0
    2c18:	03000005 	movweq	r0, #5
    2c1c:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    2c20:	0e120000 	cdpeq	0, 1, cr0, cr2, cr0, {0}
    2c24:	0000121b 	andeq	r1, r0, fp, lsl r2
    2c28:	7f01f703 	svcvc	0x0001f703
    2c2c:	14000000 	strne	r0, [r0], #-0
    2c30:	00057e0e 	andeq	r7, r5, lr, lsl #28
    2c34:	01f80300 	mvnseq	r0, r0, lsl #6
    2c38:	0000004c 	andeq	r0, r0, ip, asr #32
    2c3c:	146a0e16 	strbtne	r0, [sl], #-3606	; 0xe16
    2c40:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    2c44:	00007f01 	andeq	r7, r0, r1, lsl #30
    2c48:	880e1800 	stmdahi	lr, {fp, ip}
    2c4c:	03000005 	movweq	r0, #5
    2c50:	004c01fa 	strdeq	r0, [ip], #-26	; 0xffffffe6
    2c54:	0e1a0000 	cdpeq	0, 1, cr0, cr10, cr0, {0}
    2c58:	00001930 	andeq	r1, r0, r0, lsr r9
    2c5c:	7f01fb03 	svcvc	0x0001fb03
    2c60:	1c000000 	stcne	0, cr0, [r0], {-0}
    2c64:	0007da0e 	andeq	sp, r7, lr, lsl #20
    2c68:	01fc0300 	mvnseq	r0, r0, lsl #6
    2c6c:	0000004c 	andeq	r0, r0, ip, asr #32
    2c70:	174f0e1e 	smlaldne	r0, pc, lr, lr	; <UNPREDICTABLE>
    2c74:	fd030000 	stc2	0, cr0, [r3, #-0]
    2c78:	00007f01 	andeq	r7, r0, r1, lsl #30
    2c7c:	9c0e2000 	stcls	0, cr2, [lr], {-0}
    2c80:	03000005 	movweq	r0, #5
    2c84:	004c01fe 	strdeq	r0, [ip], #-30	; 0xffffffe2
    2c88:	00220000 	eoreq	r0, r2, r0
    2c8c:	0019380f 	andseq	r3, r9, pc, lsl #16
    2c90:	01ff0300 	mvnseq	r0, r0, lsl #6
    2c94:	00000269 	andeq	r0, r0, r9, ror #4
    2c98:	0b03500c 	bleq	d6cd0 <__Stack_Size+0xd68d0>
    2c9c:	00057802 	andeq	r7, r5, r2, lsl #16
    2ca0:	52430d00 	subpl	r0, r3, #0, 26
    2ca4:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    2ca8:	00007f02 	andeq	r7, r0, r2, lsl #30
    2cac:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    2cb0:	03000005 	movweq	r0, #5
    2cb4:	004c020e 	subeq	r0, ip, lr, lsl #4
    2cb8:	0d020000 	stceq	0, cr0, [r2, #-0]
    2cbc:	00325243 	eorseq	r5, r2, r3, asr #4
    2cc0:	7f020f03 	svcvc	0x00020f03
    2cc4:	04000000 	streq	r0, [r0], #-0
    2cc8:	0005560e 	andeq	r5, r5, lr, lsl #12
    2ccc:	02100300 	andseq	r0, r0, #0, 6
    2cd0:	0000004c 	andeq	r0, r0, ip, asr #32
    2cd4:	038b0e06 	orreq	r0, fp, #6, 28	; 0x60
    2cd8:	11030000 	mrsne	r0, (UNDEF: 3)
    2cdc:	00007f02 	andeq	r7, r0, r2, lsl #30
    2ce0:	600e0800 	andvs	r0, lr, r0, lsl #16
    2ce4:	03000005 	movweq	r0, #5
    2ce8:	004c0212 	subeq	r0, ip, r2, lsl r2
    2cec:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    2cf0:	00000326 	andeq	r0, r0, r6, lsr #6
    2cf4:	7f021303 	svcvc	0x00021303
    2cf8:	0c000000 	stceq	0, cr0, [r0], {-0}
    2cfc:	00056a0e 	andeq	r6, r5, lr, lsl #20
    2d00:	02140300 	andseq	r0, r4, #0, 6
    2d04:	0000004c 	andeq	r0, r0, ip, asr #32
    2d08:	52530d0e 	subspl	r0, r3, #896	; 0x380
    2d0c:	02150300 	andseq	r0, r5, #0, 6
    2d10:	0000007f 	andeq	r0, r0, pc, ror r0
    2d14:	05740e10 	ldrbeq	r0, [r4, #-3600]!	; 0xe10
    2d18:	16030000 	strne	r0, [r3], -r0
    2d1c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d20:	450d1200 	strmi	r1, [sp, #-512]	; 0x200
    2d24:	03005247 	movweq	r5, #583	; 0x247
    2d28:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    2d2c:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2d30:	0000057e 	andeq	r0, r0, lr, ror r5
    2d34:	4c021803 	stcmi	8, cr1, [r2], {3}
    2d38:	16000000 	strne	r0, [r0], -r0
    2d3c:	0002510e 	andeq	r5, r2, lr, lsl #2
    2d40:	02190300 	andseq	r0, r9, #0, 6
    2d44:	0000007f 	andeq	r0, r0, pc, ror r0
    2d48:	05880e18 	streq	r0, [r8, #3608]	; 0xe18
    2d4c:	1a030000 	bne	c2d54 <__Stack_Size+0xc2954>
    2d50:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d54:	570e1a00 	strpl	r1, [lr, -r0, lsl #20]
    2d58:	03000002 	movweq	r0, #2
    2d5c:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    2d60:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    2d64:	000007da 	ldrdeq	r0, [r0], -sl
    2d68:	4c021c03 	stcmi	12, cr1, [r2], {3}
    2d6c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2d70:	00033a0e 	andeq	r3, r3, lr, lsl #20
    2d74:	021d0300 	andseq	r0, sp, #0, 6
    2d78:	0000007f 	andeq	r0, r0, pc, ror r0
    2d7c:	059c0e20 	ldreq	r0, [ip, #3616]	; 0xe20
    2d80:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    2d84:	00004c02 	andeq	r4, r0, r2, lsl #24
    2d88:	430d2200 	movwmi	r2, #53760	; 0xd200
    2d8c:	0300544e 	movweq	r5, #1102	; 0x44e
    2d90:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    2d94:	0e240000 	cdpeq	0, 2, cr0, cr4, cr0, {0}
    2d98:	000005a6 	andeq	r0, r0, r6, lsr #11
    2d9c:	4c022003 	stcmi	0, cr2, [r2], {3}
    2da0:	26000000 	strcs	r0, [r0], -r0
    2da4:	4353500d 	cmpmi	r3, #13
    2da8:	02210300 	eoreq	r0, r1, #0, 6
    2dac:	0000007f 	andeq	r0, r0, pc, ror r0
    2db0:	06af0e28 	strteq	r0, [pc], r8, lsr #28
    2db4:	22030000 	andcs	r0, r3, #0
    2db8:	00004c02 	andeq	r4, r0, r2, lsl #24
    2dbc:	410d2a00 	tstmi	sp, r0, lsl #20
    2dc0:	03005252 	movweq	r5, #594	; 0x252
    2dc4:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    2dc8:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
    2dcc:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    2dd0:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    2dd4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    2dd8:	5243520d 	subpl	r5, r3, #-805306368	; 0xd0000000
    2ddc:	02250300 	eoreq	r0, r5, #0, 6
    2de0:	0000007f 	andeq	r0, r0, pc, ror r0
    2de4:	06c50e30 			; <UNDEFINED> instruction: 0x06c50e30
    2de8:	26030000 	strcs	r0, [r3], -r0
    2dec:	00004c02 	andeq	r4, r0, r2, lsl #24
    2df0:	3d0e3200 	sfmcc	f3, 4, [lr, #-0]
    2df4:	03000002 	movweq	r0, #2
    2df8:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    2dfc:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    2e00:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2e04:	4c022803 	stcmi	8, cr2, [r2], {3}
    2e08:	36000000 	strcc	r0, [r0], -r0
    2e0c:	0002420e 	andeq	r4, r2, lr, lsl #4
    2e10:	02290300 	eoreq	r0, r9, #0, 6
    2e14:	0000007f 	andeq	r0, r0, pc, ror r0
    2e18:	06db0e38 			; <UNDEFINED> instruction: 0x06db0e38
    2e1c:	2a030000 	bcs	c2e24 <__Stack_Size+0xc2a24>
    2e20:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e24:	470e3a00 	strmi	r3, [lr, -r0, lsl #20]
    2e28:	03000002 	movweq	r0, #2
    2e2c:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    2e30:	0e3c0000 	cdpeq	0, 3, cr0, cr12, cr0, {0}
    2e34:	000006e6 	andeq	r0, r0, r6, ror #13
    2e38:	4c022c03 	stcmi	12, cr2, [r2], {3}
    2e3c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2e40:	00024c0e 	andeq	r4, r2, lr, lsl #24
    2e44:	022d0300 	eoreq	r0, sp, #0, 6
    2e48:	0000007f 	andeq	r0, r0, pc, ror r0
    2e4c:	06f10e40 	ldrbteq	r0, [r1], r0, asr #28
    2e50:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    2e54:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e58:	880e4200 	stmdahi	lr, {r9, lr}
    2e5c:	03000001 	movweq	r0, #1
    2e60:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    2e64:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
    2e68:	000006fc 	strdeq	r0, [r0], -ip
    2e6c:	4c023003 	stcmi	0, cr3, [r2], {3}
    2e70:	46000000 	strmi	r0, [r0], -r0
    2e74:	5243440d 	subpl	r4, r3, #218103808	; 0xd000000
    2e78:	02310300 	eorseq	r0, r1, #0, 6
    2e7c:	0000007f 	andeq	r0, r0, pc, ror r0
    2e80:	07070e48 	streq	r0, [r7, -r8, asr #28]
    2e84:	32030000 	andcc	r0, r3, #0
    2e88:	00004c02 	andeq	r4, r0, r2, lsl #24
    2e8c:	ca0e4a00 	bgt	395694 <__Stack_Size+0x395294>
    2e90:	03000005 	movweq	r0, #5
    2e94:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    2e98:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
    2e9c:	00000712 	andeq	r0, r0, r2, lsl r7
    2ea0:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    2ea4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2ea8:	016f0f00 	cmneq	pc, r0, lsl #30
    2eac:	35030000 	strcc	r0, [r3, #-0]
    2eb0:	00036702 	andeq	r6, r3, r2, lsl #14
    2eb4:	031c0c00 	tsteq	ip, #0, 24
    2eb8:	06420238 			; <UNDEFINED> instruction: 0x06420238
    2ebc:	530d0000 	movwpl	r0, #53248	; 0xd000
    2ec0:	3a030052 	bcc	c3010 <__Stack_Size+0xc2c10>
    2ec4:	00007f02 	andeq	r7, r0, r2, lsl #30
    2ec8:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    2ecc:	03000005 	movweq	r0, #5
    2ed0:	004c023b 	subeq	r0, ip, fp, lsr r2
    2ed4:	0d020000 	stceq	0, cr0, [r2, #-0]
    2ed8:	03005244 	movweq	r5, #580	; 0x244
    2edc:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    2ee0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    2ee4:	00000556 	andeq	r0, r0, r6, asr r5
    2ee8:	4c023d03 	stcmi	13, cr3, [r2], {3}
    2eec:	06000000 	streq	r0, [r0], -r0
    2ef0:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    2ef4:	023e0300 	eorseq	r0, lr, #0, 6
    2ef8:	0000007f 	andeq	r0, r0, pc, ror r0
    2efc:	05600e08 	strbeq	r0, [r0, #-3592]!	; 0xe08
    2f00:	3f030000 	svccc	0x00030000
    2f04:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f08:	430d0a00 	movwmi	r0, #55808	; 0xda00
    2f0c:	03003152 	movweq	r3, #338	; 0x152
    2f10:	007f0240 	rsbseq	r0, pc, r0, asr #4
    2f14:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    2f18:	0000056a 	andeq	r0, r0, sl, ror #10
    2f1c:	4c024103 	stfmis	f4, [r2], {3}
    2f20:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2f24:	3252430d 	subscc	r4, r2, #872415232	; 0x34000000
    2f28:	02420300 	subeq	r0, r2, #0, 6
    2f2c:	0000007f 	andeq	r0, r0, pc, ror r0
    2f30:	05740e10 	ldrbeq	r0, [r4, #-3600]!	; 0xe10
    2f34:	43030000 	movwmi	r0, #12288	; 0x3000
    2f38:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f3c:	430d1200 	movwmi	r1, #53760	; 0xd200
    2f40:	03003352 	movweq	r3, #850	; 0x352
    2f44:	007f0244 	rsbseq	r0, pc, r4, asr #4
    2f48:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2f4c:	0000057e 	andeq	r0, r0, lr, ror r5
    2f50:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    2f54:	16000000 	strne	r0, [r0], -r0
    2f58:	000cb50e 	andeq	fp, ip, lr, lsl #10
    2f5c:	02460300 	subeq	r0, r6, #0, 6
    2f60:	0000007f 	andeq	r0, r0, pc, ror r0
    2f64:	05880e18 	streq	r0, [r8, #3608]	; 0xe18
    2f68:	47030000 	strmi	r0, [r3, -r0]
    2f6c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2f70:	0f001a00 	svceq	0x00001a00
    2f74:	00000da0 	andeq	r0, r0, r0, lsr #27
    2f78:	84024803 	strhi	r4, [r2], #-2051	; 0x803
    2f7c:	09000005 	stmdbeq	r0, {r0, r2}
    2f80:	9f1a0414 	svcls	0x001a0414
    2f84:	0b000006 	bleq	2fa4 <__Stack_Size+0x2ba4>
    2f88:	00001755 	andeq	r1, r0, r5, asr r7
    2f8c:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    2f90:	0b000000 	bleq	2f98 <__Stack_Size+0x2b98>
    2f94:	000013c5 	andeq	r1, r0, r5, asr #7
    2f98:	00c41d04 	sbceq	r1, r4, r4, lsl #26
    2f9c:	0b040000 	bleq	102fa4 <__Stack_Size+0x102ba4>
    2fa0:	000014f6 	strdeq	r1, [r0], -r6
    2fa4:	00c41e04 	sbceq	r1, r4, r4, lsl #28
    2fa8:	0b050000 	bleq	142fb0 <__Stack_Size+0x142bb0>
    2fac:	00001983 	andeq	r1, r0, r3, lsl #19
    2fb0:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    2fb4:	0b080000 	bleq	202fbc <__Stack_Size+0x202bbc>
    2fb8:	00001802 	andeq	r1, r0, r2, lsl #16
    2fbc:	003a2004 	eorseq	r2, sl, r4
    2fc0:	0b0c0000 	bleq	302fc8 <__Stack_Size+0x302bc8>
    2fc4:	0000153f 	andeq	r1, r0, pc, lsr r5
    2fc8:	005e2104 	subseq	r2, lr, r4, lsl #2
    2fcc:	00100000 	andseq	r0, r0, r0
    2fd0:	00131204 	andseq	r1, r3, r4, lsl #4
    2fd4:	4e220400 	cdpmi	4, 2, cr0, cr2, cr0, {0}
    2fd8:	06000006 	streq	r0, [r0], -r6
    2fdc:	c5230501 	strgt	r0, [r3, #-1281]!	; 0x501
    2fe0:	07000006 	streq	r0, [r0, -r6]
    2fe4:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2fe8:	13020701 	movwne	r0, #9985	; 0x2701
    2fec:	07020000 	streq	r0, [r2, -r0]
    2ff0:	000018ec 	andeq	r1, r0, ip, ror #17
    2ff4:	a8040003 	stmdage	r4, {r0, r1}
    2ff8:	05000017 	streq	r0, [r0, #-23]
    2ffc:	0006aa27 	andeq	sl, r6, r7, lsr #20
    3000:	05010600 	streq	r0, [r1, #-1536]	; 0x600
    3004:	00070a2e 	andeq	r0, r7, lr, lsr #20
    3008:	17c50700 	strbne	r0, [r5, r0, lsl #14]
    300c:	07000000 	streq	r0, [r0, -r0]
    3010:	00001a35 	andeq	r1, r0, r5, lsr sl
    3014:	140c0704 	strne	r0, [ip], #-1796	; 0x704
    3018:	07280000 	streq	r0, [r8, -r0]!
    301c:	0000141a 	andeq	r1, r0, sl, lsl r4
    3020:	390700c8 	stmdbcc	r7, {r3, r6, r7}
    3024:	14000014 	strne	r0, [r0], #-20
    3028:	0010f507 	andseq	pc, r0, r7, lsl #10
    302c:	1f071000 	svcne	0x00071000
    3030:	1c000017 	stcne	0, cr0, [r0], {23}
    3034:	0017e707 	andseq	lr, r7, r7, lsl #14
    3038:	04001800 	streq	r1, [r0], #-2048	; 0x800
    303c:	00001830 	andeq	r1, r0, r0, lsr r8
    3040:	06d03605 	ldrbeq	r3, [r0], r5, lsl #12
    3044:	04090000 	streq	r0, [r9], #-0
    3048:	07423e05 	strbeq	r3, [r2, -r5, lsl #28]
    304c:	a00b0000 	andge	r0, fp, r0
    3050:	05000011 	streq	r0, [r0, #-17]
    3054:	00004c40 	andeq	r4, r0, r0, asr #24
    3058:	f70b0000 			; <UNDEFINED> instruction: 0xf70b0000
    305c:	05000017 	streq	r0, [r0, #-23]
    3060:	0006c541 	andeq	ip, r6, r1, asr #10
    3064:	870b0200 	strhi	r0, [fp, -r0, lsl #4]
    3068:	05000011 	streq	r0, [r0, #-17]
    306c:	00070a42 	andeq	r0, r7, r2, asr #20
    3070:	04000300 	streq	r0, [r0], #-768	; 0x300
    3074:	000018b2 			; <UNDEFINED> instruction: 0x000018b2
    3078:	07154305 	ldreq	r4, [r5, -r5, lsl #6]
    307c:	04090000 	streq	r0, [r9], #-0
    3080:	07861a06 	streq	r1, [r6, r6, lsl #20]
    3084:	be0b0000 	cdplt	0, 0, cr0, cr11, cr0, {0}
    3088:	06000016 			; <UNDEFINED> instruction: 0x06000016
    308c:	00005e1c 	andeq	r5, r0, ip, lsl lr
    3090:	060b0000 	streq	r0, [fp], -r0
    3094:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    3098:	00005e1d 	andeq	r5, r0, sp, lsl lr
    309c:	440b0100 	strmi	r0, [fp], #-256	; 0x100
    30a0:	06000019 			; <UNDEFINED> instruction: 0x06000019
    30a4:	00005e1e 	andeq	r5, r0, lr, lsl lr
    30a8:	4a0b0200 	bmi	2c38b0 <__Stack_Size+0x2c34b0>
    30ac:	06000014 			; <UNDEFINED> instruction: 0x06000014
    30b0:	0000c41f 	andeq	ip, r0, pc, lsl r4
    30b4:	04000300 	streq	r0, [r0], #-768	; 0x300
    30b8:	00001386 	andeq	r1, r0, r6, lsl #7
    30bc:	074d2006 	strbeq	r2, [sp, -r6]
    30c0:	12090000 	andne	r0, r9, #0
    30c4:	08061a07 	stmdaeq	r6, {r0, r1, r2, r9, fp, ip}
    30c8:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
    30cc:	07000013 	smladeq	r0, r3, r0, r0
    30d0:	00004c1c 	andeq	r4, r0, ip, lsl ip
    30d4:	640b0000 	strvs	r0, [fp], #-0
    30d8:	07000015 	smladeq	r0, r5, r0, r0
    30dc:	00004c1d 	andeq	r4, r0, sp, lsl ip
    30e0:	280b0200 	stmdacs	fp, {r9}
    30e4:	0700001a 	smladeq	r0, sl, r0, r0
    30e8:	00004c1e 	andeq	r4, r0, lr, lsl ip
    30ec:	6e0b0400 	cfcpysvs	mvf0, mvf11
    30f0:	0700001a 	smladeq	r0, sl, r0, r0
    30f4:	00004c1f 	andeq	r4, r0, pc, lsl ip
    30f8:	0d0b0600 	stceq	6, cr0, [fp, #-0]
    30fc:	07000016 	smladeq	r0, r6, r0, r0
    3100:	00004c20 	andeq	r4, r0, r0, lsr #24
    3104:	c20b0800 	andgt	r0, fp, #0, 16
    3108:	07000011 	smladeq	r0, r1, r0, r0
    310c:	00004c21 	andeq	r4, r0, r1, lsr #24
    3110:	a80b0a00 	stmdage	fp, {r9, fp}
    3114:	07000016 	smladeq	r0, r6, r0, r0
    3118:	00004c22 	andeq	r4, r0, r2, lsr #24
    311c:	760b0c00 	strvc	r0, [fp], -r0, lsl #24
    3120:	07000012 	smladeq	r0, r2, r0, r0
    3124:	00004c23 	andeq	r4, r0, r3, lsr #24
    3128:	220b0e00 	andcs	r0, fp, #0, 28
    312c:	07000012 	smladeq	r0, r2, r0, r0
    3130:	00004c24 	andeq	r4, r0, r4, lsr #24
    3134:	04001000 	streq	r1, [r0], #-0
    3138:	00001841 	andeq	r1, r0, r1, asr #16
    313c:	07912507 	ldreq	r2, [r1, r7, lsl #10]
    3140:	0a090000 	beq	243148 <__Stack_Size+0x242d48>
    3144:	08561b08 	ldmdaeq	r6, {r3, r8, r9, fp, ip}^
    3148:	560b0000 	strpl	r0, [fp], -r0
    314c:	08000011 	stmdaeq	r0, {r0, r4}
    3150:	00004c1d 	andeq	r4, r0, sp, lsl ip
    3154:	6d0b0000 	stcvs	0, cr0, [fp, #-0]
    3158:	08000015 	stmdaeq	r0, {r0, r2, r4}
    315c:	00004c1e 	andeq	r4, r0, lr, lsl ip
    3160:	ce0b0200 	cdpgt	2, 0, cr0, cr11, cr0, {0}
    3164:	08000016 	stmdaeq	r0, {r1, r2, r4}
    3168:	00004c1f 	andeq	r4, r0, pc, lsl ip
    316c:	3b0b0400 	blcc	2c4174 <__Stack_Size+0x2c3d74>
    3170:	08000013 	stmdaeq	r0, {r0, r1, r4}
    3174:	00004c20 	andeq	r4, r0, r0, lsr #24
    3178:	850b0600 	strhi	r0, [fp, #-1536]	; 0x600
    317c:	08000014 	stmdaeq	r0, {r2, r4}
    3180:	00005e21 	andeq	r5, r0, r1, lsr #28
    3184:	04000800 	streq	r0, [r0], #-2048	; 0x800
    3188:	000019a3 	andeq	r1, r0, r3, lsr #19
    318c:	08112208 	ldmdaeq	r1, {r3, r9, sp}
    3190:	10090000 	andne	r0, r9, r0
    3194:	08ca2508 	stmiaeq	sl, {r3, r8, sl, sp}^
    3198:	ba0b0000 	blt	2c31a0 <__Stack_Size+0x2c2da0>
    319c:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    31a0:	00004c27 	andeq	r4, r0, r7, lsr #24
    31a4:	760b0000 	strvc	r0, [fp], -r0
    31a8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    31ac:	00004c28 	andeq	r4, r0, r8, lsr #24
    31b0:	510b0200 	mrspl	r0, R11_fiq
    31b4:	08000018 	stmdaeq	r0, {r3, r4}
    31b8:	00004c29 	andeq	r4, r0, r9, lsr #24
    31bc:	220b0400 	andcs	r0, fp, #0, 8
    31c0:	08000013 	stmdaeq	r0, {r0, r1, r4}
    31c4:	00004c2a 	andeq	r4, r0, sl, lsr #24
    31c8:	910b0600 	tstls	fp, r0, lsl #12
    31cc:	08000011 	stmdaeq	r0, {r0, r4}
    31d0:	00004c2b 	andeq	r4, r0, fp, lsr #24
    31d4:	ad0b0800 	stcge	8, cr0, [fp, #-0]
    31d8:	08000014 	stmdaeq	r0, {r2, r4}
    31dc:	00004c2c 	andeq	r4, r0, ip, lsr #24
    31e0:	ab0b0a00 	blge	2c59e8 <__Stack_Size+0x2c55e8>
    31e4:	08000012 	stmdaeq	r0, {r1, r4}
    31e8:	00004c2d 	andeq	r4, r0, sp, lsr #24
    31ec:	3e0b0c00 	cdpcc	12, 0, cr0, cr11, cr0, {0}
    31f0:	08000016 	stmdaeq	r0, {r1, r2, r4}
    31f4:	00004c2e 	andeq	r4, r0, lr, lsr #24
    31f8:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    31fc:	00001175 	andeq	r1, r0, r5, ror r1
    3200:	08612f08 	stmdaeq	r1!, {r3, r8, r9, sl, fp, sp}^
    3204:	10090000 	andne	r0, r9, r0
    3208:	09261a09 	stmdbeq	r6!, {r0, r3, r9, fp, ip}
    320c:	2c0b0000 	stccs	0, cr0, [fp], {-0}
    3210:	09000013 	stmdbeq	r0, {r0, r1, r4}
    3214:	00003a1c 	andeq	r3, r0, ip, lsl sl
    3218:	420b0000 	andmi	r0, fp, #0
    321c:	09000012 	stmdbeq	r0, {r1, r4}
    3220:	00004c1d 	andeq	r4, r0, sp, lsl ip
    3224:	670b0400 	strvs	r0, [fp, -r0, lsl #8]
    3228:	09000012 	stmdbeq	r0, {r1, r4}
    322c:	00004c1e 	andeq	r4, r0, lr, lsl ip
    3230:	5f0b0600 	svcpl	0x000b0600
    3234:	09000019 	stmdbeq	r0, {r0, r3, r4}
    3238:	00004c1f 	andeq	r4, r0, pc, lsl ip
    323c:	7d0b0800 	stcvc	8, cr0, [fp, #-0]
    3240:	09000015 	stmdbeq	r0, {r0, r2, r4}
    3244:	00004c20 	andeq	r4, r0, r0, lsr #24
    3248:	e10b0a00 	tst	fp, r0, lsl #20
    324c:	09000015 	stmdbeq	r0, {r0, r2, r4}
    3250:	00004c21 	andeq	r4, r0, r1, lsr #24
    3254:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    3258:	0000149b 	muleq	r0, fp, r4
    325c:	08d52209 	ldmeq	r5, {r0, r3, r9, sp}^
    3260:	b0100000 	andslt	r0, r0, r0
    3264:	01000013 	tsteq	r0, r3, lsl r0
    3268:	0010fc6d 	andseq	pc, r0, sp, ror #24
    326c:	00008408 	andeq	r8, r0, r8, lsl #8
    3270:	1d9c0100 	ldfnes	f0, [ip]
    3274:	1100000a 	tstne	r0, sl
    3278:	0000188d 	andeq	r1, r0, sp, lsl #17
    327c:	08567001 	ldmdaeq	r6, {r0, ip, sp, lr}^
    3280:	91020000 	mrsls	r0, (UNDEF: 2)
    3284:	14711154 	ldrbtne	r1, [r1], #-340	; 0x154
    3288:	73010000 	movwvc	r0, #4096	; 0x1000
    328c:	000008ca 	andeq	r0, r0, sl, asr #17
    3290:	12609102 	rsbne	r9, r0, #-2147483648	; 0x80000000
    3294:	08001108 	stmdaeq	r0, {r3, r8, ip}
    3298:	00001574 	andeq	r1, r0, r4, ror r5
    329c:	00000976 	andeq	r0, r0, r6, ror r9
    32a0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    32a4:	12005491 	andne	r5, r0, #-1862270976	; 0x91000000
    32a8:	0800110e 	stmdaeq	r0, {r1, r2, r3, r8, ip}
    32ac:	0000158c 	andeq	r1, r0, ip, lsl #11
    32b0:	0000098a 	andeq	r0, r0, sl, lsl #19
    32b4:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    32b8:	12006091 	andne	r6, r0, #145	; 0x91
    32bc:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
    32c0:	000015a4 	andeq	r1, r0, r4, lsr #11
    32c4:	0000099e 	muleq	r0, lr, r9
    32c8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    32cc:	12000074 	andne	r0, r0, #116	; 0x74
    32d0:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
    32d4:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
    32d8:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
    32dc:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    32e0:	01135491 			; <UNDEFINED> instruction: 0x01135491
    32e4:	00740250 	rsbseq	r0, r4, r0, asr r2
    32e8:	11601200 	cmnne	r0, r0, lsl #4
    32ec:	15d30800 	ldrbne	r0, [r3, #2048]	; 0x800
    32f0:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    32f4:	01130000 	tsteq	r3, r0
    32f8:	60910251 	addsvs	r0, r1, r1, asr r2
    32fc:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3300:	12000074 	andne	r0, r0, #116	; 0x74
    3304:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
    3308:	000015ea 	andeq	r1, r0, sl, ror #11
    330c:	000009ec 	andeq	r0, r0, ip, ror #19
    3310:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3314:	01130075 	tsteq	r3, r5, ror r0
    3318:	00740250 	rsbseq	r0, r4, r0, asr r2
    331c:	11701200 	cmnne	r0, r0, lsl #4
    3320:	16010800 	strne	r0, [r1], -r0, lsl #16
    3324:	0a060000 	beq	18332c <__Stack_Size+0x182f2c>
    3328:	01130000 	tsteq	r3, r0
    332c:	00760251 	rsbseq	r0, r6, r1, asr r2
    3330:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3334:	14000074 	strne	r0, [r0], #-116	; 0x74
    3338:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    333c:	00001618 	andeq	r1, r0, r8, lsl r6
    3340:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3344:	01130076 	tsteq	r3, r6, ror r0
    3348:	00740250 	rsbseq	r0, r4, r0, asr r2
    334c:	2f100000 	svccs	0x00100000
    3350:	01000017 	tsteq	r0, r7, lsl r0
    3354:	00118091 	mulseq	r1, r1, r0
    3358:	00008c08 	andeq	r8, r0, r8, lsl #24
    335c:	339c0100 	orrscc	r0, ip, #0, 2
    3360:	1100000b 	tstne	r0, fp
    3364:	0000188d 	andeq	r1, r0, sp, lsl #17
    3368:	08569301 	ldmdaeq	r6, {r0, r8, r9, ip, pc}^
    336c:	91020000 	mrsls	r0, (UNDEF: 2)
    3370:	1471115c 	ldrbtne	r1, [r1], #-348	; 0x15c
    3374:	94010000 	strls	r0, [r1], #-0
    3378:	000008ca 	andeq	r0, r0, sl, asr #17
    337c:	12689102 	rsbne	r9, r8, #-2147483648	; 0x80000000
    3380:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
    3384:	00001574 	andeq	r1, r0, r4, ror r5
    3388:	00000a62 	andeq	r0, r0, r2, ror #20
    338c:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3390:	12005c91 	andne	r5, r0, #37120	; 0x9100
    3394:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
    3398:	0000158c 	andeq	r1, r0, ip, lsl #11
    339c:	00000a76 	andeq	r0, r0, r6, ror sl
    33a0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    33a4:	12006891 	andne	r6, r0, #9502720	; 0x910000
    33a8:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
    33ac:	000015a4 	andeq	r1, r0, r4, lsr #11
    33b0:	00000a8b 	andeq	r0, r0, fp, lsl #21
    33b4:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    33b8:	00244a40 	eoreq	r4, r4, r0, asr #20
    33bc:	0011b812 	andseq	fp, r1, r2, lsl r8
    33c0:	0015bc08 	andseq	fp, r5, r8, lsl #24
    33c4:	000aa600 	andeq	sl, sl, r0, lsl #12
    33c8:	51011300 	mrspl	r1, SP_irq
    33cc:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    33d0:	40035001 	andmi	r5, r3, r1
    33d4:	1200244a 	andne	r2, r0, #1241513984	; 0x4a000000
    33d8:	080011c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, ip}
    33dc:	0000162f 	andeq	r1, r0, pc, lsr #12
    33e0:	00000ac7 	andeq	r0, r0, r7, asr #21
    33e4:	01520113 	cmpeq	r2, r3, lsl r1
    33e8:	51011331 	tstpl	r1, r1, lsr r3
    33ec:	02d20a03 	sbcseq	r0, r2, #12288	; 0x3000
    33f0:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    33f4:	00244a40 	eoreq	r4, r4, r0, asr #20
    33f8:	0011e412 	andseq	lr, r1, r2, lsl r4
    33fc:	0015d308 	andseq	sp, r5, r8, lsl #6
    3400:	000ae200 	andeq	lr, sl, r0, lsl #4
    3404:	51011300 	mrspl	r1, SP_irq
    3408:	13689102 	cmnne	r8, #-2147483648	; 0x80000000
    340c:	40035001 	andmi	r5, r3, r1
    3410:	1200244a 	andne	r2, r0, #1241513984	; 0x4a000000
    3414:	080011ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, ip}
    3418:	000015ea 	andeq	r1, r0, sl, ror #11
    341c:	00000afd 	strdeq	r0, [r0], -sp
    3420:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3424:	01130074 	tsteq	r3, r4, ror r0
    3428:	4a400350 	bmi	1004170 <__Stack_Size+0x1003d70>
    342c:	fa120024 	blx	4834c4 <__Stack_Size+0x4830c4>
    3430:	4b080011 	blmi	20347c <__Stack_Size+0x20307c>
    3434:	1c000016 	stcne	0, cr0, [r0], {22}
    3438:	1300000b 	movwne	r0, #11
    343c:	31015201 	tstcc	r1, r1, lsl #4
    3440:	01510113 	cmpeq	r1, r3, lsl r1
    3444:	50011340 	andpl	r1, r1, r0, asr #6
    3448:	244a4003 	strbcs	r4, [sl], #-3
    344c:	12041400 	andne	r1, r4, #0, 8
    3450:	16010800 	strne	r0, [r1], -r0, lsl #16
    3454:	01130000 	tsteq	r3, r0
    3458:	13310151 	teqne	r1, #1073741844	; 0x40000014
    345c:	40035001 	andmi	r5, r3, r1
    3460:	0000244a 	andeq	r2, r0, sl, asr #8
    3464:	00161610 	andseq	r1, r6, r0, lsl r6
    3468:	0cd20100 	ldfeqe	f0, [r2], {0}
    346c:	14080012 	strne	r0, [r8], #-18
    3470:	01000000 	mrseq	r0, (UNDEF: 0)
    3474:	000b6d9c 	muleq	fp, ip, sp
    3478:	12161200 	andsne	r1, r6, #0, 4
    347c:	16670800 	strbtne	r0, [r7], -r0, lsl #16
    3480:	0b5d0000 	bleq	1743488 <__Stack_Size+0x1743088>
    3484:	01130000 	tsteq	r3, r0
    3488:	280a0350 	stmdacs	sl, {r4, r6, r8, r9}
    348c:	20150023 	andscs	r0, r5, r3, lsr #32
    3490:	78080012 	stmdavc	r8, {r1, r4}
    3494:	13000016 	movwne	r0, #22
    3498:	31015001 	tstcc	r1, r1
    349c:	2c100000 	ldccs	0, cr0, [r0], {-0}
    34a0:	01000016 	tsteq	r0, r6, lsl r0
    34a4:	001220e5 	andseq	r2, r2, r5, ror #1
    34a8:	00008408 	andeq	r8, r0, r8, lsl #8
    34ac:	c39c0100 	orrsgt	r0, ip, #0, 2
    34b0:	1600000c 	strne	r0, [r0], -ip
    34b4:	00001a77 	andeq	r1, r0, r7, ror sl
    34b8:	00e4e701 	rsceq	lr, r4, r1, lsl #14
    34bc:	08fd0000 	ldmeq	sp!, {}^	; <UNPREDICTABLE>
    34c0:	26170000 	ldrcs	r0, [r7], -r0
    34c4:	89080012 	stmdbhi	r8, {r1, r4}
    34c8:	12000016 	andne	r0, r0, #22
    34cc:	0800122e 	stmdaeq	r0, {r1, r2, r3, r5, r9, ip}
    34d0:	00001690 	muleq	r0, r0, r6
    34d4:	00000baf 	andeq	r0, r0, pc, lsr #23
    34d8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    34dc:	00243c40 	eoreq	r3, r4, r0, asr #24
    34e0:	00123217 	andseq	r3, r2, r7, lsl r2
    34e4:	0016a108 	andseq	sl, r6, r8, lsl #2
    34e8:	12421200 	subne	r1, r2, #0, 4
    34ec:	16ac0800 	strtne	r0, [ip], r0, lsl #16
    34f0:	0bd20000 	bleq	ff4834f8 <SCS_BASE+0x1f4754f8>
    34f4:	01130000 	tsteq	r3, r0
    34f8:	13310151 	teqne	r1, #1073741844	; 0x40000014
    34fc:	0a035001 	beq	d7508 <__Stack_Size+0xd7108>
    3500:	12006e3d 	andne	r6, r0, #976	; 0x3d0
    3504:	0800124a 	stmdaeq	r0, {r1, r3, r6, r9, ip}
    3508:	000016c3 	andeq	r1, r0, r3, asr #13
    350c:	00000bee 	andeq	r0, r0, lr, ror #23
    3510:	01510113 	cmpeq	r1, r3, lsl r1
    3514:	50011331 	andpl	r1, r1, r1, lsr r3
    3518:	400f0c05 	andmi	r0, pc, r5, lsl #24
    351c:	18001814 	stmdane	r0, {r2, r4, fp, ip}
    3520:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
    3524:	000016da 	ldrdeq	r1, [r0], -sl
    3528:	00000c01 	andeq	r0, r0, r1, lsl #24
    352c:	01500113 	cmpeq	r0, r3, lsl r1
    3530:	5a120031 	bpl	4835fc <__Stack_Size+0x4831fc>
    3534:	eb080012 	bl	203584 <__Stack_Size+0x203184>
    3538:	14000016 	strne	r0, [r0], #-22
    353c:	1300000c 	movwne	r0, #12
    3540:	40015001 	andmi	r5, r1, r1
    3544:	12601200 	rsbne	r1, r0, #0, 4
    3548:	16fc0800 	ldrbtne	r0, [ip], r0, lsl #16
    354c:	0c270000 	stceq	0, cr0, [r7], #-0
    3550:	01130000 	tsteq	r3, r0
    3554:	00320150 	eorseq	r0, r2, r0, asr r1
    3558:	00126612 	andseq	r6, r2, r2, lsl r6
    355c:	00170d08 	andseq	r0, r7, r8, lsl #26
    3560:	000c3a00 	andeq	r3, ip, r0, lsl #20
    3564:	50011300 	andpl	r1, r1, r0, lsl #6
    3568:	12003001 	andne	r3, r0, #1
    356c:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
    3570:	0000171f 	andeq	r1, r0, pc, lsl r7
    3574:	00000c4d 	andeq	r0, r0, sp, asr #24
    3578:	01500113 	cmpeq	r0, r3, lsl r1
    357c:	74120030 	ldrvc	r0, [r2], #-48	; 0x30
    3580:	31080012 	tstcc	r8, r2, lsl r0
    3584:	62000017 	andvs	r0, r0, #23
    3588:	1300000c 	movwne	r0, #12
    358c:	0a035001 	beq	d7598 <__Stack_Size+0xd7198>
    3590:	12000400 	andne	r0, r0, #0, 8
    3594:	08001280 	stmdaeq	r0, {r7, r9, ip}
    3598:	00001743 	andeq	r1, r0, r3, asr #14
    359c:	00000c7e 	andeq	r0, r0, lr, ror ip
    35a0:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    35a4:	1324404c 	teqne	r4, #76	; 0x4c
    35a8:	40035001 	andmi	r5, r3, r1
    35ac:	1200243c 	andne	r2, r0, #60, 8	; 0x3c000000
    35b0:	08001286 	stmdaeq	r0, {r1, r2, r7, r9, ip}
    35b4:	0000175a 	andeq	r1, r0, sl, asr r7
    35b8:	00000c92 	muleq	r0, r2, ip
    35bc:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    35c0:	12000074 	andne	r0, r0, #116	; 0x74
    35c4:	0800128c 	stmdaeq	r0, {r2, r3, r7, r9, ip}
    35c8:	0000176c 	andeq	r1, r0, ip, ror #14
    35cc:	00000ca6 	andeq	r0, r0, r6, lsr #25
    35d0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    35d4:	12003908 	andne	r3, r0, #8, 18	; 0x20000
    35d8:	08001296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip}
    35dc:	00001782 	andeq	r1, r0, r2, lsl #15
    35e0:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
    35e4:	01500113 	cmpeq	r0, r3, lsl r1
    35e8:	9a170032 	bls	5c36b8 <__Stack_Size+0x5c32b8>
    35ec:	94080012 	strls	r0, [r8], #-18
    35f0:	00000017 	andeq	r0, r0, r7, lsl r0
    35f4:	000b6d19 	andeq	r6, fp, r9, lsl sp
    35f8:	01270100 	teqeq	r7, r0, lsl #2
    35fc:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
    3600:	000000b4 	strheq	r0, [r0], -r4
    3604:	0e2c9c01 	cdpeq	12, 2, cr9, cr12, cr1, {0}
    3608:	f41a0000 			; <UNDEFINED> instruction: 0xf41a0000
    360c:	0100001b 	tsteq	r0, fp, lsl r0
    3610:	005e0127 	subseq	r0, lr, r7, lsr #2
    3614:	091b0000 	ldmdbeq	fp, {}	; <UNPREDICTABLE>
    3618:	8b1a0000 	blhi	683620 <__Stack_Size+0x683220>
    361c:	0100000b 	tsteq	r0, fp
    3620:	003a0127 	eorseq	r0, sl, r7, lsr #2
    3624:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
    3628:	bd1b0000 	ldclt	0, cr0, [fp, #-0]
    362c:	01000014 	tsteq	r0, r4, lsl r0
    3630:	09260129 	stmdbeq	r6!, {r0, r3, r5, r8}
    3634:	91020000 	mrsls	r0, (UNDEF: 2)
    3638:	12b21260 	adcsne	r1, r2, #96, 4
    363c:	17a00800 	strne	r0, [r0, r0, lsl #16]!
    3640:	0d1c0000 	ldceq	0, cr0, [ip, #-0]
    3644:	01130000 	tsteq	r3, r0
    3648:	007d0250 	rsbseq	r0, sp, r0, asr r2
    364c:	12d81200 	sbcsne	r1, r8, #0, 4
    3650:	17b70800 	ldrne	r0, [r7, r0, lsl #16]!
    3654:	0d330000 	ldceq	0, cr0, [r3, #-0]
    3658:	01130000 	tsteq	r3, r0
    365c:	000c0550 	andeq	r0, ip, r0, asr r5
    3660:	00400138 	subeq	r0, r0, r8, lsr r1
    3664:	0012e012 	andseq	lr, r2, r2, lsl r0
    3668:	0017ce08 	andseq	ip, r7, r8, lsl #28
    366c:	000d5000 	andeq	r5, sp, r0
    3670:	51011300 	mrspl	r1, SP_irq
    3674:	13007d02 	movwne	r7, #3330	; 0xd02
    3678:	0c055001 	stceq	0, cr5, [r5], {1}
    367c:	40013800 	andmi	r3, r1, r0, lsl #16
    3680:	12ec1200 	rscne	r1, ip, #0, 4
    3684:	17e40800 	strbne	r0, [r4, r0, lsl #16]!
    3688:	0d730000 	ldcleq	0, cr0, [r3, #-0]
    368c:	01130000 	tsteq	r3, r0
    3690:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    3694:	0a035101 	beq	d7aa0 <__Stack_Size+0xd76a0>
    3698:	01130525 	tsteq	r3, r5, lsr #10
    369c:	000c0550 	andeq	r0, ip, r0, asr r5
    36a0:	00400138 	subeq	r0, r0, r8, lsr r1
    36a4:	0012fe12 	andseq	pc, r2, r2, lsl lr	; <UNPREDICTABLE>
    36a8:	0017b708 	andseq	fp, r7, r8, lsl #14
    36ac:	000d8a00 	andeq	r8, sp, r0, lsl #20
    36b0:	50011300 	andpl	r1, r1, r0, lsl #6
    36b4:	50000c05 	andpl	r0, r0, r5, lsl #24
    36b8:	12004000 	andne	r4, r0, #0
    36bc:	08001306 	stmdaeq	r0, {r1, r2, r8, r9, ip}
    36c0:	000017ce 	andeq	r1, r0, lr, asr #15
    36c4:	00000da7 	andeq	r0, r0, r7, lsr #27
    36c8:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    36cc:	0113007d 	tsteq	r3, sp, ror r0
    36d0:	000c0550 	andeq	r0, ip, r0, asr r5
    36d4:	00400050 	subeq	r0, r0, r0, asr r0
    36d8:	00131212 	andseq	r1, r3, r2, lsl r2
    36dc:	0017e408 	andseq	lr, r7, r8, lsl #8
    36e0:	000dcb00 	andeq	ip, sp, r0, lsl #22
    36e4:	52011300 	andpl	r1, r1, #0, 6
    36e8:	13007402 	movwne	r7, #1026	; 0x402
    36ec:	0a035101 	beq	d7af8 <__Stack_Size+0xd76f8>
    36f0:	01130525 	tsteq	r3, r5, lsr #10
    36f4:	000c0550 	andeq	r0, ip, r0, asr r5
    36f8:	00400050 	subeq	r0, r0, r0, asr r0
    36fc:	00132612 	andseq	r2, r3, r2, lsl r6
    3700:	0017b708 	andseq	fp, r7, r8, lsl #14
    3704:	000de200 	andeq	lr, sp, r0, lsl #4
    3708:	50011300 	andpl	r1, r1, r0, lsl #6
    370c:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    3710:	12004000 	andne	r4, r0, #0
    3714:	0800132e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, ip}
    3718:	000017ce 	andeq	r1, r0, lr, asr #15
    371c:	00000dff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3720:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3724:	0113007d 	tsteq	r3, sp, ror r0
    3728:	000c0550 	andeq	r0, ip, r0, asr r5
    372c:	00400048 	subeq	r0, r0, r8, asr #32
    3730:	00133a12 	andseq	r3, r3, r2, lsl sl
    3734:	0017e408 	andseq	lr, r7, r8, lsl #8
    3738:	000e2200 	andeq	r2, lr, r0, lsl #4
    373c:	52011300 	andpl	r1, r1, #0, 6
    3740:	01133101 	tsteq	r3, r1, lsl #2
    3744:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    3748:	50011305 	andpl	r1, r1, r5, lsl #6
    374c:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    3750:	17004000 	strne	r4, [r0, -r0]
    3754:	08001342 	stmdaeq	r0, {r1, r6, r8, r9, ip}
    3758:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    375c:	11fd1c00 	mvnsne	r1, r0, lsl #24
    3760:	66010000 	strvs	r0, [r1], -r0
    3764:	00003a01 	andeq	r3, r0, r1, lsl #20
    3768:	00135800 	andseq	r5, r3, r0, lsl #16
    376c:	00002408 	andeq	r2, r0, r8, lsl #8
    3770:	579c0100 	ldrpl	r0, [ip, r0, lsl #2]
    3774:	1a00000e 	bne	37b4 <__Stack_Size+0x33b4>
    3778:	00001bf4 	strdeq	r1, [r0], -r4
    377c:	5e016601 	cfmadd32pl	mvax0, mvfx6, mvfx1, mvfx1
    3780:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    3784:	00000009 	andeq	r0, r0, r9
    3788:	0015fb19 	andseq	pc, r5, r9, lsl fp	; <UNPREDICTABLE>
    378c:	01790100 	cmneq	r9, r0, lsl #2
    3790:	0800137c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip}
    3794:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3798:	10899c01 	addne	r9, r9, r1, lsl #24
    379c:	ca1b0000 	bgt	6c37a4 <__Stack_Size+0x6c33a4>
    37a0:	01000011 	tsteq	r0, r1, lsl r0
    37a4:	069f017c 			; <UNDEFINED> instruction: 0x069f017c
    37a8:	91020000 	mrsls	r0, (UNDEF: 2)
    37ac:	1386125c 	orrne	r1, r6, #92, 4	; 0xc0000005
    37b0:	18150800 	ldmdane	r5, {fp}
    37b4:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
    37b8:	01130000 	tsteq	r3, r0
    37bc:	5c910250 	lfmpl	f0, 4, [r1], {80}	; 0x50
    37c0:	13a81200 			; <UNDEFINED> instruction: 0x13a81200
    37c4:	182d0800 	stmdane	sp!, {fp}
    37c8:	0ead0000 	cdpeq	0, 10, cr0, cr13, cr0, {0}
    37cc:	01130000 	tsteq	r3, r0
    37d0:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    37d4:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    37d8:	0124000c 	teqeq	r4, ip
    37dc:	b0120040 	andslt	r0, r2, r0, asr #32
    37e0:	2d080013 	stccs	0, cr0, [r8, #-76]	; 0xffffffb4
    37e4:	ca000018 	bgt	384c <__Stack_Size+0x344c>
    37e8:	1300000e 	movwne	r0, #14
    37ec:	91025101 	tstls	r2, r1, lsl #2
    37f0:	5001135c 	andpl	r1, r1, ip, asr r3
    37f4:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    37f8:	12004001 	andne	r4, r0, #1
    37fc:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    3800:	0000184a 	andeq	r1, r0, sl, asr #16
    3804:	00000ef1 	strdeq	r0, [r0], -r1
    3808:	01530113 	cmpeq	r3, r3, lsl r1
    380c:	52011337 	andpl	r1, r1, #-603979776	; 0xdc000000
    3810:	13007402 	movwne	r7, #1026	; 0x402
    3814:	3a015101 	bcc	57c20 <__Stack_Size+0x57820>
    3818:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    381c:	0124000c 	teqeq	r4, ip
    3820:	c8120040 	ldmdagt	r2, {r6}
    3824:	6b080013 	blvs	203878 <__Stack_Size+0x203478>
    3828:	15000018 	strne	r0, [r0, #-24]
    382c:	1300000f 	movwne	r0, #15
    3830:	75025201 	strvc	r5, [r2, #-513]	; 0x201
    3834:	51011300 	mrspl	r1, SP_irq
    3838:	02200a03 	eoreq	r0, r0, #12288	; 0x3000
    383c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3840:	0124000c 	teqeq	r4, ip
    3844:	d4120040 	ldrle	r0, [r2], #-64	; 0x40
    3848:	4a080013 	bmi	20389c <__Stack_Size+0x20349c>
    384c:	3c000018 	stccc	0, cr0, [r0], {24}
    3850:	1300000f 	movwne	r0, #15
    3854:	37015301 	strcc	r5, [r1, -r1, lsl #6]
    3858:	02520113 	subseq	r0, r2, #-1073741820	; 0xc0000004
    385c:	01130074 	tsteq	r3, r4, ror r0
    3860:	13340151 	teqne	r4, #1073741844	; 0x40000014
    3864:	0c055001 	stceq	0, cr5, [r5], {1}
    3868:	40012800 	andmi	r2, r1, r0, lsl #16
    386c:	13e01200 	mvnne	r1, #0, 4
    3870:	186b0800 	stmdane	fp!, {fp}^
    3874:	0f600000 	svceq	0x00600000
    3878:	01130000 	tsteq	r3, r0
    387c:	00750252 	rsbseq	r0, r5, r2, asr r2
    3880:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    3884:	1302200a 	movwne	r2, #8202	; 0x200a
    3888:	0c055001 	stceq	0, cr5, [r5], {1}
    388c:	40012800 	andmi	r2, r1, r0, lsl #16
    3890:	13e81200 	mvnne	r1, #0, 4
    3894:	18870800 	stmne	r7, {fp}
    3898:	0f7d0000 	svceq	0x007d0000
    389c:	01130000 	tsteq	r3, r0
    38a0:	00740251 	rsbseq	r0, r4, r1, asr r2
    38a4:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    38a8:	0124000c 	teqeq	r4, ip
    38ac:	f0120040 			; <UNDEFINED> instruction: 0xf0120040
    38b0:	87080013 	smladhi	r8, r3, r0, r0
    38b4:	9a000018 	bls	391c <__Stack_Size+0x351c>
    38b8:	1300000f 	movwne	r0, #15
    38bc:	74025101 	strvc	r5, [r2], #-257	; 0x101
    38c0:	50011300 	andpl	r1, r1, r0, lsl #6
    38c4:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    38c8:	12004001 	andne	r4, r0, #1
    38cc:	080013f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, ip}
    38d0:	0000189e 	muleq	r0, lr, r8
    38d4:	00000fb1 			; <UNDEFINED> instruction: 0x00000fb1
    38d8:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    38dc:	0124000c 	teqeq	r4, ip
    38e0:	fc120040 	ldc2	0, cr0, [r2], {64}	; 0x40
    38e4:	b0080013 	andlt	r0, r8, r3, lsl r0
    38e8:	c8000018 	stmdagt	r0, {r3, r4}
    38ec:	1300000f 	movwne	r0, #15
    38f0:	0c055001 	stceq	0, cr5, [r5], {1}
    38f4:	40012400 	andmi	r2, r1, r0, lsl #8
    38f8:	14061200 	strne	r1, [r6], #-512	; 0x200
    38fc:	189e0800 	ldmne	lr, {fp}
    3900:	0fdf0000 	svceq	0x00df0000
    3904:	01130000 	tsteq	r3, r0
    3908:	000c0550 	andeq	r0, ip, r0, asr r5
    390c:	00400128 	subeq	r0, r0, r8, lsr #2
    3910:	00140c12 	andseq	r0, r4, r2, lsl ip
    3914:	0018b008 	andseq	fp, r8, r8
    3918:	000ff600 	andeq	pc, pc, r0, lsl #12
    391c:	50011300 	andpl	r1, r1, r0, lsl #6
    3920:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    3924:	12004001 	andne	r4, r0, #1
    3928:	08001416 	stmdaeq	r0, {r1, r2, r4, sl, ip}
    392c:	000018c6 	andeq	r1, r0, r6, asr #17
    3930:	0000100d 	andeq	r1, r0, sp
    3934:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3938:	0124000c 	teqeq	r4, ip
    393c:	1c120040 	ldcne	0, cr0, [r2], {64}	; 0x40
    3940:	d8080014 	stmdale	r8, {r2, r4}
    3944:	24000018 	strcs	r0, [r0], #-24
    3948:	13000010 	movwne	r0, #16
    394c:	0c055001 	stceq	0, cr5, [r5], {1}
    3950:	40012400 	andmi	r2, r1, r0, lsl #8
    3954:	14261200 	strtne	r1, [r6], #-512	; 0x200
    3958:	18c60800 	stmiane	r6, {fp}^
    395c:	103b0000 	eorsne	r0, fp, r0
    3960:	01130000 	tsteq	r3, r0
    3964:	000c0550 	andeq	r0, ip, r0, asr r5
    3968:	00400128 	subeq	r0, r0, r8, lsr #2
    396c:	00142c12 	andseq	r2, r4, r2, lsl ip
    3970:	0018d808 	andseq	sp, r8, r8, lsl #16
    3974:	00105200 	andseq	r5, r0, r0, lsl #4
    3978:	50011300 	andpl	r1, r1, r0, lsl #6
    397c:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    3980:	12004001 	andne	r4, r0, #1
    3984:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
    3988:	000018ee 	andeq	r1, r0, lr, ror #17
    398c:	0000106f 	andeq	r1, r0, pc, rrx
    3990:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3994:	01130074 	tsteq	r3, r4, ror r0
    3998:	000c0550 	andeq	r0, ip, r0, asr r5
    399c:	00400124 	subeq	r0, r0, r4, lsr #2
    39a0:	00144014 	andseq	r4, r4, r4, lsl r0
    39a4:	0018ee08 	andseq	lr, r8, r8, lsl #28
    39a8:	51011300 	mrspl	r1, SP_irq
    39ac:	13007402 	movwne	r7, #1026	; 0x402
    39b0:	0c055001 	stceq	0, cr5, [r5], {1}
    39b4:	40012800 	andmi	r2, r1, r0, lsl #16
    39b8:	0d190000 	ldceq	0, cr0, [r9, #-0]
    39bc:	01000017 	tsteq	r0, r7, lsl r0
    39c0:	144c01b6 	strbne	r0, [ip], #-438	; 0x1b6
    39c4:	00700800 	rsbseq	r0, r0, r0, lsl #16
    39c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    39cc:	00001115 	andeq	r1, r0, r5, lsl r1
    39d0:	0012e71b 	andseq	lr, r2, fp, lsl r7
    39d4:	01bb0100 			; <UNDEFINED> instruction: 0x01bb0100
    39d8:	00000806 	andeq	r0, r0, r6, lsl #16
    39dc:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
    39e0:	0800145c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip}
    39e4:	00001905 	andeq	r1, r0, r5, lsl #18
    39e8:	000010c9 	andeq	r1, r0, r9, asr #1
    39ec:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    39f0:	1308000a 	movwne	r0, #32778	; 0x800a
    39f4:	74025001 	strvc	r5, [r2], #-1
    39f8:	66120000 	ldrvs	r0, [r2], -r0
    39fc:	05080014 	streq	r0, [r8, #-20]
    3a00:	e4000019 	str	r0, [r0], #-25
    3a04:	13000010 	movwne	r0, #16
    3a08:	0a035101 	beq	d7e14 <__Stack_Size+0xd7a14>
    3a0c:	01130400 	tsteq	r3, r0, lsl #8
    3a10:	00740250 	rsbseq	r0, r4, r0, asr r2
    3a14:	14a61200 	strtne	r1, [r6], #512	; 0x200
    3a18:	19210800 	stmdbne	r1!, {fp}
    3a1c:	10fe0000 	rscsne	r0, lr, r0
    3a20:	01130000 	tsteq	r3, r0
    3a24:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    3a28:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a2c:	14000075 	strne	r0, [r0], #-117	; 0x75
    3a30:	080014ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, ip}
    3a34:	00001944 	andeq	r1, r0, r4, asr #18
    3a38:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3a3c:	01130074 	tsteq	r3, r4, ror r0
    3a40:	00750250 	rsbseq	r0, r5, r0, asr r2
    3a44:	1d190000 	ldcne	0, cr0, [r9, #-0]
    3a48:	01000019 	tsteq	r0, r9, lsl r0
    3a4c:	14bc01e4 	ldrtne	r0, [ip], #484	; 0x1e4
    3a50:	01640800 	cmneq	r4, r0, lsl #16
    3a54:	9c010000 	stcls	0, cr0, [r1], {-0}
    3a58:	00001301 	andeq	r1, r0, r1, lsl #6
    3a5c:	0016811b 	andseq	r8, r6, fp, lsl r1
    3a60:	01e70100 	mvneq	r0, r0, lsl #2
    3a64:	00000742 	andeq	r0, r0, r2, asr #14
    3a68:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
    3a6c:	080014ca 	stmdaeq	r0, {r1, r3, r6, r7, sl, ip}
    3a70:	0000195b 	andeq	r1, r0, fp, asr r9
    3a74:	0000114e 	andeq	r1, r0, lr, asr #2
    3a78:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3a7c:	12005c91 	andne	r5, r0, #37120	; 0x9100
    3a80:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
    3a84:	00001972 	andeq	r1, r0, r2, ror r9
    3a88:	00001168 	andeq	r1, r0, r8, ror #2
    3a8c:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    3a90:	01135c91 			; <UNDEFINED> instruction: 0x01135c91
    3a94:	00760250 	rsbseq	r0, r6, r0, asr r2
    3a98:	15001200 	strne	r1, [r0, #-512]	; 0x200
    3a9c:	19720800 	ldmdbne	r2!, {fp}^
    3aa0:	11880000 	orrne	r0, r8, r0
    3aa4:	01130000 	tsteq	r3, r0
    3aa8:	00910851 	addseq	r0, r1, r1, asr r8
    3aac:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3ab0:	01131c28 	tsteq	r3, r8, lsr #24
    3ab4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3ab8:	15181200 	ldrne	r1, [r8, #-512]	; 0x200
    3abc:	19720800 	ldmdbne	r2!, {fp}^
    3ac0:	11a80000 			; <UNDEFINED> instruction: 0x11a80000
    3ac4:	01130000 	tsteq	r3, r0
    3ac8:	00910851 	addseq	r0, r1, r1, asr r8
    3acc:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3ad0:	01131c28 	tsteq	r3, r8, lsr #24
    3ad4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3ad8:	15321200 	ldrne	r1, [r2, #-512]!	; 0x200
    3adc:	19720800 	ldmdbne	r2!, {fp}^
    3ae0:	11c80000 	bicne	r0, r8, r0
    3ae4:	01130000 	tsteq	r3, r0
    3ae8:	00910851 	addseq	r0, r1, r1, asr r8
    3aec:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3af0:	01131c28 	tsteq	r3, r8, lsr #24
    3af4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3af8:	154a1200 	strbne	r1, [sl, #-512]	; 0x200
    3afc:	19720800 	ldmdbne	r2!, {fp}^
    3b00:	11e80000 	mvnne	r0, r0
    3b04:	01130000 	tsteq	r3, r0
    3b08:	00910851 	addseq	r0, r1, r1, asr r8
    3b0c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3b10:	01131c28 	tsteq	r3, r8, lsr #24
    3b14:	00760250 	rsbseq	r0, r6, r0, asr r2
    3b18:	15681200 	strbne	r1, [r8, #-512]!	; 0x200
    3b1c:	19720800 	ldmdbne	r2!, {fp}^
    3b20:	12080000 	andne	r0, r8, #0
    3b24:	01130000 	tsteq	r3, r0
    3b28:	00910851 	addseq	r0, r1, r1, asr r8
    3b2c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3b30:	01131c28 	tsteq	r3, r8, lsr #24
    3b34:	00760250 	rsbseq	r0, r6, r0, asr r2
    3b38:	157e1200 	ldrbne	r1, [lr, #-512]!	; 0x200
    3b3c:	19720800 	ldmdbne	r2!, {fp}^
    3b40:	12280000 	eorne	r0, r8, #0
    3b44:	01130000 	tsteq	r3, r0
    3b48:	00910851 	addseq	r0, r1, r1, asr r8
    3b4c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3b50:	01131c28 	tsteq	r3, r8, lsr #24
    3b54:	00760250 	rsbseq	r0, r6, r0, asr r2
    3b58:	15981200 	ldrne	r1, [r8, #512]	; 0x200
    3b5c:	19720800 	ldmdbne	r2!, {fp}^
    3b60:	12480000 	subne	r0, r8, #0
    3b64:	01130000 	tsteq	r3, r0
    3b68:	00910851 	addseq	r0, r1, r1, asr r8
    3b6c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3b70:	01131c28 	tsteq	r3, r8, lsr #24
    3b74:	00760250 	rsbseq	r0, r6, r0, asr r2
    3b78:	15aa1200 	strne	r1, [sl, #512]!	; 0x200
    3b7c:	19720800 	ldmdbne	r2!, {fp}^
    3b80:	12680000 	rsbne	r0, r8, #0
    3b84:	01130000 	tsteq	r3, r0
    3b88:	00910851 	addseq	r0, r1, r1, asr r8
    3b8c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3b90:	01131c28 	tsteq	r3, r8, lsr #24
    3b94:	00760250 	rsbseq	r0, r6, r0, asr r2
    3b98:	15c81200 	strbne	r1, [r8, #512]	; 0x200
    3b9c:	19720800 	ldmdbne	r2!, {fp}^
    3ba0:	12880000 	addne	r0, r8, #0
    3ba4:	01130000 	tsteq	r3, r0
    3ba8:	00910851 	addseq	r0, r1, r1, asr r8
    3bac:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3bb0:	01131c28 	tsteq	r3, r8, lsr #24
    3bb4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3bb8:	15e21200 	strbne	r1, [r2, #512]!	; 0x200
    3bbc:	19720800 	ldmdbne	r2!, {fp}^
    3bc0:	12a80000 	adcne	r0, r8, #0
    3bc4:	01130000 	tsteq	r3, r0
    3bc8:	00910851 	addseq	r0, r1, r1, asr r8
    3bcc:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3bd0:	01131c28 	tsteq	r3, r8, lsr #24
    3bd4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3bd8:	15f61200 	ldrbne	r1, [r6, #512]!	; 0x200
    3bdc:	19720800 	ldmdbne	r2!, {fp}^
    3be0:	12c80000 	sbcne	r0, r8, #0
    3be4:	01130000 	tsteq	r3, r0
    3be8:	00910851 	addseq	r0, r1, r1, asr r8
    3bec:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3bf0:	01131c28 	tsteq	r3, r8, lsr #24
    3bf4:	00760250 	rsbseq	r0, r6, r0, asr r2
    3bf8:	16081200 	strne	r1, [r8], -r0, lsl #4
    3bfc:	19720800 	ldmdbne	r2!, {fp}^
    3c00:	12eb0000 	rscne	r0, fp, #0
    3c04:	01130000 	tsteq	r3, r0
    3c08:	00910851 	addseq	r0, r1, r1, asr r8
    3c0c:	08220075 	stmdaeq	r2!, {r0, r2, r4, r5, r6}
    3c10:	01131c28 	tsteq	r3, r8, lsr #24
    3c14:	000c0550 	andeq	r0, ip, r0, asr r5
    3c18:	00400114 	subeq	r0, r0, r4, lsl r1
    3c1c:	00161014 	andseq	r1, r6, r4, lsl r0
    3c20:	00198808 	andseq	r8, r9, r8, lsl #16
    3c24:	51011300 	mrspl	r1, SP_irq
    3c28:	01133101 	tsteq	r3, r1, lsl #2
    3c2c:	00750250 	rsbseq	r0, r5, r0, asr r2
    3c30:	0a190000 	beq	643c38 <__Stack_Size+0x643838>
    3c34:	01000019 	tsteq	r0, r9, lsl r0
    3c38:	16200263 	strtne	r0, [r0], -r3, ror #4
    3c3c:	00800800 	addeq	r0, r0, r0, lsl #16
    3c40:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c44:	000013a2 	andeq	r1, r0, r2, lsr #7
    3c48:	00150d1b 	andseq	r0, r5, fp, lsl sp
    3c4c:	02650100 	rsbeq	r0, r5, #0, 2
    3c50:	00000786 	andeq	r0, r0, r6, lsl #15
    3c54:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    3c58:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    3c5c:	0000199e 	muleq	r0, lr, r9
    3c60:	00001340 	andeq	r1, r0, r0, asr #6
    3c64:	01510113 	cmpeq	r1, r3, lsl r1
    3c68:	50011330 	andpl	r1, r1, r0, lsr r3
    3c6c:	24474003 	strbcs	r4, [r7], #-3
    3c70:	16341200 	ldrtne	r1, [r4], -r0, lsl #4
    3c74:	19b50800 	ldmibne	r5!, {fp}
    3c78:	13550000 	cmpne	r5, #0
    3c7c:	01130000 	tsteq	r3, r0
    3c80:	000a0350 	andeq	r0, sl, r0, asr r3
    3c84:	50120006 	andspl	r0, r2, r6
    3c88:	c6080016 			; <UNDEFINED> instruction: 0xc6080016
    3c8c:	69000019 	stmdbvs	r0, {r0, r3, r4}
    3c90:	13000013 	movwne	r0, #19
    3c94:	91025001 	tstls	r2, r1
    3c98:	6a12006c 	bvs	483e50 <__Stack_Size+0x483a50>
    3c9c:	c6080016 			; <UNDEFINED> instruction: 0xc6080016
    3ca0:	7d000019 	stcvc	0, cr0, [r0, #-100]	; 0xffffff9c
    3ca4:	13000013 	movwne	r0, #19
    3ca8:	91025001 	tstls	r2, r1
    3cac:	8412006c 	ldrhi	r0, [r2], #-108	; 0x6c
    3cb0:	c6080016 			; <UNDEFINED> instruction: 0xc6080016
    3cb4:	91000019 	tstls	r0, r9, lsl r0
    3cb8:	13000013 	movwne	r0, #19
    3cbc:	91025001 	tstls	r2, r1
    3cc0:	9c14006c 	ldcls	0, cr0, [r4], {108}	; 0x6c
    3cc4:	c6080016 			; <UNDEFINED> instruction: 0xc6080016
    3cc8:	13000019 	movwne	r0, #25
    3ccc:	91025001 	tstls	r2, r1
    3cd0:	1000006c 	andne	r0, r0, ip, rrx
    3cd4:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    3cd8:	16a02b01 	strtne	r2, [r0], r1, lsl #22
    3cdc:	00880800 	addeq	r0, r8, r0, lsl #16
    3ce0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ce4:	000014f6 	strdeq	r1, [r0], -r6
    3ce8:	0015881d 	andseq	r8, r5, sp, lsl r8
    3cec:	f6610100 			; <UNDEFINED> instruction: 0xf6610100
    3cf0:	c8000014 	stmdagt	r0, {r2, r4}
    3cf4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    3cf8:	19d41d00 	ldmibne	r4, {r8, sl, fp, ip}^
    3cfc:	62010000 	andvs	r0, r1, #0
    3d00:	000014f6 	strdeq	r1, [r0], -r6
    3d04:	000013d9 	ldrdeq	r1, [r0], -r9
    3d08:	a817001e 	ldmdage	r7, {r1, r2, r3, r4}
    3d0c:	de080016 	mcrle	0, 0, r0, cr8, cr6, {0}
    3d10:	17000019 	smladne	r0, r9, r0, r0
    3d14:	080016ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip}
    3d18:	00000b6d 	andeq	r0, r0, sp, ror #22
    3d1c:	0016b017 	andseq	fp, r6, r7, lsl r0
    3d20:	00130108 	andseq	r0, r3, r8, lsl #2
    3d24:	16b41700 	ldrtne	r1, [r4], r0, lsl #14
    3d28:	11150800 	tstne	r5, r0, lsl #16
    3d2c:	b8170000 	ldmdalt	r7, {}	; <UNPREDICTABLE>
    3d30:	e5080016 	str	r0, [r8, #-22]
    3d34:	12000019 	andne	r0, r0, #25
    3d38:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    3d3c:	00000cc3 	andeq	r0, r0, r3, asr #25
    3d40:	00001419 	andeq	r1, r0, r9, lsl r4
    3d44:	01500113 	cmpeq	r0, r3, lsl r1
    3d48:	c6120030 			; <UNDEFINED> instruction: 0xc6120030
    3d4c:	ec080016 	stc	0, cr0, [r8], {22}
    3d50:	2c000019 	stccs	0, cr0, [r0], {25}
    3d54:	13000014 	movwne	r0, #20
    3d58:	30015001 	andcc	r5, r1, r1
    3d5c:	16d01200 	ldrbne	r1, [r0], r0, lsl #4
    3d60:	0cc30800 	stcleq	8, cr0, [r3], {0}
    3d64:	143f0000 	ldrtne	r0, [pc], #-0	; 3d6c <__Stack_Size+0x396c>
    3d68:	01130000 	tsteq	r3, r0
    3d6c:	00320150 	eorseq	r0, r2, r0, asr r1
    3d70:	0016d417 	andseq	sp, r6, r7, lsl r4
    3d74:	000e5708 	andeq	r5, lr, r8, lsl #14
    3d78:	16d81700 	ldrbne	r1, [r8], r0, lsl #14
    3d7c:	0b330800 	bleq	cc5d84 <__Stack_Size+0xcc5984>
    3d80:	dc170000 	ldcle	0, cr0, [r7], {-0}
    3d84:	1d080016 	stcne	0, cr0, [r8, #-88]	; 0xffffffa8
    3d88:	1700000a 	strne	r0, [r0, -sl]
    3d8c:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    3d90:	00001089 	andeq	r1, r0, r9, lsl #1
    3d94:	0016e417 	andseq	lr, r6, r7, lsl r4
    3d98:	00093108 	andeq	r3, r9, r8, lsl #2
    3d9c:	16ee1200 	strbtne	r1, [lr], r0, lsl #4
    3da0:	1a010800 	bne	45da8 <__Stack_Size+0x459a8>
    3da4:	14870000 	strne	r0, [r7], #0
    3da8:	01130000 	tsteq	r3, r0
    3dac:	000a0351 	andeq	r0, sl, r1, asr r3
    3db0:	50011302 	andpl	r1, r1, r2, lsl #6
    3db4:	00007402 	andeq	r7, r0, r2, lsl #8
    3db8:	0016f612 	andseq	pc, r6, r2, lsl r6	; <UNPREDICTABLE>
    3dbc:	00190508 	andseq	r0, r9, r8, lsl #10
    3dc0:	0014a400 	andseq	sl, r4, r0, lsl #8
    3dc4:	51011300 	mrspl	r1, SP_irq
    3dc8:	13200802 	teqne	r0, #131072	; 0x20000
    3dcc:	0c055001 	stceq	0, cr5, [r5], {1}
    3dd0:	40010c00 	andmi	r0, r1, r0, lsl #24
    3dd4:	17001200 	strne	r1, [r0, -r0, lsl #4]
    3dd8:	19050800 	stmdbne	r5, {fp}
    3ddc:	14bf0000 	ldrtne	r0, [pc], #0	; 3de4 <__Stack_Size+0x39e4>
    3de0:	01130000 	tsteq	r3, r0
    3de4:	000a0351 	andeq	r0, sl, r1, asr r3
    3de8:	50011304 	andpl	r1, r1, r4, lsl #6
    3dec:	00007402 	andeq	r7, r0, r2, lsl #8
    3df0:	00170a12 	andseq	r0, r7, r2, lsl sl
    3df4:	00190508 	andseq	r0, r9, r8, lsl #10
    3df8:	0014da00 	andseq	sp, r4, r0, lsl #20
    3dfc:	51011300 	mrspl	r1, SP_irq
    3e00:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    3e04:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3e08:	17000074 	smlsdxne	r0, r4, r0, r0
    3e0c:	0800170e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, ip}
    3e10:	00001a17 	andeq	r1, r0, r7, lsl sl
    3e14:	00171217 	andseq	r1, r7, r7, lsl r2
    3e18:	001a1e08 	andseq	r1, sl, r8, lsl #28
    3e1c:	171a1f00 	ldrne	r1, [sl, -r0, lsl #30]
    3e20:	1a2f0800 	bne	bc5e28 <__Stack_Size+0xbc5a28>
    3e24:	20000000 	andcs	r0, r0, r0
    3e28:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3e2c:	f9210074 			; <UNDEFINED> instruction: 0xf9210074
    3e30:	01000012 	tsteq	r0, r2, lsl r0
    3e34:	00007f1c 	andeq	r7, r0, ip, lsl pc
    3e38:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    3e3c:	21200001 	teqcs	r0, r1
    3e40:	000018a9 	andeq	r1, r0, r9, lsr #17
    3e44:	007f1d01 	rsbseq	r1, pc, r1, lsl #26
    3e48:	03050000 	movweq	r0, #20480	; 0x5000
    3e4c:	2000013a 	andcs	r0, r0, sl, lsr r1
    3e50:	0015c021 	andseq	ip, r5, r1, lsr #32
    3e54:	7f1e0100 	svcvc	0x001e0100
    3e58:	05000000 	streq	r0, [r0, #-0]
    3e5c:	00013803 	andeq	r3, r1, r3, lsl #16
    3e60:	00c52120 	sbceq	r2, r5, r0, lsr #2
    3e64:	1f010000 	svcne	0x00010000
    3e68:	0000007f 	andeq	r0, r0, pc, ror r0
    3e6c:	01280305 	teqeq	r8, r5, lsl #6
    3e70:	dc212000 	stcle	0, cr2, [r1], #-0
    3e74:	01000011 	tsteq	r0, r1, lsl r0
    3e78:	00003a21 	andeq	r3, r0, r1, lsr #20
    3e7c:	2c030500 	cfstr32cs	mvfx0, [r3], {-0}
    3e80:	21200001 	teqcs	r0, r1
    3e84:	0000129b 	muleq	r0, fp, r2
    3e88:	003a2201 	eorseq	r2, sl, r1, lsl #4
    3e8c:	03050000 	movweq	r0, #20480	; 0x5000
    3e90:	20000130 	andcs	r0, r0, r0, lsr r1
    3e94:	0014e221 	andseq	lr, r4, r1, lsr #4
    3e98:	3a240100 	bcc	9042a0 <__Stack_Size+0x903ea0>
    3e9c:	05000000 	streq	r0, [r0, #-0]
    3ea0:	00013403 	andeq	r3, r1, r3, lsl #8
    3ea4:	18762220 	ldmdane	r6!, {r5, r9, sp}^
    3ea8:	ac080000 	stcge	0, cr0, [r8], {-0}
    3eac:	00158602 	andseq	r8, r5, r2, lsl #12
    3eb0:	15862300 	strne	r2, [r6, #768]	; 0x300
    3eb4:	24000000 	strcs	r0, [r0], #-0
    3eb8:	00085604 	andeq	r5, r8, r4, lsl #12
    3ebc:	11642200 	cmnne	r4, r0, lsl #4
    3ec0:	ad080000 	stcge	0, cr0, [r8, #-0]
    3ec4:	00159e02 	andseq	r9, r5, r2, lsl #28
    3ec8:	159e2300 	ldrne	r2, [lr, #768]	; 0x300
    3ecc:	24000000 	strcs	r0, [r0], #-0
    3ed0:	0008ca04 	andeq	ip, r8, r4, lsl #20
    3ed4:	18c32200 	stmiane	r3, {r9, sp}^
    3ed8:	a3080000 	movwge	r0, #32768	; 0x8000
    3edc:	0015b602 	andseq	fp, r5, r2, lsl #12
    3ee0:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3ee4:	24000000 	strcs	r0, [r0], #-0
    3ee8:	00057804 	andeq	r7, r5, r4, lsl #16
    3eec:	14d12200 	ldrbne	r2, [r1], #512	; 0x200
    3ef0:	a4080000 	strge	r0, [r8], #-0
    3ef4:	0015d302 	andseq	sp, r5, r2, lsl #6
    3ef8:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3efc:	86230000 	strthi	r0, [r3], -r0
    3f00:	00000015 	andeq	r0, r0, r5, lsl r0
    3f04:	0015c922 	andseq	ip, r5, r2, lsr #18
    3f08:	02a80800 	adceq	r0, r8, #0, 16
    3f0c:	000015ea 	andeq	r1, r0, sl, ror #11
    3f10:	0015b623 	andseq	fp, r5, r3, lsr #12
    3f14:	159e2300 	ldrne	r2, [lr, #768]	; 0x300
    3f18:	22000000 	andcs	r0, r0, #0
    3f1c:	00001141 	andeq	r1, r0, r1, asr #2
    3f20:	0102d008 	tsteq	r2, r8
    3f24:	23000016 	movwcs	r0, #22
    3f28:	000015b6 			; <UNDEFINED> instruction: 0x000015b6
    3f2c:	00004c23 	andeq	r4, r0, r3, lsr #24
    3f30:	e6220000 	strt	r0, [r2], -r0
    3f34:	08000019 	stmdaeq	r0, {r0, r3, r4}
    3f38:	161802b0 			; <UNDEFINED> instruction: 0x161802b0
    3f3c:	b6230000 	strtlt	r0, [r3], -r0
    3f40:	23000015 	movwcs	r0, #21
    3f44:	000000c4 	andeq	r0, r0, r4, asr #1
    3f48:	181d2200 	ldmdane	sp, {r9, sp}
    3f4c:	b1080000 	mrslt	r0, (UNDEF: 8)
    3f50:	00162f02 	andseq	r2, r6, r2, lsl #30
    3f54:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3f58:	c4230000 	strtgt	r0, [r3], #-0
    3f5c:	00000000 	andeq	r0, r0, r0
    3f60:	001a4b22 	andseq	r4, sl, r2, lsr #22
    3f64:	02c00800 	sbceq	r0, r0, #0, 16
    3f68:	0000164b 	andeq	r1, r0, fp, asr #12
    3f6c:	0015b623 	andseq	fp, r5, r3, lsr #12
    3f70:	004c2300 	subeq	r2, ip, r0, lsl #6
    3f74:	4c230000 	stcmi	0, cr0, [r3], #-0
    3f78:	00000000 	andeq	r0, r0, r0
    3f7c:	00181022 	andseq	r1, r8, r2, lsr #32
    3f80:	02b20800 	adcseq	r0, r2, #0, 16
    3f84:	00001667 	andeq	r1, r0, r7, ror #12
    3f88:	0015b623 	andseq	fp, r5, r3, lsr #12
    3f8c:	004c2300 	subeq	r2, ip, r0, lsl #6
    3f90:	c4230000 	strtgt	r0, [r3], #-0
    3f94:	00000000 	andeq	r0, r0, r0
    3f98:	0012bb25 	andseq	fp, r2, r5, lsr #22
    3f9c:	78380a00 	ldmdavc	r8!, {r9, fp}
    3fa0:	23000016 	movwcs	r0, #22
    3fa4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fa8:	17852500 	strne	r2, [r5, r0, lsl #10]
    3fac:	3a0a0000 	bcc	283fb4 <__Stack_Size+0x283bb4>
    3fb0:	00001689 	andeq	r1, r0, r9, lsl #13
    3fb4:	0000c423 	andeq	ip, r0, r3, lsr #8
    3fb8:	36260000 	strtcc	r0, [r6], -r0
    3fbc:	0b000011 	bleq	4008 <__Stack_Size+0x3c08>
    3fc0:	166425fd 			; <UNDEFINED> instruction: 0x166425fd
    3fc4:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
    3fc8:	000016a1 	andeq	r1, r0, r1, lsr #13
    3fcc:	00003a23 	andeq	r3, r0, r3, lsr #20
    3fd0:	6f270000 	svcvs	0x00270000
    3fd4:	0b000017 	bleq	4038 <__Stack_Size+0x3c38>
    3fd8:	0000e4ff 	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
    3fdc:	196c2200 	stmdbne	ip!, {r9, sp}^
    3fe0:	120b0000 	andne	r0, fp, #0
    3fe4:	0016c301 	andseq	ip, r6, r1, lsl #6
    3fe8:	003a2300 	eorseq	r2, sl, r0, lsl #6
    3fec:	c4230000 	strtgt	r0, [r3], #-0
    3ff0:	00000000 	andeq	r0, r0, r0
    3ff4:	00152822 	andseq	r2, r5, r2, lsr #16
    3ff8:	01130b00 	tsteq	r3, r0, lsl #22
    3ffc:	000016da 	ldrdeq	r1, [r0], -sl
    4000:	00003a23 	andeq	r3, r0, r3, lsr #20
    4004:	00c42300 	sbceq	r2, r4, r0, lsl #6
    4008:	25000000 	strcs	r0, [r0, #-0]
    400c:	000013f8 	strdeq	r1, [r0], -r8
    4010:	16eb420c 	strbtne	r4, [fp], ip, lsl #4
    4014:	c4230000 	strtgt	r0, [r3], #-0
    4018:	00000000 	andeq	r0, r0, r0
    401c:	00128325 	andseq	r8, r2, r5, lsr #6
    4020:	fcb50d00 	ldc2	13, cr0, [r5]
    4024:	23000016 	movwcs	r0, #22
    4028:	0000003a 	andeq	r0, r0, sl, lsr r0
    402c:	175e2500 	ldrbne	r2, [lr, -r0, lsl #10]
    4030:	b30d0000 	movwlt	r0, #53248	; 0xd000
    4034:	0000170d 	andeq	r1, r0, sp, lsl #14
    4038:	00003a23 	andeq	r3, r0, r3, lsr #20
    403c:	99220000 	stmdbls	r2!, {}	; <UNPREDICTABLE>
    4040:	0b000016 	bleq	40a0 <__Stack_Size+0x3ca0>
    4044:	171f0106 	ldrne	r0, [pc, -r6, lsl #2]
    4048:	3a230000 	bcc	8c4050 <__Stack_Size+0x8c3c50>
    404c:	00000000 	andeq	r0, r0, r0
    4050:	0012d722 	andseq	sp, r2, r2, lsr #14
    4054:	01080b00 	tsteq	r8, r0, lsl #22
    4058:	00001731 	andeq	r1, r0, r1, lsr r7
    405c:	00003a23 	andeq	r3, r0, r3, lsr #20
    4060:	e6220000 	strt	r0, [r2], -r0
    4064:	0b000016 	bleq	40c4 <__Stack_Size+0x3cc4>
    4068:	17430107 	strbne	r0, [r3, -r7, lsl #2]
    406c:	3a230000 	bcc	8c4074 <__Stack_Size+0x8c3c74>
    4070:	00000000 	andeq	r0, r0, r0
    4074:	00123422 	andseq	r3, r2, r2, lsr #8
    4078:	01020b00 	tsteq	r2, r0, lsl #22
    407c:	0000175a 	andeq	r1, r0, sl, asr r7
    4080:	00003a23 	andeq	r3, r0, r3, lsr #20
    4084:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4088:	22000000 	andcs	r0, r0, #0
    408c:	00001998 	muleq	r0, r8, r9
    4090:	6c01030b 	stcvs	3, cr0, [r1], {11}
    4094:	23000017 	movwcs	r0, #23
    4098:	000000c4 	andeq	r0, r0, r4, asr #1
    409c:	17962800 	ldrne	r2, [r6, r0, lsl #16]
    40a0:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    40a4:	0000a401 	andeq	sl, r0, r1, lsl #8
    40a8:	00178200 	andseq	r8, r7, r0, lsl #4
    40ac:	005e2300 	subseq	r2, lr, r0, lsl #6
    40b0:	22000000 	andcs	r0, r0, #0
    40b4:	0000110c 	andeq	r1, r0, ip, lsl #2
    40b8:	9401040b 	strls	r0, [r1], #-1035	; 0x40b
    40bc:	23000017 	movwcs	r0, #23
    40c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    40c4:	18622900 	stmdane	r2!, {r8, fp, sp}^
    40c8:	050b0000 	streq	r0, [fp, #-0]
    40cc:	00005e01 	andeq	r5, r0, r1, lsl #28
    40d0:	14282500 	strtne	r2, [r8], #-1280	; 0x500
    40d4:	e1090000 	mrs	r0, (UNDEF: 9)
    40d8:	000017b1 			; <UNDEFINED> instruction: 0x000017b1
    40dc:	0017b123 	andseq	fp, r7, r3, lsr #2
    40e0:	04240000 	strteq	r0, [r4], #-0
    40e4:	00000926 	andeq	r0, r0, r6, lsr #18
    40e8:	0018fd25 	andseq	pc, r8, r5, lsr #26
    40ec:	c8df0900 	ldmgt	pc, {r8, fp}^	; <UNPREDICTABLE>
    40f0:	23000017 	movwcs	r0, #23
    40f4:	000017c8 	andeq	r1, r0, r8, asr #15
    40f8:	42042400 	andmi	r2, r4, #0, 8
    40fc:	25000006 	strcs	r0, [r0, #-6]
    4100:	000011f2 	strdeq	r1, [r0], -r2
    4104:	17e4e009 	strbne	lr, [r4, r9]!
    4108:	c8230000 	stmdagt	r3!, {}	; <UNPREDICTABLE>
    410c:	23000017 	movwcs	r0, #23
    4110:	000017b1 			; <UNDEFINED> instruction: 0x000017b1
    4114:	0f8c2500 	svceq	0x008c2500
    4118:	e5090000 	str	r0, [r9, #-0]
    411c:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4120:	0017c823 	andseq	ip, r7, r3, lsr #16
    4124:	004c2300 	subeq	r2, ip, r0, lsl #6
    4128:	c4230000 	strtgt	r0, [r3], #-0
    412c:	00000000 	andeq	r0, r0, r0
    4130:	00112c25 	andseq	r2, r1, r5, lsr #24
    4134:	15e40900 	strbne	r0, [r4, #2304]!	; 0x900
    4138:	23000018 	movwcs	r0, #24
    413c:	000017c8 	andeq	r1, r0, r8, asr #15
    4140:	0000c423 	andeq	ip, r0, r3, lsr #8
    4144:	72220000 	eorvc	r0, r2, #0
    4148:	04000016 	streq	r0, [r0], #-22
    414c:	18270107 	stmdane	r7!, {r0, r1, r2, r8}
    4150:	27230000 	strcs	r0, [r3, -r0]!
    4154:	00000018 	andeq	r0, r0, r8, lsl r0
    4158:	069f0424 	ldreq	r0, [pc], r4, lsr #8
    415c:	d6220000 	strtle	r0, [r2], -r0
    4160:	04000013 	streq	r0, [r0], #-19
    4164:	18440106 	stmdane	r4, {r1, r2, r8}^
    4168:	44230000 	strtmi	r0, [r3], #-0
    416c:	23000018 	movwcs	r0, #24
    4170:	00001827 	andeq	r1, r0, r7, lsr #16
    4174:	e6042400 	str	r2, [r4], -r0, lsl #8
    4178:	22000001 	andcs	r0, r0, #1
    417c:	00001a88 	andeq	r1, r0, r8, lsl #21
    4180:	6b011304 	blvs	48d98 <__Stack_Size+0x48998>
    4184:	23000018 	movwcs	r0, #24
    4188:	00001844 	andeq	r1, r0, r4, asr #16
    418c:	00005e23 	andeq	r5, r0, r3, lsr #28
    4190:	005e2300 	subseq	r2, lr, r0, lsl #6
    4194:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    4198:	00000000 	andeq	r0, r0, r0
    419c:	0016d922 	andseq	sp, r6, r2, lsr #18
    41a0:	010a0400 	tsteq	sl, r0, lsl #8
    41a4:	00001887 	andeq	r1, r0, r7, lsl #17
    41a8:	00184423 	andseq	r4, r8, r3, lsr #8
    41ac:	004c2300 	subeq	r2, ip, r0, lsl #6
    41b0:	c4230000 	strtgt	r0, [r3], #-0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00139722 	andseq	r9, r3, r2, lsr #14
    41bc:	01080400 	tsteq	r8, r0, lsl #8
    41c0:	0000189e 	muleq	r0, lr, r8
    41c4:	00184423 	andseq	r4, r8, r3, lsr #8
    41c8:	00c42300 	sbceq	r2, r4, r0, lsl #6
    41cc:	22000000 	andcs	r0, r0, #0
    41d0:	000015ab 	andeq	r1, r0, fp, lsr #11
    41d4:	b0010b04 	andlt	r0, r1, r4, lsl #22
    41d8:	23000018 	movwcs	r0, #24
    41dc:	00001844 	andeq	r1, r0, r4, asr #16
    41e0:	18ce2800 	stmiane	lr, {fp, sp}^
    41e4:	0c040000 	stceq	0, cr0, [r4], {-0}
    41e8:	0000a401 	andeq	sl, r0, r1, lsl #8
    41ec:	0018c600 	andseq	ip, r8, r0, lsl #12
    41f0:	18442300 	stmdane	r4, {r8, r9, sp}^
    41f4:	22000000 	andcs	r0, r0, #0
    41f8:	0000164f 	andeq	r1, r0, pc, asr #12
    41fc:	d8010d04 	stmdale	r1, {r2, r8, sl, fp}
    4200:	23000018 	movwcs	r0, #24
    4204:	00001844 	andeq	r1, r0, r4, asr #16
    4208:	11a92800 			; <UNDEFINED> instruction: 0x11a92800
    420c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    4210:	0000a401 	andeq	sl, r0, r1, lsl #8
    4214:	0018ee00 	andseq	lr, r8, r0, lsl #28
    4218:	18442300 	stmdane	r4, {r8, r9, sp}^
    421c:	22000000 	andcs	r0, r0, #0
    4220:	000013df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4224:	05010f04 	streq	r0, [r1, #-3844]	; 0xf04
    4228:	23000019 	movwcs	r0, #25
    422c:	00001844 	andeq	r1, r0, r4, asr #16
    4230:	0000c423 	andeq	ip, r0, r3, lsr #8
    4234:	ee250000 	cdp	0, 2, cr0, cr5, cr0, {0}
    4238:	0500000a 	streq	r0, [r0, #-10]
    423c:	00191be1 	andseq	r1, r9, r1, ror #23
    4240:	191b2300 	ldmdbne	fp, {r8, r9, sp}
    4244:	4c230000 	stcmi	0, cr0, [r3], #-0
    4248:	00000000 	andeq	r0, r0, r0
    424c:	025d0424 	subseq	r0, sp, #36, 8	; 0x24000000
    4250:	e9220000 	stmdb	r2!, {}	; <UNPREDICTABLE>
    4254:	07000011 	smladeq	r0, r1, r0, r0
    4258:	19380108 	ldmdbne	r8!, {r3, r8}
    425c:	38230000 	stmdacc	r3!, {}	; <UNPREDICTABLE>
    4260:	23000019 	movwcs	r0, #25
    4264:	0000193e 	andeq	r1, r0, lr, lsr r9
    4268:	5b042400 	blpl	10d270 <__Stack_Size+0x10ce70>
    426c:	24000003 	strcs	r0, [r0], #-3
    4270:	00080604 	andeq	r0, r8, r4, lsl #12
    4274:	15202200 	strne	r2, [r0, #-512]!	; 0x200
    4278:	0c070000 	stceq	0, cr0, [r7], {-0}
    427c:	00195b01 	andseq	r5, r9, r1, lsl #22
    4280:	19382300 	ldmdbne	r8!, {r8, r9, sp}
    4284:	c4230000 	strtgt	r0, [r3], #-0
    4288:	00000000 	andeq	r0, r0, r0
    428c:	00159b25 	andseq	r9, r5, r5, lsr #22
    4290:	6cdc0500 	cfldr64vs	mvdx0, [ip], {0}
    4294:	23000019 	movwcs	r0, #25
    4298:	0000196c 	andeq	r1, r0, ip, ror #18
    429c:	42042400 	andmi	r2, r4, #0, 8
    42a0:	25000007 	strcs	r0, [r0, #-7]
    42a4:	000012cd 	andeq	r1, r0, sp, asr #5
    42a8:	1988db05 	stmibne	r8, {r0, r2, r8, r9, fp, ip, lr, pc}
    42ac:	1b230000 	blne	8c42b4 <__Stack_Size+0x8c3eb4>
    42b0:	23000019 	movwcs	r0, #25
    42b4:	0000196c 	andeq	r1, r0, ip, ror #18
    42b8:	12532500 	subsne	r2, r3, #0, 10
    42bc:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    42c0:	0000199e 	muleq	r0, lr, r9
    42c4:	00003a23 	andeq	r3, r0, r3, lsr #20
    42c8:	00c42300 	sbceq	r2, r4, r0, lsl #6
    42cc:	22000000 	andcs	r0, r0, #0
    42d0:	00001550 	andeq	r1, r0, r0, asr r5
    42d4:	b5010f06 	strlt	r0, [r1, #-3846]	; 0xf06
    42d8:	23000019 	movwcs	r0, #25
    42dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    42e0:	00003a23 	andeq	r3, r0, r3, lsr #20
    42e4:	bb250000 	bllt	9442ec <__Stack_Size+0x943eec>
    42e8:	06000019 			; <UNDEFINED> instruction: 0x06000019
    42ec:	0019c6ff 			; <UNDEFINED> instruction: 0x0019c6ff
    42f0:	003a2300 	eorseq	r2, sl, r0, lsl #6
    42f4:	22000000 	andcs	r0, r0, #0
    42f8:	000016f6 	strdeq	r1, [r0], -r6
    42fc:	d8010006 	stmdale	r1, {r1, r2}
    4300:	23000019 	movwcs	r0, #25
    4304:	000019d8 	ldrdeq	r1, [r0], -r8
    4308:	86042400 	strhi	r2, [r4], -r0, lsl #8
    430c:	26000007 	strcs	r0, [r0], -r7
    4310:	00001700 	andeq	r1, r0, r0, lsl #14
    4314:	5d26290e 	stcpl	9, cr2, [r6, #-56]!	; 0xffffffc8
    4318:	0d000014 	stceq	0, cr0, [r0, #-80]	; 0xffffffb0
    431c:	0a192ab8 	beq	64ee04 <__Stack_Size+0x64ea04>
    4320:	0b0f0000 	bleq	3c4328 <__Stack_Size+0x3c3f28>
    4324:	000014f6 	strdeq	r1, [r0], -r6
    4328:	00001a01 	andeq	r1, r0, r1, lsl #20
    432c:	0014f623 	andseq	pc, r4, r3, lsr #12
    4330:	d4250000 	strtle	r0, [r5], #-0
    4334:	0500000a 	streq	r0, [r0, #-10]
    4338:	001a17e2 	andseq	r1, sl, r2, ror #15
    433c:	191b2300 	ldmdbne	fp, {r8, r9, sp}
    4340:	4c230000 	stcmi	0, cr0, [r3], #-0
    4344:	00000000 	andeq	r0, r0, r0
    4348:	001a5f26 	andseq	r5, sl, r6, lsr #30
    434c:	1d280e00 	stcne	14, cr0, [r8, #-0]
    4350:	00001588 	andeq	r1, r0, r8, lsl #11
    4354:	14f66101 	ldrbtne	r6, [r6], #257	; 0x101
    4358:	1a2f0000 	bne	bc4360 <__Stack_Size+0xbc3f60>
    435c:	001e0000 	andseq	r0, lr, r0
    4360:	0019d42b 	andseq	sp, r9, fp, lsr #8
    4364:	f6620100 			; <UNDEFINED> instruction: 0xf6620100
    4368:	1e000014 	mcrne	0, 0, r0, cr0, cr4, {0}
    436c:	066b0000 	strbteq	r0, [fp], -r0
    4370:	00040000 	andeq	r0, r4, r0
    4374:	00000f38 	andeq	r0, r0, r8, lsr pc
    4378:	019e0104 	orrseq	r0, lr, r4, lsl #2
    437c:	fc010000 	stc2	0, cr0, [r1], {-0}
    4380:	e400001a 	str	r0, [r0], #-26
    4384:	28000007 	stmdacs	r0, {r0, r1, r2}
    4388:	cc080017 	stcgt	0, cr0, [r8], {23}
    438c:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    4390:	0200000e 	andeq	r0, r0, #14
    4394:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    4398:	02020000 	andeq	r0, r2, #0
    439c:	00059205 	andeq	r9, r5, r5, lsl #4
    43a0:	06010200 	streq	r0, [r1], -r0, lsl #4
    43a4:	0000068a 	andeq	r0, r0, sl, lsl #13
    43a8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    43ac:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    43b0:	02000000 	andeq	r0, r0, #0
    43b4:	06230704 	strteq	r0, [r3], -r4, lsl #14
    43b8:	75030000 	strvc	r0, [r3, #-0]
    43bc:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    43c0:	00005728 	andeq	r5, r0, r8, lsr #14
    43c4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    43c8:	0000076c 	andeq	r0, r0, ip, ror #14
    43cc:	00387503 	eorseq	r7, r8, r3, lsl #10
    43d0:	00682902 	rsbeq	r2, r8, r2, lsl #18
    43d4:	01020000 	mrseq	r0, (UNDEF: 2)
    43d8:	00068808 	andeq	r8, r6, r8, lsl #16
    43dc:	0a500400 	beq	14053e4 <__Stack_Size+0x1404fe4>
    43e0:	2f020000 	svccs	0x00020000
    43e4:	0000007a 	andeq	r0, r0, sl, ror r0
    43e8:	00004505 	andeq	r4, r0, r5, lsl #10
    43ec:	02010600 	andeq	r0, r1, #0, 12
    43f0:	00009439 	andeq	r9, r0, r9, lsr r4
    43f4:	0c090700 	stceq	7, cr0, [r9], {-0}
    43f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    43fc:	00544553 	subseq	r4, r4, r3, asr r5
    4400:	9d040001 	stcls	0, cr0, [r4, #-4]
    4404:	02000017 	andeq	r0, r0, #23
    4408:	00007f39 	andeq	r7, r0, r9, lsr pc
    440c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4410:	0000061a 	andeq	r0, r0, sl, lsl r6
    4414:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
    4418:	00010b01 	andeq	r0, r1, r1, lsl #22
    441c:	52430a00 	subpl	r0, r3, #0, 20
    4420:	5003004c 	andpl	r0, r3, ip, asr #32
    4424:	00006f01 	andeq	r6, r0, r1, lsl #30
    4428:	430a0000 	movwmi	r0, #40960	; 0xa000
    442c:	03004852 	movweq	r4, #2130	; 0x852
    4430:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    4434:	0a040000 	beq	10443c <__Stack_Size+0x10403c>
    4438:	00524449 	subseq	r4, r2, r9, asr #8
    443c:	6f015203 	svcvs	0x00015203
    4440:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4444:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
    4448:	01530300 	cmpeq	r3, r0, lsl #6
    444c:	0000006f 	andeq	r0, r0, pc, rrx
    4450:	0a3c0b0c 	beq	f07088 <__Stack_Size+0xf06c88>
    4454:	54030000 	strpl	r0, [r3], #-0
    4458:	00006f01 	andeq	r6, r0, r1, lsl #30
    445c:	420a1000 	andmi	r1, sl, #0
    4460:	03005252 	movweq	r5, #594	; 0x252
    4464:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    4468:	0b140000 	bleq	504470 <__Stack_Size+0x504070>
    446c:	000009f9 	strdeq	r0, [r0], -r9
    4470:	6f015603 	svcvs	0x00015603
    4474:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4478:	0a740c00 	beq	1d07480 <__Stack_Size+0x1d07080>
    447c:	57030000 	strpl	r0, [r3, -r0]
    4480:	0000a601 	andeq	sl, r0, r1, lsl #12
    4484:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4488:	00013e1c 	andeq	r3, r1, ip, lsl lr
    448c:	1b870700 	blne	fe1c6094 <SCS_BASE+0x1e1b8094>
    4490:	07010000 	streq	r0, [r1, -r0]
    4494:	00001b3f 	andeq	r1, r0, pc, lsr fp
    4498:	1ac80702 	bne	ff2060a8 <SCS_BASE+0x1f1f80a8>
    449c:	07030000 	streq	r0, [r3, -r0]
    44a0:	00001b78 	andeq	r1, r0, r8, ror fp
    44a4:	1b920704 	blne	fe4860bc <SCS_BASE+0x1e4780bc>
    44a8:	00050000 	andeq	r0, r5, r0
    44ac:	001b2604 	andseq	r2, fp, r4, lsl #12
    44b0:	17220400 	strne	r0, [r2, -r0, lsl #8]!
    44b4:	06000001 	streq	r0, [r0], -r1
    44b8:	5d170501 	cfldr32pl	mvfx0, [r7, #-4]
    44bc:	08000001 	stmdaeq	r0, {r0}
    44c0:	0046464f 	subeq	r4, r6, pc, asr #12
    44c4:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
    44c8:	04000100 	streq	r0, [r0], #-256	; 0x100
    44cc:	0000071d 	andeq	r0, r0, sp, lsl r7
    44d0:	01491705 	cmpeq	r9, r5, lsl #14
    44d4:	f60d0000 			; <UNDEFINED> instruction: 0xf60d0000
    44d8:	0100001a 	tsteq	r0, sl, lsl r0
    44dc:	003a0159 	eorseq	r0, sl, r9, asr r1
    44e0:	86010000 	strhi	r0, [r1], -r0
    44e4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    44e8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    44ec:	3a015901 	bcc	5a8f8 <__Stack_Size+0x5a4f8>
    44f0:	00000000 	andeq	r0, r0, r0
    44f4:	001b330d 	andseq	r3, fp, sp, lsl #6
    44f8:	01820100 	orreq	r0, r2, r0, lsl #2
    44fc:	0000004c 	andeq	r0, r0, ip, asr #32
    4500:	0001b001 	andeq	fp, r1, r1
    4504:	231a0f00 	tstcs	sl, #0, 30
    4508:	82010000 	andhi	r0, r1, #0
    450c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4510:	64411000 	strbvs	r1, [r1], #-0
    4514:	84010072 	strhi	r0, [r1], #-114	; 0x72
    4518:	0001b001 	andeq	fp, r1, r1
    451c:	04110000 	ldreq	r0, [r1], #-0
    4520:	0000004c 	andeq	r0, r0, ip, asr #32
    4524:	001b1712 	andseq	r1, fp, r2, lsl r7
    4528:	012a0100 	teqeq	sl, r0, lsl #2
    452c:	0000005e 	andeq	r0, r0, lr, asr r0
    4530:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
    4534:	0000005e 	andeq	r0, r0, lr, asr r0
    4538:	02629c01 	rsbeq	r9, r2, #256	; 0x100
    453c:	6e130000 	cdpvs	0, 1, cr0, cr3, cr0, {0}
    4540:	01000010 	tsteq	r0, r0, lsl r0
    4544:	005e012b 	subseq	r0, lr, fp, lsr #2
    4548:	09bb0000 	ldmibeq	fp!, {}	; <UNPREDICTABLE>
    454c:	30140000 	andscc	r0, r4, r0
    4550:	aa080017 	bge	2045b4 <__Stack_Size+0x2041b4>
    4554:	f4000005 	vst4.8	{d0-d3}, [r0], r5
    4558:	15000001 	strne	r0, [r0, #-1]
    455c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4560:	3a14007b 	bcc	504754 <__Stack_Size+0x504354>
    4564:	aa080017 	bge	2045c8 <__Stack_Size+0x2041c8>
    4568:	08000005 	stmdaeq	r0, {r0, r2}
    456c:	15000002 	strne	r0, [r0, #-2]
    4570:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4574:	4414007a 	ldrmi	r0, [r4], #-122	; 0x7a
    4578:	aa080017 	bge	2045dc <__Stack_Size+0x2041dc>
    457c:	1c000005 	stcne	0, cr0, [r0], {5}
    4580:	15000002 	strne	r0, [r0, #-2]
    4584:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4588:	4e14007c 	mrcmi	0, 0, r0, cr4, cr12, {3}
    458c:	aa080017 	bge	2045f0 <__Stack_Size+0x2041f0>
    4590:	30000005 	andcc	r0, r0, r5
    4594:	15000002 	strne	r0, [r0, #-2]
    4598:	08025001 	stmdaeq	r2, {r0, ip, lr}
    459c:	5814007d 	ldmdapl	r4, {r0, r2, r3, r4, r5, r6}
    45a0:	aa080017 	bge	204604 <__Stack_Size+0x204204>
    45a4:	44000005 	strmi	r0, [r0], #-5
    45a8:	15000002 	strne	r0, [r0, #-2]
    45ac:	08025001 	stmdaeq	r2, {r0, ip, lr}
    45b0:	6214007e 	andsvs	r0, r4, #126	; 0x7e
    45b4:	aa080017 	bge	204618 <__Stack_Size+0x204218>
    45b8:	58000005 	stmdapl	r0, {r0, r2}
    45bc:	15000002 	strne	r0, [r0, #-2]
    45c0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    45c4:	8216007f 	andshi	r0, r6, #127	; 0x7f
    45c8:	c0080017 	andgt	r0, r8, r7, lsl r0
    45cc:	00000005 	andeq	r0, r0, r5
    45d0:	00086517 	andeq	r6, r8, r7, lsl r5
    45d4:	01480100 	mrseq	r0, (UNDEF: 88)
    45d8:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
    45dc:	0000002a 	andeq	r0, r0, sl, lsr #32
    45e0:	02b99c01 	adcseq	r9, r9, #256	; 0x100
    45e4:	d7180000 	ldrle	r0, [r8, -r0]
    45e8:	0100001b 	tsteq	r0, fp, lsl r0
    45ec:	003a0148 	eorseq	r0, sl, r8, asr #2
    45f0:	09da0000 	ldmibeq	sl, {}^	; <UNPREDICTABLE>
    45f4:	90140000 	andsls	r0, r4, r0
    45f8:	c8080017 	stmdagt	r8, {r0, r1, r2, r4}
    45fc:	9b000005 	blls	4618 <__Stack_Size+0x4218>
    4600:	15000002 	strne	r0, [r0, #-2]
    4604:	31015001 	tstcc	r1, r1
    4608:	17a21400 	strne	r1, [r2, r0, lsl #8]!
    460c:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
    4610:	02af0000 	adceq	r0, pc, #0
    4614:	01150000 	tsteq	r5, r0
    4618:	fe090250 	mcr2	2, 0, r0, cr9, cr0, {2}
    461c:	17ac1900 	strne	r1, [ip, r0, lsl #18]!
    4620:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
    4624:	1a000000 	bne	462c <__Stack_Size+0x422c>
    4628:	00000168 	andeq	r0, r0, r8, ror #2
    462c:	080017b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, ip}
    4630:	00000002 	andeq	r0, r0, r2
    4634:	02d49c01 	sbcseq	r9, r4, #256	; 0x100
    4638:	791b0000 	ldmdbvc	fp, {}	; <UNPREDICTABLE>
    463c:	01000001 	tsteq	r0, r1
    4640:	c4170050 	ldrgt	r0, [r7], #-80	; 0x50
    4644:	0100000c 	tsteq	r0, ip
    4648:	17b2015e 	sbfxne	r0, lr, #2, #19
    464c:	00260800 	eoreq	r0, r6, r0, lsl #16
    4650:	9c010000 	stcls	0, cr0, [r1], {-0}
    4654:	0000032b 	andeq	r0, r0, fp, lsr #6
    4658:	001bbb1c 	andseq	fp, fp, ip, lsl fp
    465c:	015e0100 	cmpeq	lr, r0, lsl #2
    4660:	0000003a 	andeq	r0, r0, sl, lsr r0
    4664:	631d5001 	tstvs	sp, #1
    4668:	0100746e 	tsteq	r0, lr, ror #8
    466c:	003a015f 	eorseq	r0, sl, pc, asr r1
    4670:	0a150000 	beq	544678 <__Stack_Size+0x544278>
    4674:	6d1d0000 	ldcvs	0, cr0, [sp, #-0]
    4678:	01007861 	tsteq	r0, r1, ror #16
    467c:	003a015f 	eorseq	r0, sl, pc, asr r1
    4680:	0a280000 	beq	a04688 <__Stack_Size+0xa04288>
    4684:	741e0000 	ldrvc	r0, [lr], #-0
    4688:	0100706d 	tsteq	r0, sp, rrx
    468c:	003a0160 	eorseq	r0, sl, r0, ror #2
    4690:	03050000 	movweq	r0, #20480	; 0x5000
    4694:	20000b8c 	andcs	r0, r0, ip, lsl #23
    4698:	03621f00 	cmneq	r2, #0, 30
    469c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    46a0:	0017d801 	andseq	sp, r7, r1, lsl #16
    46a4:	00001408 	andeq	r1, r0, r8, lsl #8
    46a8:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    46ac:	00000841 	andeq	r0, r0, r1, asr #16
    46b0:	ec017501 	cfstr32	mvfx7, [r1], {1}
    46b4:	18080017 	stmdane	r8, {r0, r1, r2, r4}
    46b8:	01000000 	mrseq	r0, (UNDEF: 0)
    46bc:	00038b9c 	muleq	r3, ip, fp
    46c0:	0a811800 	beq	fe04a6c8 <SCS_BASE+0x1e03c6c8>
    46c4:	75010000 	strvc	r0, [r1, #-0]
    46c8:	00015d01 	andeq	r5, r1, r1, lsl #26
    46cc:	000a4700 	andeq	r4, sl, r0, lsl #14
    46d0:	17fa2000 	ldrbne	r2, [sl, r0]!
    46d4:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
    46d8:	03810000 	orreq	r0, r1, #0
    46dc:	01150000 	tsteq	r5, r0
    46e0:	000a0351 	andeq	r0, sl, r1, asr r3
    46e4:	50011501 	andpl	r1, r1, r1, lsl #10
    46e8:	0c000c05 	stceq	12, cr0, [r0], {5}
    46ec:	19004001 	stmdbne	r0, {r0, lr}
    46f0:	080017fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    46f4:	000005f5 	strdeq	r0, [r0], -r5
    46f8:	09aa1200 	stmibeq	sl!, {r9, ip}
    46fc:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4700:	00005e01 	andeq	r5, r0, r1, lsl #28
    4704:	00180400 	andseq	r0, r8, r0, lsl #8
    4708:	00001808 	andeq	r1, r0, r8, lsl #16
    470c:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    4710:	21000003 	tstcs	r0, r3
    4714:	0800180c 	stmdaeq	r0, {r2, r3, fp, ip}
    4718:	0000060b 	andeq	r0, r0, fp, lsl #12
    471c:	01500115 	cmpeq	r0, r5, lsl r1
    4720:	1a000030 	bne	47e8 <__Stack_Size+0x43e8>
    4724:	00000186 	andeq	r0, r0, r6, lsl #3
    4728:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
    472c:	0000000e 	andeq	r0, r0, lr
    4730:	03db9c01 	bicseq	r9, fp, #256	; 0x100
    4734:	97220000 	strls	r0, [r2, -r0]!
    4738:	68000001 	stmdavs	r0, {r0}
    473c:	2300000a 	movwcs	r0, #10
    4740:	000001a3 	andeq	r0, r0, r3, lsr #3
    4744:	00000a89 	andeq	r0, r0, r9, lsl #21
    4748:	1abb1700 	bne	feeca350 <SCS_BASE+0x1eebc350>
    474c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    4750:	00182a01 	andseq	r2, r8, r1, lsl #20
    4754:	0000a608 	andeq	sl, r0, r8, lsl #12
    4758:	ee9c0100 	fmle	f0, f4, f0
    475c:	18000004 	stmdane	r0, {r2}
    4760:	0000231a 	andeq	r2, r0, sl, lsl r3
    4764:	3a018901 	bcc	66b70 <__Stack_Size+0x66770>
    4768:	ba000000 	blt	4770 <__Stack_Size+0x4370>
    476c:	1800000a 	stmdane	r0, {r1, r3}
    4770:	00000a2b 	andeq	r0, r0, fp, lsr #20
    4774:	4c018901 	stcmi	9, cr8, [r1], {1}
    4778:	db000000 	blle	4780 <__Stack_Size+0x4380>
    477c:	2400000a 	strcs	r0, [r0], #-10
    4780:	00001bdd 	ldrdeq	r1, [r0], -sp
    4784:	ee018b01 	vmla.f64	d8, d1, d1
    4788:	03000004 	movweq	r0, #4
    478c:	1d77ef91 	ldclne	15, cr14, [r7, #-580]!	; 0xfffffdbc
    4790:	00726441 	rsbseq	r6, r2, r1, asr #8
    4794:	3a018c01 	bcc	677a0 <__Stack_Size+0x673a0>
    4798:	fc000000 	stc2	0, cr0, [r0], {-0}
    479c:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
    47a0:	00746e63 	rsbseq	r6, r4, r3, ror #28
    47a4:	4c018d01 	stcmi	13, cr8, [r1], {1}
    47a8:	2f000000 	svccs	0x00000000
    47ac:	2400000b 	strcs	r0, [r0], #-11
    47b0:	00000fa2 	andeq	r0, r0, r2, lsr #31
    47b4:	f3018e01 	vcge.f32	d8, d1, d1
    47b8:	03000004 	movweq	r0, #4
    47bc:	2577f091 	ldrbcs	pc, [r7, #-145]!	; 0x91	; <UNPREDICTABLE>
    47c0:	00000186 	andeq	r0, r0, r6, lsl #3
    47c4:	0800184a 	stmdaeq	r0, {r1, r3, r6, fp, ip}
    47c8:	0000000a 	andeq	r0, r0, sl
    47cc:	82019601 	andhi	r9, r1, #1048576	; 0x100000
    47d0:	22000004 	andcs	r0, r0, #4
    47d4:	00000197 	muleq	r0, r7, r1
    47d8:	00000b4f 	andeq	r0, r0, pc, asr #22
    47dc:	00184a26 	andseq	r4, r8, r6, lsr #20
    47e0:	00000a08 	andeq	r0, r0, r8, lsl #20
    47e4:	01a32300 			; <UNDEFINED> instruction: 0x01a32300
    47e8:	0b6f0000 	bleq	1bc47f0 <__Stack_Size+0x1bc43f0>
    47ec:	00000000 	andeq	r0, r0, r0
    47f0:	00186c16 	andseq	r6, r8, r6, lsl ip
    47f4:	00062008 	andeq	r2, r6, r8
    47f8:	18721400 	ldmdane	r2!, {sl, ip}^
    47fc:	06270800 	strteq	r0, [r7], -r0, lsl #16
    4800:	049f0000 	ldreq	r0, [pc], #0	; 4808 <__Stack_Size+0x4408>
    4804:	01150000 	tsteq	r5, r0
    4808:	35080250 	strcc	r0, [r8, #-592]	; 0x250
    480c:	18861400 	stmne	r6, {sl, ip}
    4810:	06380800 	ldrteq	r0, [r8], -r0, lsl #16
    4814:	04b90000 	ldrteq	r0, [r9], #0
    4818:	01150000 	tsteq	r5, r0
    481c:	00750251 	rsbseq	r0, r5, r1, asr r2
    4820:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    4824:	14000074 	strne	r0, [r0], #-116	; 0x74
    4828:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    482c:	00000652 	andeq	r0, r0, r2, asr r6
    4830:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4834:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    4838:	07f0000c 	ldrbeq	r0, [r0, ip]!
    483c:	b0140008 	andslt	r0, r4, r8
    4840:	38080018 	stmdacc	r8, {r3, r4}
    4844:	e4000006 	str	r0, [r0], #-6
    4848:	15000004 	strne	r0, [r0, #-4]
    484c:	74025001 	strvc	r5, [r2], #-1
    4850:	c0160000 	andsgt	r0, r6, r0
    4854:	67080018 	smladvs	r8, r8, r0, r0
    4858:	00000006 	andeq	r0, r0, r6
    485c:	00013e05 	andeq	r3, r1, r5, lsl #28
    4860:	004c2700 	subeq	r2, ip, r0, lsl #14
    4864:	05040000 	streq	r0, [r4, #-0]
    4868:	9f280000 	svcls	0x00280000
    486c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    4870:	ae170001 	cdpge	0, 1, cr0, cr7, cr1, {0}
    4874:	0100001b 	tsteq	r0, fp, lsl r0
    4878:	18d001b4 	ldmne	r0, {r2, r4, r5, r7, r8}^
    487c:	00240800 	eoreq	r0, r4, r0, lsl #16
    4880:	9c010000 	stcls	0, cr0, [r1], {-0}
    4884:	00000567 	andeq	r0, r0, r7, ror #10
    4888:	001bdd24 	andseq	sp, fp, r4, lsr #26
    488c:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    4890:	000004ee 	andeq	r0, r0, lr, ror #9
    4894:	16779102 	ldrbtne	r9, [r7], -r2, lsl #2
    4898:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    489c:	00000620 	andeq	r0, r0, r0, lsr #12
    48a0:	0018dc14 	andseq	sp, r8, r4, lsl ip
    48a4:	00062708 	andeq	r2, r6, r8, lsl #14
    48a8:	00054600 	andeq	r4, r5, r0, lsl #12
    48ac:	50011500 	andpl	r1, r1, r0, lsl #10
    48b0:	00350802 	eorseq	r0, r5, r2, lsl #16
    48b4:	0018e214 	andseq	lr, r8, r4, lsl r2
    48b8:	00065208 	andeq	r5, r6, r8, lsl #4
    48bc:	00055d00 	andeq	r5, r5, r0, lsl #26
    48c0:	50011500 	andpl	r1, r1, r0, lsl #10
    48c4:	f0000c05 			; <UNDEFINED> instruction: 0xf0000c05
    48c8:	16000807 	strne	r0, [r0], -r7, lsl #16
    48cc:	080018ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip}
    48d0:	00000667 	andeq	r0, r0, r7, ror #12
    48d4:	1aa12900 	bne	fe84ecdc <SCS_BASE+0x1e840cdc>
    48d8:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    48dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    48e0:	0b900305 	bleq	fe4054fc <SCS_BASE+0x1e3f74fc>
    48e4:	e8292000 	stmda	r9!, {sp}
    48e8:	0100001a 	tsteq	r0, sl, lsl r0
    48ec:	00006f19 	andeq	r6, r0, r9, lsl pc
    48f0:	88030500 	stmdahi	r3, {r8, sl}
    48f4:	2720000b 	strcs	r0, [r0, -fp]!
    48f8:	0000005e 	andeq	r0, r0, lr, asr r0
    48fc:	00000599 	muleq	r0, r9, r5
    4900:	00009f2a 	andeq	r9, r0, sl, lsr #30
    4904:	2900ff00 	stmdbcs	r0, {r8, r9, sl, fp, ip, sp, lr, pc}
    4908:	00001b59 	andeq	r1, r0, r9, asr fp
    490c:	05891d01 	streq	r1, [r9, #3329]	; 0xd01
    4910:	03050000 	movweq	r0, #20480	; 0x5000
    4914:	2000013e 	andcs	r0, r0, lr, lsr r1
    4918:	0017962b 	andseq	r9, r7, fp, lsr #12
    491c:	01190600 	tsteq	r9, r0, lsl #12
    4920:	00000094 	muleq	r0, r4, r0
    4924:	000005c0 	andeq	r0, r0, r0, asr #11
    4928:	00005e2c 	andeq	r5, r0, ip, lsr #28
    492c:	a02d0000 	eorge	r0, sp, r0
    4930:	0600001b 			; <UNDEFINED> instruction: 0x0600001b
    4934:	a82e011a 	stmdage	lr!, {r1, r3, r4, r8}
    4938:	0700001a 	smladeq	r0, sl, r0, r0
    493c:	0005d939 	andeq	sp, r5, r9, lsr r9
    4940:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    4944:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    4948:	00000aee 	andeq	r0, r0, lr, ror #21
    494c:	05efe108 	strbeq	lr, [pc, #264]!	; 4a5c <__Stack_Size+0x465c>
    4950:	ef2c0000 	svc	0x002c0000
    4954:	2c000005 	stccs	0, cr0, [r0], {5}
    4958:	0000004c 	andeq	r0, r0, ip, asr #32
    495c:	0b041100 	bleq	108d64 <__Stack_Size+0x108964>
    4960:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    4964:	00000ad4 	ldrdeq	r0, [r0], -r4
    4968:	060be208 	streq	lr, [fp], -r8, lsl #4
    496c:	ef2c0000 	svc	0x002c0000
    4970:	2c000005 	stccs	0, cr0, [r0], {5}
    4974:	0000004c 	andeq	r0, r0, ip, asr #32
    4978:	1be92f00 	blne	ffa50580 <SCS_BASE+0x1fa42580>
    497c:	37090000 	strcc	r0, [r9, -r0]
    4980:	0000004c 	andeq	r0, r0, ip, asr #32
    4984:	00000620 	andeq	r0, r0, r0, lsr #12
    4988:	00005e2c 	andeq	r5, r0, ip, lsr #28
    498c:	5d300000 	ldcpl	0, cr0, [r0, #-0]
    4990:	04000014 	streq	r0, [r0], #-20
    4994:	1b682eb8 	blne	1a1047c <__Stack_Size+0x1a1007c>
    4998:	c9040000 	stmdbgt	r4, {}	; <UNPREDICTABLE>
    499c:	00000638 	andeq	r0, r0, r8, lsr r6
    49a0:	00004c2c 	andeq	r4, r0, ip, lsr #24
    49a4:	c12f0000 	teqgt	pc, r0
    49a8:	0400001b 	streq	r0, [r0], #-27
    49ac:	00013ebe 			; <UNDEFINED> instruction: 0x00013ebe
    49b0:	00065200 	andeq	r5, r6, r0, lsl #4
    49b4:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    49b8:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    49bc:	00000000 	andeq	r0, r0, r0
    49c0:	001ad82f 	andseq	sp, sl, pc, lsr #16
    49c4:	3eba0400 	cdpcc	4, 11, cr0, cr10, cr0, {0}
    49c8:	67000001 	strvs	r0, [r0, -r1]
    49cc:	2c000006 	stccs	0, cr0, [r0], {6}
    49d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    49d4:	1b4e3000 	blne	13909dc <__Stack_Size+0x13905dc>
    49d8:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    49dc:	00034400 	andeq	r4, r3, r0, lsl #8
    49e0:	e2000400 	and	r0, r0, #0, 8
    49e4:	04000011 	streq	r0, [r0], #-17
    49e8:	00019e01 	andeq	r9, r1, r1, lsl #28
    49ec:	1c100100 	ldfnes	f0, [r0], {-0}
    49f0:	07e40000 	strbeq	r0, [r4, r0]!
    49f4:	18f40000 	ldmne	r4!, {}^	; <UNPREDICTABLE>
    49f8:	00ac0800 	adceq	r0, ip, r0, lsl #16
    49fc:	10900000 	addsne	r0, r0, r0
    4a00:	04020000 	streq	r0, [r2], #-0
    4a04:	0005c105 	andeq	ip, r5, r5, lsl #2
    4a08:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4a0c:	00000592 	muleq	r0, r2, r5
    4a10:	8a060102 	bhi	184e20 <__Stack_Size+0x184a20>
    4a14:	03000006 	movweq	r0, #6
    4a18:	00323375 	eorseq	r3, r2, r5, ror r3
    4a1c:	00452702 	subeq	r2, r5, r2, lsl #14
    4a20:	04020000 	streq	r0, [r2], #-0
    4a24:	00062307 	andeq	r2, r6, r7, lsl #6
    4a28:	31750300 	cmncc	r5, r0, lsl #6
    4a2c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4a30:	00000057 	andeq	r0, r0, r7, asr r0
    4a34:	6c070202 	sfmvs	f0, 4, [r7], {2}
    4a38:	03000007 	movweq	r0, #7
    4a3c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4a40:	00006829 	andeq	r6, r0, r9, lsr #16
    4a44:	08010200 	stmdaeq	r1, {r9}
    4a48:	00000688 	andeq	r0, r0, r8, lsl #13
    4a4c:	000a5004 	andeq	r5, sl, r4
    4a50:	7a2f0200 	bvc	bc5258 <__Stack_Size+0xbc4e58>
    4a54:	05000000 	streq	r0, [r0, #-0]
    4a58:	00000045 	andeq	r0, r0, r5, asr #32
    4a5c:	00022204 	andeq	r2, r2, r4, lsl #4
    4a60:	8a300200 	bhi	c05268 <__Stack_Size+0xc04e68>
    4a64:	05000000 	streq	r0, [r0, #-0]
    4a68:	00000057 	andeq	r0, r0, r7, asr r0
    4a6c:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    4a70:	9a310200 	bls	c45278 <__Stack_Size+0xc44e78>
    4a74:	05000000 	streq	r0, [r0, #-0]
    4a78:	00000068 	andeq	r0, r0, r8, rrx
    4a7c:	24035006 	strcs	r5, [r3], #-6
    4a80:	00000196 	muleq	r0, r6, r1
    4a84:	00525307 	subseq	r5, r2, r7, lsl #6
    4a88:	006f2603 	rsbeq	r2, pc, r3, lsl #12
    4a8c:	07000000 	streq	r0, [r0, -r0]
    4a90:	00315243 	eorseq	r5, r1, r3, asr #4
    4a94:	006f2703 	rsbeq	r2, pc, r3, lsl #14
    4a98:	07040000 	streq	r0, [r4, -r0]
    4a9c:	00325243 	eorseq	r5, r2, r3, asr #4
    4aa0:	006f2803 	rsbeq	r2, pc, r3, lsl #16
    4aa4:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    4aa8:	00001743 	andeq	r1, r0, r3, asr #14
    4aac:	006f2903 	rsbeq	r2, pc, r3, lsl #18
    4ab0:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    4ab4:	00001749 	andeq	r1, r0, r9, asr #14
    4ab8:	006f2a03 	rsbeq	r2, pc, r3, lsl #20
    4abc:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    4ac0:	000019ee 	andeq	r1, r0, lr, ror #19
    4ac4:	006f2b03 	rsbeq	r2, pc, r3, lsl #22
    4ac8:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    4acc:	000019f4 	strdeq	r1, [r0], -r4
    4ad0:	006f2c03 	rsbeq	r2, pc, r3, lsl #24
    4ad4:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    4ad8:	000019fa 	strdeq	r1, [r0], -sl
    4adc:	006f2d03 	rsbeq	r2, pc, r3, lsl #26
    4ae0:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    4ae4:	00001a00 	andeq	r1, r0, r0, lsl #20
    4ae8:	006f2e03 	rsbeq	r2, pc, r3, lsl #28
    4aec:	07200000 	streq	r0, [r0, -r0]!
    4af0:	00525448 	subseq	r5, r2, r8, asr #8
    4af4:	006f2f03 	rsbeq	r2, pc, r3, lsl #30
    4af8:	07240000 	streq	r0, [r4, -r0]!
    4afc:	0052544c 	subseq	r5, r2, ip, asr #8
    4b00:	006f3003 	rsbeq	r3, pc, r3
    4b04:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    4b08:	0000111d 	andeq	r1, r0, sp, lsl r1
    4b0c:	006f3103 	rsbeq	r3, pc, r3, lsl #2
    4b10:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    4b14:	00001122 	andeq	r1, r0, r2, lsr #2
    4b18:	006f3203 	rsbeq	r3, pc, r3, lsl #4
    4b1c:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
    4b20:	00001127 	andeq	r1, r0, r7, lsr #2
    4b24:	006f3303 	rsbeq	r3, pc, r3, lsl #6
    4b28:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    4b2c:	00001694 	muleq	r0, r4, r6
    4b30:	006f3403 	rsbeq	r3, pc, r3, lsl #8
    4b34:	08380000 	ldmdaeq	r8!, {}	; <UNPREDICTABLE>
    4b38:	000017d3 	ldrdeq	r1, [r0], -r3
    4b3c:	006f3503 	rsbeq	r3, pc, r3, lsl #10
    4b40:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    4b44:	000017d8 	ldrdeq	r1, [r0], -r8
    4b48:	006f3603 	rsbeq	r3, pc, r3, lsl #12
    4b4c:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    4b50:	000017dd 	ldrdeq	r1, [r0], -sp
    4b54:	006f3703 	rsbeq	r3, pc, r3, lsl #14
    4b58:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    4b5c:	000017e2 	andeq	r1, r0, r2, ror #15
    4b60:	006f3803 	rsbeq	r3, pc, r3, lsl #16
    4b64:	07480000 	strbeq	r0, [r8, -r0]
    4b68:	03005244 	movweq	r5, #580	; 0x244
    4b6c:	00006f39 	andeq	r6, r0, r9, lsr pc
    4b70:	04004c00 	streq	r4, [r0], #-3072	; 0xc00
    4b74:	000015d5 	ldrdeq	r1, [r0], -r5
    4b78:	009f3a03 	addseq	r3, pc, r3, lsl #20
    4b7c:	04020000 	streq	r0, [r2], #-0
    4b80:	00061a07 	andeq	r1, r6, r7, lsl #20
    4b84:	1be90900 	blne	ffa46f8c <SCS_BASE+0x1fa38f8c>
    4b88:	32010000 	andcc	r0, r1, #0
    4b8c:	0000004c 	andeq	r0, r0, ip, asr #32
    4b90:	0001c401 	andeq	ip, r1, r1, lsl #8
    4b94:	1bf00a00 	blne	ffc0739c <SCS_BASE+0x1fbf939c>
    4b98:	32010000 	andcc	r0, r1, #0
    4b9c:	0000005e 	andeq	r0, r0, lr, asr r0
    4ba0:	01a80b00 			; <UNDEFINED> instruction: 0x01a80b00
    4ba4:	18f40000 	ldmne	r4!, {}^	; <UNPREDICTABLE>
    4ba8:	00100800 	andseq	r0, r0, r0, lsl #16
    4bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    4bb0:	000001e1 	andeq	r0, r0, r1, ror #3
    4bb4:	0001b80c 	andeq	fp, r1, ip, lsl #16
    4bb8:	000b9f00 	andeq	r9, fp, r0, lsl #30
    4bbc:	960d0000 	strls	r0, [sp], -r0
    4bc0:	01000009 	tsteq	r0, r9
    4bc4:	00190439 	andseq	r0, r9, r9, lsr r4
    4bc8:	00009c08 	andeq	r9, r0, r8, lsl #24
    4bcc:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    4bd0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4bd4:	0800196e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, fp, ip}
    4bd8:	00000032 	andeq	r0, r0, r2, lsr r0
    4bdc:	00000228 	andeq	r0, r0, r8, lsr #4
    4be0:	0008970f 	andeq	r9, r8, pc, lsl #14
    4be4:	5e430100 	dvfpls	f0, f3, f0
    4be8:	c0000000 	andgt	r0, r0, r0
    4bec:	1000000b 	andne	r0, r0, fp
    4bf0:	000001a8 	andeq	r0, r0, r8, lsr #3
    4bf4:	08001978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip}
    4bf8:	00000004 	andeq	r0, r0, r4
    4bfc:	b8114701 	ldmdalt	r1, {r0, r8, r9, sl, lr}
    4c00:	00000001 	andeq	r0, r0, r1
    4c04:	19121200 	ldmdbne	r2, {r9, ip}
    4c08:	030e0800 	movweq	r0, #59392	; 0xe800
    4c0c:	023f0000 	eorseq	r0, pc, #0
    4c10:	01130000 	tsteq	r3, r0
    4c14:	000c0550 	andeq	r0, ip, r0, asr r5
    4c18:	00400124 	subeq	r0, r0, r4, lsr #2
    4c1c:	00192212 	andseq	r2, r9, r2, lsl r2
    4c20:	00030e08 	andeq	r0, r3, r8, lsl #28
    4c24:	00025600 	andeq	r5, r2, r0, lsl #12
    4c28:	50011300 	andpl	r1, r1, r0, lsl #6
    4c2c:	28000c05 	stmdacs	r0, {r0, r2, sl, fp}
    4c30:	12004001 	andne	r4, r0, #1
    4c34:	08001954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip}
    4c38:	0000032a 	andeq	r0, r0, sl, lsr #6
    4c3c:	00000277 	andeq	r0, r0, r7, ror r2
    4c40:	01530113 	cmpeq	r3, r3, lsl r1
    4c44:	52011337 	andpl	r1, r1, #-603979776	; 0xdc000000
    4c48:	01133101 	tsteq	r3, r1, lsl #2
    4c4c:	000c0550 	andeq	r0, ip, r0, asr r5
    4c50:	00400124 	subeq	r0, r0, r4, lsr #2
    4c54:	00196e14 	andseq	r6, r9, r4, lsl lr
    4c58:	00032a08 	andeq	r2, r3, r8, lsl #20
    4c5c:	53011300 	movwpl	r1, #4864	; 0x1300
    4c60:	01133701 	tsteq	r3, r1, lsl #14
    4c64:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    4c68:	0c055001 	stceq	0, cr5, [r5], {1}
    4c6c:	40012800 	andmi	r2, r1, r0, lsl #16
    4c70:	5e150000 	cdppl	0, 1, cr0, cr5, cr0, {0}
    4c74:	a0000000 	andge	r0, r0, r0
    4c78:	16000002 	strne	r0, [r0], -r2
    4c7c:	05161700 	ldreq	r1, [r6, #-1792]	; 0x700
    4c80:	12040000 	andne	r0, r4, #0
    4c84:	0002ac01 	andeq	sl, r2, r1, lsl #24
    4c88:	02950500 	addseq	r0, r5, #0, 10
    4c8c:	39180000 	ldmdbcc	r8, {}	; <UNPREDICTABLE>
    4c90:	0100001c 	tsteq	r0, ip, lsl r0
    4c94:	00008f16 	andeq	r8, r0, r6, lsl pc
    4c98:	b4030500 	strlt	r0, [r3], #-1280	; 0x500
    4c9c:	1520000b 	strne	r0, [r0, #-11]!
    4ca0:	0000007f 	andeq	r0, r0, pc, ror r0
    4ca4:	000002d2 	ldrdeq	r0, [r0], -r2
    4ca8:	0001a119 	andeq	sl, r1, r9, lsl r1
    4cac:	18000f00 	stmdane	r0, {r8, r9, sl, fp}
    4cb0:	00001c23 	andeq	r1, r0, r3, lsr #24
    4cb4:	02e31701 	rsceq	r1, r3, #262144	; 0x40000
    4cb8:	03050000 	movweq	r0, #20480	; 0x5000
    4cbc:	20000b94 	mulcs	r0, r4, fp
    4cc0:	0002c205 	andeq	ip, r2, r5, lsl #4
    4cc4:	006f1500 	rsbeq	r1, pc, r0, lsl #10
    4cc8:	02f80000 	rscseq	r0, r8, #0
    4ccc:	a1190000 	tstge	r9, r0
    4cd0:	0f000001 	svceq	0x00000001
    4cd4:	1c2d1800 	stcne	8, cr1, [sp], #-0
    4cd8:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    4cdc:	00000309 	andeq	r0, r0, r9, lsl #6
    4ce0:	02400305 	subeq	r0, r0, #335544320	; 0x14000000
    4ce4:	e8052000 	stmda	r5, {sp}
    4ce8:	1a000002 	bne	4cf8 <__Stack_Size+0x48f8>
    4cec:	00001bf9 	strdeq	r1, [r0], -r9
    4cf0:	4c011505 	cfstr32mi	mvfx1, [r1], {5}
    4cf4:	24000000 	strcs	r0, [r0], #-0
    4cf8:	1b000003 	blne	4d0c <__Stack_Size+0x490c>
    4cfc:	00000324 	andeq	r0, r0, r4, lsr #6
    4d00:	96041c00 	strls	r1, [r4], -r0, lsl #24
    4d04:	1d000001 	stcne	0, cr0, [r0, #-4]
    4d08:	00001a88 	andeq	r1, r0, r8, lsl #21
    4d0c:	1b011305 	blne	49928 <__Stack_Size+0x49528>
    4d10:	00000324 	andeq	r0, r0, r4, lsr #6
    4d14:	00005e1b 	andeq	r5, r0, fp, lsl lr
    4d18:	005e1b00 	subseq	r1, lr, r0, lsl #22
    4d1c:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    4d20:	00000000 	andeq	r0, r0, r0
    4d24:	00082700 	andeq	r2, r8, r0, lsl #14
    4d28:	6a000400 	bvs	5d30 <__Stack_Size+0x5930>
    4d2c:	04000013 	streq	r0, [r0], #-19
    4d30:	00019e01 	andeq	r9, r1, r1, lsl #28
    4d34:	1c4b0100 	stfnee	f0, [fp], {-0}
    4d38:	07e40000 	strbeq	r0, [r4, r0]!
    4d3c:	19a00000 	stmibne	r0!, {}	; <UNPREDICTABLE>
    4d40:	03400800 	movteq	r0, #2048	; 0x800
    4d44:	116e0000 	cmnne	lr, r0
    4d48:	04020000 	streq	r0, [r2], #-0
    4d4c:	0005c105 	andeq	ip, r5, r5, lsl #2
    4d50:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4d54:	00000592 	muleq	r0, r2, r5
    4d58:	8a060102 	bhi	185168 <__Stack_Size+0x184d68>
    4d5c:	03000006 	movweq	r0, #6
    4d60:	00323375 	eorseq	r3, r2, r5, ror r3
    4d64:	00452702 	subeq	r2, r5, r2, lsl #14
    4d68:	04020000 	streq	r0, [r2], #-0
    4d6c:	00062307 	andeq	r2, r6, r7, lsl #6
    4d70:	31750300 	cmncc	r5, r0, lsl #6
    4d74:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4d78:	00000057 	andeq	r0, r0, r7, asr r0
    4d7c:	6c070202 	sfmvs	f0, 4, [r7], {2}
    4d80:	03000007 	movweq	r0, #7
    4d84:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4d88:	00006829 	andeq	r6, r0, r9, lsr #16
    4d8c:	08010200 	stmdaeq	r1, {r9}
    4d90:	00000688 	andeq	r0, r0, r8, lsl #13
    4d94:	000a5004 	andeq	r5, sl, r4
    4d98:	7a2f0200 	bvc	bc55a0 <__Stack_Size+0xbc51a0>
    4d9c:	05000000 	streq	r0, [r0, #-0]
    4da0:	00000045 	andeq	r0, r0, r5, asr #32
    4da4:	00022204 	andeq	r2, r2, r4, lsl #4
    4da8:	8a300200 	bhi	c055b0 <__Stack_Size+0xc051b0>
    4dac:	05000000 	streq	r0, [r0, #-0]
    4db0:	00000057 	andeq	r0, r0, r7, asr r0
    4db4:	39020106 	stmdbcc	r2, {r1, r2, r8}
    4db8:	000000a4 	andeq	r0, r0, r4, lsr #1
    4dbc:	000c0907 	andeq	r0, ip, r7, lsl #18
    4dc0:	53080000 	movwpl	r0, #32768	; 0x8000
    4dc4:	01005445 	tsteq	r0, r5, asr #8
    4dc8:	179d0400 	ldrne	r0, [sp, r0, lsl #8]
    4dcc:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    4dd0:	0000008f 	andeq	r0, r0, pc, lsl #1
    4dd4:	00320b04 	eorseq	r0, r2, r4, lsl #22
    4dd8:	8f390200 	svchi	0x00390200
    4ddc:	06000000 	streq	r0, [r0], -r0
    4de0:	cf3b0201 	svcgt	0x003b0201
    4de4:	07000000 	streq	r0, [r0, -r0]
    4de8:	00000dd4 	ldrdeq	r0, [r0], -r4
    4dec:	20060700 	andcs	r0, r6, r0, lsl #14
    4df0:	00010000 	andeq	r0, r1, r0
    4df4:	000c0f04 	andeq	r0, ip, r4, lsl #30
    4df8:	ba3b0200 	blt	ec5600 <__Stack_Size+0xec5200>
    4dfc:	02000000 	andeq	r0, r0, #0
    4e00:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    4e04:	1c090000 	stcne	0, cr0, [r9], {-0}
    4e08:	46014e03 	strmi	r4, [r1], -r3, lsl #28
    4e0c:	0a000001 	beq	4e18 <__Stack_Size+0x4a18>
    4e10:	004c5243 	subeq	r5, ip, r3, asr #4
    4e14:	6f015003 	svcvs	0x00015003
    4e18:	00000000 	andeq	r0, r0, r0
    4e1c:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    4e20:	01510300 	cmpeq	r1, r0, lsl #6
    4e24:	0000006f 	andeq	r0, r0, pc, rrx
    4e28:	44490a04 	strbmi	r0, [r9], #-2564	; 0xa04
    4e2c:	52030052 	andpl	r0, r3, #82	; 0x52
    4e30:	00006f01 	andeq	r6, r0, r1, lsl #30
    4e34:	4f0a0800 	svcmi	0x000a0800
    4e38:	03005244 	movweq	r5, #580	; 0x244
    4e3c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    4e40:	0b0c0000 	bleq	304e48 <__Stack_Size+0x304a48>
    4e44:	00000a3c 	andeq	r0, r0, ip, lsr sl
    4e48:	6f015403 	svcvs	0x00015403
    4e4c:	10000000 	andne	r0, r0, r0
    4e50:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    4e54:	01550300 	cmpeq	r5, r0, lsl #6
    4e58:	0000006f 	andeq	r0, r0, pc, rrx
    4e5c:	09f90b14 	ldmibeq	r9!, {r2, r4, r8, r9, fp}^
    4e60:	56030000 	strpl	r0, [r3], -r0
    4e64:	00006f01 	andeq	r6, r0, r1, lsl #30
    4e68:	0c001800 	stceq	8, cr1, [r0], {-0}
    4e6c:	00000a74 	andeq	r0, r0, r4, ror sl
    4e70:	e1015703 	tst	r1, r3, lsl #14
    4e74:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4e78:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    4e7c:	00000210 	andeq	r0, r0, r0, lsl r2
    4e80:	0052530a 	subseq	r5, r2, sl, lsl #6
    4e84:	7f023a03 	svcvc	0x00023a03
    4e88:	00000000 	andeq	r0, r0, r0
    4e8c:	00054c0b 	andeq	r4, r5, fp, lsl #24
    4e90:	023b0300 	eorseq	r0, fp, #0, 6
    4e94:	0000004c 	andeq	r0, r0, ip, asr #32
    4e98:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    4e9c:	023c0300 	eorseq	r0, ip, #0, 6
    4ea0:	0000007f 	andeq	r0, r0, pc, ror r0
    4ea4:	05560b04 	ldrbeq	r0, [r6, #-2820]	; 0xb04
    4ea8:	3d030000 	stccc	0, cr0, [r3, #-0]
    4eac:	00004c02 	andeq	r4, r0, r2, lsl #24
    4eb0:	420a0600 	andmi	r0, sl, #0, 12
    4eb4:	03005252 	movweq	r5, #594	; 0x252
    4eb8:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    4ebc:	0b080000 	bleq	204ec4 <__Stack_Size+0x204ac4>
    4ec0:	00000560 	andeq	r0, r0, r0, ror #10
    4ec4:	4c023f03 	stcmi	15, cr3, [r2], {3}
    4ec8:	0a000000 	beq	4ed0 <__Stack_Size+0x4ad0>
    4ecc:	3152430a 	cmpcc	r2, sl, lsl #6
    4ed0:	02400300 	subeq	r0, r0, #0, 6
    4ed4:	0000007f 	andeq	r0, r0, pc, ror r0
    4ed8:	056a0b0c 	strbeq	r0, [sl, #-2828]!	; 0xb0c
    4edc:	41030000 	mrsmi	r0, (UNDEF: 3)
    4ee0:	00004c02 	andeq	r4, r0, r2, lsl #24
    4ee4:	430a0e00 	movwmi	r0, #44544	; 0xae00
    4ee8:	03003252 	movweq	r3, #594	; 0x252
    4eec:	007f0242 	rsbseq	r0, pc, r2, asr #4
    4ef0:	0b100000 	bleq	404ef8 <__Stack_Size+0x404af8>
    4ef4:	00000574 	andeq	r0, r0, r4, ror r5
    4ef8:	4c024303 	stcmi	3, cr4, [r2], {3}
    4efc:	12000000 	andne	r0, r0, #0
    4f00:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    4f04:	02440300 	subeq	r0, r4, #0, 6
    4f08:	0000007f 	andeq	r0, r0, pc, ror r0
    4f0c:	057e0b14 	ldrbeq	r0, [lr, #-2836]!	; 0xb14
    4f10:	45030000 	strmi	r0, [r3, #-0]
    4f14:	00004c02 	andeq	r4, r0, r2, lsl #24
    4f18:	b50b1600 	strlt	r1, [fp, #-1536]	; 0x600
    4f1c:	0300000c 	movweq	r0, #12
    4f20:	007f0246 	rsbseq	r0, pc, r6, asr #4
    4f24:	0b180000 	bleq	604f2c <__Stack_Size+0x604b2c>
    4f28:	00000588 	andeq	r0, r0, r8, lsl #11
    4f2c:	4c024703 	stcmi	7, cr4, [r2], {3}
    4f30:	1a000000 	bne	4f38 <__Stack_Size+0x4b38>
    4f34:	0da00c00 	stceq	12, cr0, [r0]
    4f38:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    4f3c:	00015202 	andeq	r5, r1, r2, lsl #4
    4f40:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4f44:	00023147 	andeq	r3, r2, r7, asr #2
    4f48:	0c050700 	stceq	7, cr0, [r5], {-0}
    4f4c:	07000000 	streq	r0, [r0, -r0]
    4f50:	00000f3d 	andeq	r0, r0, sp, lsr pc
    4f54:	4f0d0001 	svcmi	0x000d0001
    4f58:	01000008 	tsteq	r0, r8
    4f5c:	0019a02c 	andseq	sl, r9, ip, lsr #32
    4f60:	00001408 	andeq	r1, r0, r8, lsl #8
    4f64:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    4f68:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4f6c:	00001bf4 	strdeq	r1, [r0], -r4
    4f70:	005e2c01 	subseq	r2, lr, r1, lsl #24
    4f74:	50010000 	andpl	r0, r1, r0
    4f78:	0b460f00 	bleq	1188b80 <__Stack_Size+0x1188780>
    4f7c:	35010000 	strcc	r0, [r1, #-0]
    4f80:	0000005e 	andeq	r0, r0, lr, asr r0
    4f84:	080019b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip}
    4f88:	00000020 	andeq	r0, r0, r0, lsr #32
    4f8c:	027d9c01 	rsbseq	r9, sp, #256	; 0x100
    4f90:	f4100000 			; <UNDEFINED> instruction: 0xf4100000
    4f94:	0100001b 	tsteq	r0, fp, lsl r0
    4f98:	00005e35 	andeq	r5, r0, r5, lsr lr
    4f9c:	000bdf00 	andeq	sp, fp, r0, lsl #30
    4fa0:	ca0f0000 	bgt	3c4fa8 <__Stack_Size+0x3c4ba8>
    4fa4:	0100000a 	tsteq	r0, sl
    4fa8:	00005e3f 	andeq	r5, r0, pc, lsr lr
    4fac:	0019d400 	andseq	sp, r9, r0, lsl #8
    4fb0:	00002808 	andeq	r2, r0, r8, lsl #16
    4fb4:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    4fb8:	10000002 	andne	r0, r0, r2
    4fbc:	00001bf4 	strdeq	r1, [r0], -r4
    4fc0:	005e3f01 	subseq	r3, lr, r1, lsl #30
    4fc4:	0c190000 	ldceq	0, cr0, [r9], {-0}
    4fc8:	0d000000 	stceq	0, cr0, [r0, #-0]
    4fcc:	00000a28 	andeq	r0, r0, r8, lsr #20
    4fd0:	19fc4b01 	ldmibne	ip!, {r0, r8, r9, fp, lr}^
    4fd4:	00880800 	addeq	r0, r8, r0, lsl #16
    4fd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4fdc:	000003ee 	andeq	r0, r0, lr, ror #7
    4fe0:	001bf410 	andseq	pc, fp, r0, lsl r4	; <UNPREDICTABLE>
    4fe4:	5e4b0100 	dvfple	f0, f3, f0
    4fe8:	3a000000 	bcc	4ff0 <__Stack_Size+0x4bf0>
    4fec:	1100000c 	tstne	r0, ip
    4ff0:	00746164 	rsbseq	r6, r4, r4, ror #2
    4ff4:	005e4b01 	subseq	r4, lr, r1, lsl #22
    4ff8:	0c8d0000 	stceq	0, cr0, [sp], {0}
    4ffc:	0a120000 	beq	485004 <__Stack_Size+0x484c04>
    5000:	6208001a 	andvs	r0, r8, #26
    5004:	f6000007 			; <UNDEFINED> instruction: 0xf6000007
    5008:	13000002 	movwne	r0, #2
    500c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5010:	50011320 	andpl	r1, r1, r0, lsr #6
    5014:	0c000c05 	stceq	12, cr0, [r0], {5}
    5018:	12004001 	andne	r4, r0, #1
    501c:	08001a14 	stmdaeq	r0, {r2, r4, r9, fp, ip}
    5020:	0000077e 	andeq	r0, r0, lr, ror r7
    5024:	00000314 	andeq	r0, r0, r4, lsl r3
    5028:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    502c:	1302000a 	movwne	r0, #8202	; 0x200a
    5030:	0c055001 	stceq	0, cr5, [r5], {1}
    5034:	40011000 	andmi	r1, r1, r0
    5038:	1a1c1200 	bne	709840 <__Stack_Size+0x709440>
    503c:	07940800 	ldreq	r0, [r4, r0, lsl #16]
    5040:	03310000 	teqeq	r1, #0
    5044:	01130000 	tsteq	r3, r0
    5048:	00740251 	rsbseq	r0, r4, r1, asr r2
    504c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5050:	0138000c 	teqeq	r8, ip
    5054:	24120040 	ldrcs	r0, [r2], #-64	; 0x40
    5058:	b008001a 	andlt	r0, r8, sl, lsl r0
    505c:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    5060:	13000003 	movwne	r0, #3
    5064:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5068:	50011340 	andpl	r1, r1, r0, asr #6
    506c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5070:	12004001 	andne	r4, r0, #1
    5074:	08001a32 	stmdaeq	r0, {r1, r4, r5, r9, fp, ip}
    5078:	00000762 	andeq	r0, r0, r2, ror #14
    507c:	0000036c 	andeq	r0, r0, ip, ror #6
    5080:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5084:	1302000a 	movwne	r0, #8202	; 0x200a
    5088:	0c055001 	stceq	0, cr5, [r5], {1}
    508c:	40011000 	andmi	r1, r1, r0
    5090:	1a3e1400 	bne	f8a098 <__Stack_Size+0xf89c98>
    5094:	077e0800 	ldrbeq	r0, [lr, -r0, lsl #16]!
    5098:	03890000 	orreq	r0, r9, #0
    509c:	01130000 	tsteq	r3, r0
    50a0:	20080251 	andcs	r0, r8, r1, asr r2
    50a4:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    50a8:	010c000c 	tsteq	ip, ip
    50ac:	48120040 	ldmdami	r2, {r6}
    50b0:	9408001a 	strls	r0, [r8], #-26
    50b4:	a0000007 	andge	r0, r0, r7
    50b8:	13000003 	movwne	r0, #3
    50bc:	0c055001 	stceq	0, cr5, [r5], {1}
    50c0:	40005000 	andmi	r5, r0, r0
    50c4:	1a501200 	bne	14098cc <__Stack_Size+0x14094cc>
    50c8:	07b00800 	ldreq	r0, [r0, r0, lsl #16]!
    50cc:	03bd0000 			; <UNDEFINED> instruction: 0x03bd0000
    50d0:	01130000 	tsteq	r3, r0
    50d4:	40080251 	andmi	r0, r8, r1, asr r2
    50d8:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    50dc:	0050000c 	subseq	r0, r0, ip
    50e0:	60120040 	andsvs	r0, r2, r0, asr #32
    50e4:	9408001a 	strls	r0, [r8], #-26
    50e8:	d4000007 	strle	r0, [r0], #-7
    50ec:	13000003 	movwne	r0, #3
    50f0:	0c055001 	stceq	0, cr5, [r5], {1}
    50f4:	40004800 	andmi	r4, r0, r0, lsl #16
    50f8:	1a681500 	bne	1a0a500 <__Stack_Size+0x1a0a100>
    50fc:	07b00800 	ldreq	r0, [r0, r0, lsl #16]!
    5100:	01130000 	tsteq	r3, r0
    5104:	40080251 	andmi	r0, r8, r1, asr r2
    5108:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    510c:	0048000c 	subeq	r0, r8, ip
    5110:	0d000040 	stceq	0, cr0, [r0, #-256]	; 0xffffff00
    5114:	000009c5 	andeq	r0, r0, r5, asr #19
    5118:	1a846501 	bne	fe11e524 <SCS_BASE+0x1e110524>
    511c:	00340800 	eorseq	r0, r4, r0, lsl #16
    5120:	9c010000 	stcls	0, cr0, [r1], {-0}
    5124:	00000444 	andeq	r0, r0, r4, asr #8
    5128:	001cee16 	andseq	lr, ip, r6, lsl lr
    512c:	4c670100 	stfmie	f0, [r7], #-0
    5130:	e0000000 	and	r0, r0, r0
    5134:	1200000c 	andne	r0, r0, #12
    5138:	08001a90 	stmdaeq	r0, {r4, r7, r9, fp, ip}
    513c:	000007ca 	andeq	r0, r0, sl, asr #15
    5140:	00000430 	andeq	r0, r0, r0, lsr r4
    5144:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    5148:	1305250a 	movwne	r2, #21770	; 0x550a
    514c:	0c055001 	stceq	0, cr5, [r5], {1}
    5150:	40005000 	andmi	r5, r0, r0
    5154:	1a981500 	bne	fe60a55c <SCS_BASE+0x1e5fc55c>
    5158:	07e40800 	strbeq	r0, [r4, r0, lsl #16]!
    515c:	01130000 	tsteq	r3, r0
    5160:	000c0550 	andeq	r0, ip, r0, asr r5
    5164:	00400050 	subeq	r0, r0, r0, asr r0
    5168:	09d80d00 	ldmibeq	r8, {r8, sl, fp}^
    516c:	75010000 	strvc	r0, [r1, #-0]
    5170:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
    5174:	0000011c 	andeq	r0, r0, ip, lsl r1
    5178:	05439c01 	strbeq	r9, [r3, #-3073]	; 0xc01
    517c:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    5180:	0100001c 	tsteq	r0, ip, lsl r0
    5184:	00004c78 	andeq	r4, r0, r8, ror ip
    5188:	000cf300 	andeq	pc, ip, r0, lsl #6
    518c:	1ac41200 	bne	ff109994 <SCS_BASE+0x1f0fb994>
    5190:	07ca0800 	strbeq	r0, [sl, r0, lsl #16]
    5194:	04860000 	streq	r0, [r6], #0
    5198:	01130000 	tsteq	r3, r0
    519c:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    51a0:	50011305 	andpl	r1, r1, r5, lsl #6
    51a4:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    51a8:	12004000 	andne	r4, r0, #0
    51ac:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
    51b0:	000007e4 	andeq	r0, r0, r4, ror #15
    51b4:	0000049d 	muleq	r0, sp, r4
    51b8:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    51bc:	0048000c 	subeq	r0, r8, ip
    51c0:	1c120040 	ldcne	0, cr0, [r2], {64}	; 0x40
    51c4:	f908001b 			; <UNDEFINED> instruction: 0xf908001b
    51c8:	bb000007 	bllt	51ec <__Stack_Size+0x4dec>
    51cc:	13000004 	movwne	r0, #4
    51d0:	0a035101 	beq	d95dc <__Stack_Size+0xd91dc>
    51d4:	01130200 	tsteq	r3, r0, lsl #4
    51d8:	000c0550 	andeq	r0, ip, r0, asr r5
    51dc:	00400110 	subeq	r0, r0, r0, lsl r1
    51e0:	001b2812 	andseq	r2, fp, r2, lsl r8
    51e4:	00076208 	andeq	r6, r7, r8, lsl #4
    51e8:	0004d800 	andeq	sp, r4, r0, lsl #16
    51ec:	51011300 	mrspl	r1, SP_irq
    51f0:	13200802 	teqne	r0, #131072	; 0x20000
    51f4:	0c055001 	stceq	0, cr5, [r5], {1}
    51f8:	40010c00 	andmi	r0, r1, r0, lsl #24
    51fc:	1b321200 	blne	c89a04 <__Stack_Size+0xc89604>
    5200:	077e0800 	ldrbeq	r0, [lr, -r0, lsl #16]!
    5204:	04f60000 	ldrbteq	r0, [r6], #0
    5208:	01130000 	tsteq	r3, r0
    520c:	000a0351 	andeq	r0, sl, r1, asr r3
    5210:	50011302 	andpl	r1, r1, r2, lsl #6
    5214:	10000c05 	andne	r0, r0, r5, lsl #24
    5218:	12004001 	andne	r4, r0, #1
    521c:	08001b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp, ip}
    5220:	00000794 	muleq	r0, r4, r7
    5224:	0000050d 	andeq	r0, r0, sp, lsl #10
    5228:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    522c:	0138000c 	teqeq	r8, ip
    5230:	58120040 	ldmdapl	r2, {r6}
    5234:	ca08001b 	bgt	2052a8 <__Stack_Size+0x204ea8>
    5238:	22000007 	andcs	r0, r0, #7
    523c:	13000005 	movwne	r0, #5
    5240:	0a035101 	beq	d964c <__Stack_Size+0xd924c>
    5244:	14000626 	strne	r0, [r0], #-1574	; 0x626
    5248:	08001b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip}
    524c:	00000794 	muleq	r0, r4, r7
    5250:	00000539 	andeq	r0, r0, r9, lsr r5
    5254:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5258:	0048000c 	subeq	r0, r8, ip
    525c:	92170040 	andsls	r0, r7, #64	; 0x40
    5260:	1308001b 	movwne	r0, #32795	; 0x801b
    5264:	00000008 	andeq	r0, r0, r8
    5268:	0009b50d 	andeq	fp, r9, sp, lsl #10
    526c:	d4a80100 	strtle	r0, [r8], #256	; 0x100
    5270:	fc08001b 	stc2	0, cr0, [r8], {27}
    5274:	01000000 	mrseq	r0, (UNDEF: 0)
    5278:	0006249c 	muleq	r6, ip, r4
    527c:	1cee1600 	stclne	6, cr1, [lr]
    5280:	ac010000 	stcge	0, cr0, [r1], {-0}
    5284:	0000004c 	andeq	r0, r0, ip, asr #32
    5288:	00000d06 	andeq	r0, r0, r6, lsl #26
    528c:	001be012 	andseq	lr, fp, r2, lsl r0
    5290:	0007ca08 	andeq	ip, r7, r8, lsl #20
    5294:	00058500 	andeq	r8, r5, r0, lsl #10
    5298:	51011300 	mrspl	r1, SP_irq
    529c:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    52a0:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    52a4:	0138000c 	teqeq	r8, ip
    52a8:	ec120040 	ldc	0, cr0, [r2], {64}	; 0x40
    52ac:	e408001b 	str	r0, [r8], #-27
    52b0:	9c000007 	stcls	0, cr0, [r0], {7}
    52b4:	13000005 	movwne	r0, #5
    52b8:	0c055001 	stceq	0, cr5, [r5], {1}
    52bc:	40013800 	andmi	r3, r1, r0, lsl #16
    52c0:	1c341200 	lfmne	f1, 4, [r4], #-0
    52c4:	07940800 	ldreq	r0, [r4, r0, lsl #16]
    52c8:	05b30000 	ldreq	r0, [r3, #0]!
    52cc:	01130000 	tsteq	r3, r0
    52d0:	000c0550 	andeq	r0, ip, r0, asr r5
    52d4:	00400048 	subeq	r0, r0, r8, asr #32
    52d8:	001c4e12 	andseq	r4, ip, r2, lsl lr
    52dc:	0007ca08 	andeq	ip, r7, r8, lsl #20
    52e0:	0005c800 	andeq	ip, r5, r0, lsl #16
    52e4:	51011300 	mrspl	r1, SP_irq
    52e8:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    52ec:	1c741400 	cfldrdne	mvd1, [r4], #-0
    52f0:	07940800 	ldreq	r0, [r4, r0, lsl #16]
    52f4:	05df0000 	ldrbeq	r0, [pc]	; 52fc <__Stack_Size+0x4efc>
    52f8:	01130000 	tsteq	r3, r0
    52fc:	000c0550 	andeq	r0, ip, r0, asr r5
    5300:	00400138 	subeq	r0, r0, r8, lsr r1
    5304:	001c7e12 	andseq	r7, ip, r2, lsl lr
    5308:	00076208 	andeq	r6, r7, r8, lsl #4
    530c:	0005fd00 	andeq	pc, r5, r0, lsl #26
    5310:	51011300 	mrspl	r1, SP_irq
    5314:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    5318:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    531c:	0110000c 	tsteq	r0, ip
    5320:	86120040 	ldrhi	r0, [r2], -r0, asr #32
    5324:	7e08001c 	mcrvc	0, 0, r0, cr8, cr12, {0}
    5328:	1a000007 	bne	534c <__Stack_Size+0x4f4c>
    532c:	13000006 	movwne	r0, #6
    5330:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5334:	50011320 	andpl	r1, r1, r0, lsr #6
    5338:	0c000c05 	stceq	12, cr0, [r0], {5}
    533c:	17004001 	strne	r4, [r0, -r1]
    5340:	08001c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip}
    5344:	00000813 	andeq	r0, r0, r3, lsl r8
    5348:	0ef71800 	cdpeq	8, 15, cr1, cr7, cr0, {0}
    534c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    5350:	08001cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip}
    5354:	00000010 	andeq	r0, r0, r0, lsl r0
    5358:	5e199c01 	cdppl	12, 1, cr9, cr9, cr1, {0}
    535c:	40000000 	andmi	r0, r0, r0
    5360:	1a000006 	bne	5380 <__Stack_Size+0x4f80>
    5364:	0e621b00 	vmuleq.f64	d17, d2, d0
    5368:	fc050000 	stc2	0, cr0, [r5], {-0}
    536c:	0000064b 	andeq	r0, r0, fp, asr #12
    5370:	00063505 	andeq	r3, r6, r5, lsl #10
    5374:	0ddc1b00 	vldreq	d17, [ip]
    5378:	fe050000 	cdp2	0, 0, cr0, cr5, cr0, {0}
    537c:	0000065b 	andeq	r0, r0, fp, asr r6
    5380:	00005e05 	andeq	r5, r0, r5, lsl #28
    5384:	0f9b1c00 	svceq	0x009b1c00
    5388:	02050000 	andeq	r0, r5, #0
    538c:	00066c01 	andeq	r6, r6, r1, lsl #24
    5390:	06350500 	ldrteq	r0, [r5], -r0, lsl #10
    5394:	391c0000 	ldmdbcc	ip, {}	; <UNPREDICTABLE>
    5398:	0500000d 	streq	r0, [r0, #-13]
    539c:	067d0103 	ldrbteq	r0, [sp], -r3, lsl #2
    53a0:	35050000 	strcc	r0, [r5, #-0]
    53a4:	1c000006 	stcne	0, cr0, [r0], {6}
    53a8:	00000c31 	andeq	r0, r0, r1, lsr ip
    53ac:	5b010405 	blpl	463c8 <__Stack_Size+0x45fc8>
    53b0:	1c000006 	stcne	0, cr0, [r0], {6}
    53b4:	00000bbf 			; <UNDEFINED> instruction: 0x00000bbf
    53b8:	5b010605 	blpl	46bd4 <__Stack_Size+0x467d4>
    53bc:	1c000006 	stcne	0, cr0, [r0], {6}
    53c0:	00000cd5 	ldrdeq	r0, [r0], -r5
    53c4:	5b010705 	blpl	46fe0 <__Stack_Size+0x46be0>
    53c8:	1c000006 	stcne	0, cr0, [r0], {6}
    53cc:	00000dbb 			; <UNDEFINED> instruction: 0x00000dbb
    53d0:	b2010805 	andlt	r0, r1, #327680	; 0x50000
    53d4:	05000006 	streq	r0, [r0, #-6]
    53d8:	00000635 	andeq	r0, r0, r5, lsr r6
    53dc:	000fc41c 	andeq	ip, pc, ip, lsl r4	; <UNPREDICTABLE>
    53e0:	01090500 	tsteq	r9, r0, lsl #10
    53e4:	000006c3 	andeq	r0, r0, r3, asr #13
    53e8:	00063505 	andeq	r3, r6, r5, lsl #10
    53ec:	103d1c00 	eorsne	r1, sp, r0, lsl #24
    53f0:	0a050000 	beq	1453f8 <__Stack_Size+0x144ff8>
    53f4:	00065b01 	andeq	r5, r6, r1, lsl #22
    53f8:	0fea1c00 	svceq	0x00ea1c00
    53fc:	0c050000 	stceq	0, cr0, [r5], {-0}
    5400:	00065b01 	andeq	r5, r6, r1, lsl #22
    5404:	0bd81c00 	bleq	ff60c40c <SCS_BASE+0x1f5fe40c>
    5408:	0d050000 	stceq	0, cr0, [r5, #-0]
    540c:	00065b01 	andeq	r5, r6, r1, lsl #22
    5410:	0bac1c00 	bleq	feb0c418 <SCS_BASE+0x1eafe418>
    5414:	0f050000 	svceq	0x00050000
    5418:	00065b01 	andeq	r5, r6, r1, lsl #22
    541c:	1c771d00 	ldclne	13, cr1, [r7], #-0
    5420:	17010000 	strne	r0, [r1, -r0]
    5424:	0000065b 	andeq	r0, r0, fp, asr r6
    5428:	13ba0305 			; <UNDEFINED> instruction: 0x13ba0305
    542c:	4c192000 	ldcmi	0, cr2, [r9], {-0}
    5430:	1a000000 	bne	5438 <__Stack_Size+0x5038>
    5434:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    5438:	000000da 	ldrdeq	r0, [r0], -sl
    543c:	1d0003ff 	stcne	3, cr0, [r0, #-1020]	; 0xfffffc04
    5440:	00001c87 	andeq	r1, r0, r7, lsl #25
    5444:	072b1e01 	streq	r1, [fp, -r1, lsl #28]!
    5448:	03050000 	movweq	r0, #20480	; 0x5000
    544c:	20000bba 			; <UNDEFINED> instruction: 0x20000bba
    5450:	00070905 	andeq	r0, r7, r5, lsl #18
    5454:	1c601d00 	stclne	13, cr1, [r0], #-0
    5458:	1f010000 	svcne	0x00010000
    545c:	00000741 	andeq	r0, r0, r1, asr #14
    5460:	0bb80305 	bleq	fee0607c <SCS_BASE+0x1edf807c>
    5464:	4c052000 	stcmi	0, cr2, [r5], {-0}
    5468:	1d000000 	stcne	0, cr0, [r0, #-0]
    546c:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
    5470:	07411f01 	strbeq	r1, [r1, -r1, lsl #30]
    5474:	03050000 	movweq	r0, #20480	; 0x5000
    5478:	20000bb6 			; <UNDEFINED> instruction: 0x20000bb6
    547c:	000f831b 	andeq	r8, pc, fp, lsl r3	; <UNPREDICTABLE>
    5480:	5e250100 	sufpls	f0, f5, f0
    5484:	1f000000 	svcne	0x00000000
    5488:	00000ad4 	ldrdeq	r0, [r0], -r4
    548c:	0778e204 	ldrbeq	lr, [r8, -r4, lsl #4]!
    5490:	78200000 	stmdavc	r0!, {}	; <UNPREDICTABLE>
    5494:	20000007 	andcs	r0, r0, r7
    5498:	0000004c 	andeq	r0, r0, ip, asr #32
    549c:	46042100 	strmi	r2, [r4], -r0, lsl #2
    54a0:	1f000001 	svcne	0x00000001
    54a4:	00000aee 	andeq	r0, r0, lr, ror #21
    54a8:	0794e104 	ldreq	lr, [r4, r4, lsl #2]
    54ac:	78200000 	stmdavc	r0!, {}	; <UNPREDICTABLE>
    54b0:	20000007 	andcs	r0, r0, r7
    54b4:	0000004c 	andeq	r0, r0, ip, asr #32
    54b8:	0d2a1f00 	stceq	15, cr1, [sl, #-0]
    54bc:	ec060000 	stc	0, cr0, [r6], {-0}
    54c0:	000007aa 	andeq	r0, r0, sl, lsr #15
    54c4:	0007aa20 	andeq	sl, r7, r0, lsr #20
    54c8:	004c2000 	subeq	r2, ip, r0
    54cc:	21000000 	mrscs	r0, (UNDEF: 0)
    54d0:	00021004 	andeq	r1, r2, r4
    54d4:	1cc82200 	sfmne	f2, 2, [r8], {0}
    54d8:	f6060000 			; <UNDEFINED> instruction: 0xf6060000
    54dc:	000000a4 	andeq	r0, r0, r4, lsr #1
    54e0:	000007ca 	andeq	r0, r0, sl, asr #15
    54e4:	0007aa20 	andeq	sl, r7, r0, lsr #20
    54e8:	004c2000 	subeq	r2, ip, r0
    54ec:	22000000 	andcs	r0, r0, #0
    54f0:	00001c9e 	muleq	r0, lr, ip
    54f4:	00aff806 	adceq	pc, pc, r6, lsl #16
    54f8:	07e40000 	strbeq	r0, [r4, r0]!
    54fc:	aa200000 	bge	805504 <__Stack_Size+0x805104>
    5500:	20000007 	andcs	r0, r0, r7
    5504:	0000004c 	andeq	r0, r0, ip, asr #32
    5508:	1cdc2200 	lfmne	f2, 2, [ip], {0}
    550c:	ed060000 	stc	0, cr0, [r6, #-0]
    5510:	0000004c 	andeq	r0, r0, ip, asr #32
    5514:	000007f9 	strdeq	r0, [r0], -r9
    5518:	0007aa20 	andeq	sl, r7, r0, lsr #20
    551c:	d3220000 	teqle	r2, #0
    5520:	0400000e 	streq	r0, [r0], #-14
    5524:	00005edf 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    5528:	00081300 	andeq	r1, r8, r0, lsl #6
    552c:	07782000 	ldrbeq	r2, [r8, -r0]!
    5530:	4c200000 	stcmi	0, cr0, [r0], #-0
    5534:	00000000 	andeq	r0, r0, r0
    5538:	000f8c23 	andeq	r8, pc, r3, lsr #24
    553c:	20e50600 	rsccs	r0, r5, r0, lsl #12
    5540:	000007aa 	andeq	r0, r0, sl, lsr #15
    5544:	00004c20 	andeq	r4, r0, r0, lsr #24
    5548:	00cf2000 	sbceq	r2, pc, r0
    554c:	00000000 	andeq	r0, r0, r0
    5550:	000009e4 	andeq	r0, r0, r4, ror #19
    5554:	15600004 	strbne	r0, [r0, #-4]!
    5558:	01040000 	mrseq	r0, (UNDEF: 4)
    555c:	0000019e 	muleq	r0, lr, r1
    5560:	001fb501 	andseq	fp, pc, r1, lsl #10
    5564:	0007e400 	andeq	lr, r7, r0, lsl #8
    5568:	001ce000 	andseq	lr, ip, r0
    556c:	0001d808 	andeq	sp, r1, r8, lsl #16
    5570:	0012a900 	andseq	sl, r2, r0, lsl #18
    5574:	05040200 	streq	r0, [r4, #-512]	; 0x200
    5578:	000005c1 	andeq	r0, r0, r1, asr #11
    557c:	36317303 	ldrtcc	r7, [r1], -r3, lsl #6
    5580:	37180200 	ldrcc	r0, [r8, -r0, lsl #4]
    5584:	02000000 	andeq	r0, r0, #0
    5588:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    558c:	01020000 	mrseq	r0, (UNDEF: 2)
    5590:	00068a06 	andeq	r8, r6, r6, lsl #20
    5594:	33750300 	cmncc	r5, #0, 6
    5598:	27020032 	smladxcs	r2, r2, r0, r0
    559c:	00000050 	andeq	r0, r0, r0, asr r0
    55a0:	23070402 	movwcs	r0, #29698	; 0x7402
    55a4:	03000006 	movweq	r0, #6
    55a8:	00363175 	eorseq	r3, r6, r5, ror r1
    55ac:	00622802 	rsbeq	r2, r2, r2, lsl #16
    55b0:	02020000 	andeq	r0, r2, #0
    55b4:	00076c07 	andeq	r6, r7, r7, lsl #24
    55b8:	38750300 	ldmdacc	r5!, {r8, r9}^
    55bc:	73290200 	teqvc	r9, #0, 4
    55c0:	02000000 	andeq	r0, r0, #0
    55c4:	06880801 	streq	r0, [r8], r1, lsl #16
    55c8:	22040000 	andcs	r0, r4, #0
    55cc:	02000002 	andeq	r0, r0, #2
    55d0:	00008530 	andeq	r8, r0, r0, lsr r5
    55d4:	00620500 	rsbeq	r0, r2, r0, lsl #10
    55d8:	57060000 	strpl	r0, [r6, -r0]
    55dc:	9a000000 	bls	55e4 <__Stack_Size+0x51e4>
    55e0:	07000000 	streq	r0, [r0, -r0]
    55e4:	0000009a 	muleq	r0, sl, r0
    55e8:	04020004 	streq	r0, [r2], #-4
    55ec:	00061a07 	andeq	r1, r6, r7, lsl #20
    55f0:	03500800 	cmpeq	r0, #0, 16
    55f4:	02b2020b 	adcseq	r0, r2, #-1342177280	; 0xb0000000
    55f8:	43090000 	movwmi	r0, #36864	; 0x9000
    55fc:	03003152 	movweq	r3, #338	; 0x152
    5600:	007a020d 	rsbseq	r0, sl, sp, lsl #4
    5604:	0a000000 	beq	560c <__Stack_Size+0x520c>
    5608:	0000054c 	andeq	r0, r0, ip, asr #10
    560c:	57020e03 	strpl	r0, [r2, -r3, lsl #28]
    5610:	02000000 	andeq	r0, r0, #0
    5614:	32524309 	subscc	r4, r2, #603979776	; 0x24000000
    5618:	020f0300 	andeq	r0, pc, #0, 6
    561c:	0000007a 	andeq	r0, r0, sl, ror r0
    5620:	05560a04 	ldrbeq	r0, [r6, #-2564]	; 0xa04
    5624:	10030000 	andne	r0, r3, r0
    5628:	00005702 	andeq	r5, r0, r2, lsl #14
    562c:	8b0a0600 	blhi	286e34 <__Stack_Size+0x286a34>
    5630:	03000003 	movweq	r0, #3
    5634:	007a0211 	rsbseq	r0, sl, r1, lsl r2
    5638:	0a080000 	beq	205640 <__Stack_Size+0x205240>
    563c:	00000560 	andeq	r0, r0, r0, ror #10
    5640:	57021203 	strpl	r1, [r2, -r3, lsl #4]
    5644:	0a000000 	beq	564c <__Stack_Size+0x524c>
    5648:	0003260a 	andeq	r2, r3, sl, lsl #12
    564c:	02130300 	andseq	r0, r3, #0, 6
    5650:	0000007a 	andeq	r0, r0, sl, ror r0
    5654:	056a0a0c 	strbeq	r0, [sl, #-2572]!	; 0xa0c
    5658:	14030000 	strne	r0, [r3], #-0
    565c:	00005702 	andeq	r5, r0, r2, lsl #14
    5660:	53090e00 	movwpl	r0, #40448	; 0x9e00
    5664:	15030052 	strne	r0, [r3, #-82]	; 0x52
    5668:	00007a02 	andeq	r7, r0, r2, lsl #20
    566c:	740a1000 	strvc	r1, [sl], #-0
    5670:	03000005 	movweq	r0, #5
    5674:	00570216 	subseq	r0, r7, r6, lsl r2
    5678:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
    567c:	00524745 	subseq	r4, r2, r5, asr #14
    5680:	7a021703 	bvc	8b294 <__Stack_Size+0x8ae94>
    5684:	14000000 	strne	r0, [r0], #-0
    5688:	00057e0a 	andeq	r7, r5, sl, lsl #28
    568c:	02180300 	andseq	r0, r8, #0, 6
    5690:	00000057 	andeq	r0, r0, r7, asr r0
    5694:	02510a16 	subseq	r0, r1, #90112	; 0x16000
    5698:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    569c:	00007a02 	andeq	r7, r0, r2, lsl #20
    56a0:	880a1800 	stmdahi	sl, {fp, ip}
    56a4:	03000005 	movweq	r0, #5
    56a8:	0057021a 	subseq	r0, r7, sl, lsl r2
    56ac:	0a1a0000 	beq	6856b4 <__Stack_Size+0x6852b4>
    56b0:	00000257 	andeq	r0, r0, r7, asr r2
    56b4:	7a021b03 	bvc	8c2c8 <__Stack_Size+0x8bec8>
    56b8:	1c000000 	stcne	0, cr0, [r0], {-0}
    56bc:	0007da0a 	andeq	sp, r7, sl, lsl #20
    56c0:	021c0300 	andseq	r0, ip, #0, 6
    56c4:	00000057 	andeq	r0, r0, r7, asr r0
    56c8:	033a0a1e 	teqeq	sl, #122880	; 0x1e000
    56cc:	1d030000 	stcne	0, cr0, [r3, #-0]
    56d0:	00007a02 	andeq	r7, r0, r2, lsl #20
    56d4:	9c0a2000 	stcls	0, cr2, [sl], {-0}
    56d8:	03000005 	movweq	r0, #5
    56dc:	0057021e 	subseq	r0, r7, lr, lsl r2
    56e0:	09220000 	stmdbeq	r2!, {}	; <UNPREDICTABLE>
    56e4:	00544e43 	subseq	r4, r4, r3, asr #28
    56e8:	7a021f03 	bvc	8d2fc <__Stack_Size+0x8cefc>
    56ec:	24000000 	strcs	r0, [r0], #-0
    56f0:	0005a60a 	andeq	sl, r5, sl, lsl #12
    56f4:	02200300 	eoreq	r0, r0, #0, 6
    56f8:	00000057 	andeq	r0, r0, r7, asr r0
    56fc:	53500926 	cmppl	r0, #622592	; 0x98000
    5700:	21030043 	tstcs	r3, r3, asr #32
    5704:	00007a02 	andeq	r7, r0, r2, lsl #20
    5708:	af0a2800 	svcge	0x000a2800
    570c:	03000006 	movweq	r0, #6
    5710:	00570222 	subseq	r0, r7, r2, lsr #4
    5714:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
    5718:	00525241 	subseq	r5, r2, r1, asr #4
    571c:	7a022303 	bvc	8e330 <__Stack_Size+0x8df30>
    5720:	2c000000 	stccs	0, cr0, [r0], {-0}
    5724:	0006ba0a 	andeq	fp, r6, sl, lsl #20
    5728:	02240300 	eoreq	r0, r4, #0, 6
    572c:	00000057 	andeq	r0, r0, r7, asr r0
    5730:	4352092e 	cmpmi	r2, #753664	; 0xb8000
    5734:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    5738:	00007a02 	andeq	r7, r0, r2, lsl #20
    573c:	c50a3000 	strgt	r3, [sl, #-0]
    5740:	03000006 	movweq	r0, #6
    5744:	00570226 	subseq	r0, r7, r6, lsr #4
    5748:	0a320000 	beq	c85750 <__Stack_Size+0xc85350>
    574c:	0000023d 	andeq	r0, r0, sp, lsr r2
    5750:	7a022703 	bvc	8f364 <__Stack_Size+0x8ef64>
    5754:	34000000 	strcc	r0, [r0], #-0
    5758:	0006d00a 	andeq	sp, r6, sl
    575c:	02280300 	eoreq	r0, r8, #0, 6
    5760:	00000057 	andeq	r0, r0, r7, asr r0
    5764:	02420a36 	subeq	r0, r2, #221184	; 0x36000
    5768:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    576c:	00007a02 	andeq	r7, r0, r2, lsl #20
    5770:	db0a3800 	blle	293778 <__Stack_Size+0x293378>
    5774:	03000006 	movweq	r0, #6
    5778:	0057022a 	subseq	r0, r7, sl, lsr #4
    577c:	0a3a0000 	beq	e85784 <__Stack_Size+0xe85384>
    5780:	00000247 	andeq	r0, r0, r7, asr #4
    5784:	7a022b03 	bvc	90398 <__Stack_Size+0x8ff98>
    5788:	3c000000 	stccc	0, cr0, [r0], {-0}
    578c:	0006e60a 	andeq	lr, r6, sl, lsl #12
    5790:	022c0300 	eoreq	r0, ip, #0, 6
    5794:	00000057 	andeq	r0, r0, r7, asr r0
    5798:	024c0a3e 	subeq	r0, ip, #253952	; 0x3e000
    579c:	2d030000 	stccs	0, cr0, [r3, #-0]
    57a0:	00007a02 	andeq	r7, r0, r2, lsl #20
    57a4:	f10a4000 			; <UNDEFINED> instruction: 0xf10a4000
    57a8:	03000006 	movweq	r0, #6
    57ac:	0057022e 	subseq	r0, r7, lr, lsr #4
    57b0:	0a420000 	beq	10857b8 <__Stack_Size+0x10853b8>
    57b4:	00000188 	andeq	r0, r0, r8, lsl #3
    57b8:	7a022f03 	bvc	913cc <__Stack_Size+0x90fcc>
    57bc:	44000000 	strmi	r0, [r0], #-0
    57c0:	0006fc0a 	andeq	pc, r6, sl, lsl #24
    57c4:	02300300 	eorseq	r0, r0, #0, 6
    57c8:	00000057 	andeq	r0, r0, r7, asr r0
    57cc:	43440946 	movtmi	r0, #18758	; 0x4946
    57d0:	31030052 	qaddcc	r0, r2, r3
    57d4:	00007a02 	andeq	r7, r0, r2, lsl #20
    57d8:	070a4800 	streq	r4, [sl, -r0, lsl #16]
    57dc:	03000007 	movweq	r0, #7
    57e0:	00570232 	subseq	r0, r7, r2, lsr r2
    57e4:	0a4a0000 	beq	12857ec <__Stack_Size+0x12853ec>
    57e8:	000005ca 	andeq	r0, r0, sl, asr #11
    57ec:	7a023303 	bvc	92400 <__Stack_Size+0x92000>
    57f0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    57f4:	0007120a 	andeq	r1, r7, sl, lsl #4
    57f8:	02340300 	eorseq	r0, r4, #0, 6
    57fc:	00000057 	andeq	r0, r0, r7, asr r0
    5800:	6f0b004e 	svcvs	0x000b004e
    5804:	03000001 	movweq	r0, #1
    5808:	00a10235 	adceq	r0, r1, r5, lsr r2
    580c:	010c0000 	mrseq	r0, (UNDEF: 12)
    5810:	036f3401 	cmneq	pc, #16777216	; 0x1000000
    5814:	090d0000 	stmdbeq	sp, {}	; <UNPREDICTABLE>
    5818:	0100001d 	tsteq	r0, sp, lsl r0
    581c:	001e730d 	andseq	r7, lr, sp, lsl #6
    5820:	730e0200 	movwvc	r0, #57856	; 0xe200
    5824:	03003069 	movweq	r3, #105	; 0x69
    5828:	316f640e 	cmncc	pc, lr, lsl #8
    582c:	780d0400 	stmdavc	sp, {sl}
    5830:	0500001e 	streq	r0, [r0, #-30]
    5834:	31656c0e 	cmncc	r5, lr, lsl #24
    5838:	8a0d0600 	bhi	347040 <__Stack_Size+0x346c40>
    583c:	0700001d 	smladeq	r0, sp, r0, r0
    5840:	31696d0e 	cmncc	r9, lr, lsl #26
    5844:	660e0800 	strvs	r0, [lr], -r0, lsl #16
    5848:	09003161 	stmdbeq	r0, {r0, r5, r6, r8, ip, sp}
    584c:	001d610d 	andseq	r6, sp, sp, lsl #2
    5850:	ca0d0a00 	bgt	348058 <__Stack_Size+0x347c58>
    5854:	0b00001f 	bleq	58d8 <__Stack_Size+0x54d8>
    5858:	001faf0d 	andseq	sl, pc, sp, lsl #30
    585c:	6c0e0c00 	stcvs	12, cr0, [lr], {-0}
    5860:	0d003161 	stfeqs	f3, [r0, #-388]	; 0xfffffe7c
    5864:	001ece0d 	andseq	ip, lr, sp, lsl #28
    5868:	730e0e00 	movwvc	r0, #60928	; 0xee00
    586c:	0f003169 	svceq	0x00003169
    5870:	326f640e 	rsbcc	r6, pc, #234881024	; 0xe000000
    5874:	d30d1000 	movwle	r1, #53248	; 0xd000
    5878:	1100001e 	tstne	r0, lr, lsl r0
    587c:	32656c0e 	rsbcc	r6, r5, #3584	; 0xe00
    5880:	b00d1200 	andlt	r1, sp, r0, lsl #4
    5884:	1300001d 	movwne	r0, #29
    5888:	32696d0e 	rsbcc	r6, r9, #896	; 0x380
    588c:	660e1400 	strvs	r1, [lr], -r0, lsl #8
    5890:	15003261 	strne	r3, [r0, #-609]	; 0x261
    5894:	001dab0d 	andseq	sl, sp, sp, lsl #22
    5898:	cf0d1600 	svcgt	0x000d1600
    589c:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    58a0:	001d0f0d 	andseq	r0, sp, sp, lsl #30
    58a4:	6c0e1800 	stcvs	8, cr1, [lr], {-0}
    58a8:	19003261 	stmdbne	r0, {r0, r5, r6, r9, ip, sp}
    58ac:	001d2a0d 	andseq	r2, sp, sp, lsl #20
    58b0:	000d1a00 	andeq	r1, sp, r0, lsl #20
    58b4:	1b00001f 	blne	5938 <__Stack_Size+0x5538>
    58b8:	001f050d 	andseq	r0, pc, sp, lsl #10
    58bc:	0f001c00 	svceq	0x00001c00
    58c0:	00001f65 	andeq	r1, r0, r5, ror #30
    58c4:	01024d01 	tsteq	r2, r1, lsl #26
    58c8:	00000389 	andeq	r0, r0, r9, lsl #7
    58cc:	001db510 	andseq	fp, sp, r0, lsl r5
    58d0:	024d0100 	subeq	r0, sp, #0, 2
    58d4:	00000069 	andeq	r0, r0, r9, rrx
    58d8:	09821100 	stmibeq	r2, {r8, ip}
    58dc:	ac010000 	stcge	0, cr0, [r1], {-0}
    58e0:	001ce001 	andseq	lr, ip, r1
    58e4:	00000c08 	andeq	r0, r0, r8, lsl #24
    58e8:	ae9c0100 	fmlgee	f0, f4, f0
    58ec:	12000003 	andne	r0, r0, #3
    58f0:	000034ed 	andeq	r3, r0, sp, ror #9
    58f4:	6901ac01 	stmdbvs	r1, {r0, sl, fp, sp, pc}
    58f8:	01000000 	mrseq	r0, (UNDEF: 0)
    58fc:	5f130050 	svcpl	0x00130050
    5900:	0100001e 	tsteq	r0, lr, lsl r0
    5904:	006901b1 	strhteq	r0, [r9], #-17	; 0xffffffef
    5908:	1cec0000 	stclne	0, cr0, [ip]
    590c:	000c0800 	andeq	r0, ip, r0, lsl #16
    5910:	9c010000 	stcls	0, cr0, [r1], {-0}
    5914:	0008ff11 	andeq	pc, r8, r1, lsl pc	; <UNPREDICTABLE>
    5918:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    591c:	08001cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip}
    5920:	0000000c 	andeq	r0, r0, ip
    5924:	03e99c01 	mvneq	r9, #256	; 0x100
    5928:	6f120000 	svcvs	0x00120000
    592c:	0100000a 	tsteq	r0, sl
    5930:	006901b6 	strhteq	r0, [r9], #-22	; 0xffffffea
    5934:	50010000 	andpl	r0, r1, r0
    5938:	1cfb1300 	ldclne	3, cr1, [fp]
    593c:	bb010000 	bllt	45944 <__Stack_Size+0x45544>
    5940:	00006901 	andeq	r6, r0, r1, lsl #18
    5944:	001d0400 	andseq	r0, sp, r0, lsl #8
    5948:	00000c08 	andeq	r0, r0, r8, lsl #24
    594c:	139c0100 	orrsne	r0, ip, #0, 2
    5950:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5954:	6901c001 	stmdbvs	r1, {r0, lr, pc}
    5958:	10000000 	andne	r0, r0, r0
    595c:	1808001d 	stmdane	r8, {r0, r2, r3, r4}
    5960:	01000000 	mrseq	r0, (UNDEF: 0)
    5964:	1e09119c 	mcrne	1, 0, r1, cr9, cr12, {4}
    5968:	3d010000 	stccc	0, cr0, [r1, #-0]
    596c:	001d2802 	andseq	r2, sp, r2, lsl #16
    5970:	00002c08 	andeq	r2, r0, r8, lsl #24
    5974:	4c9c0100 	ldfmis	f0, [ip], {0}
    5978:	14000004 	strne	r0, [r0], #-4
    597c:	00001d4c 	andeq	r1, r0, ip, asr #26
    5980:	57023d01 	strpl	r3, [r2, -r1, lsl #26]
    5984:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    5988:	1400000d 	strne	r0, [r0], #-13
    598c:	00001da2 	andeq	r1, r0, r2, lsr #27
    5990:	57023d01 	strpl	r3, [r2, -r1, lsl #26]
    5994:	37000000 	strcc	r0, [r0, -r0]
    5998:	0000000d 	andeq	r0, r0, sp
    599c:	00036f15 	andeq	r6, r3, r5, lsl pc
    59a0:	001d5400 	andseq	r5, sp, r0, lsl #8
    59a4:	00001808 	andeq	r1, r0, r8, lsl #16
    59a8:	7a9c0100 	bvc	fe705db0 <SCS_BASE+0x1e6f7db0>
    59ac:	16000004 	strne	r0, [r0], -r4
    59b0:	0000037c 	andeq	r0, r0, ip, ror r3
    59b4:	5a175001 	bpl	5d99c0 <__Stack_Size+0x5d95c0>
    59b8:	1208001d 	andne	r0, r8, #29
    59bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    59c0:	0000037c 	andeq	r0, r0, ip, ror r3
    59c4:	00000d63 	andeq	r0, r0, r3, ror #26
    59c8:	3a110000 	bcc	4459d0 <__Stack_Size+0x4455d0>
    59cc:	01000009 	tsteq	r0, r9
    59d0:	1d6c01c5 	stfnee	f0, [ip, #-788]!	; 0xfffffcec
    59d4:	00180800 	andseq	r0, r8, r0, lsl #16
    59d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    59dc:	000004a3 	andeq	r0, r0, r3, lsr #9
    59e0:	001d7a19 	andseq	r7, sp, r9, lsl sl
    59e4:	00036f08 	andeq	r6, r3, r8, lsl #30
    59e8:	1d7e1900 	ldclne	9, cr1, [lr, #-0]
    59ec:	04150800 	ldreq	r0, [r5], #-2048	; 0x800
    59f0:	11000000 	mrsne	r0, (UNDEF: 0)
    59f4:	00001f5b 	andeq	r1, r0, fp, asr pc
    59f8:	84025a01 	strhi	r5, [r2], #-2561	; 0xa01
    59fc:	2008001d 	andcs	r0, r8, sp, lsl r0
    5a00:	01000000 	mrseq	r0, (UNDEF: 0)
    5a04:	0004f79c 	muleq	r4, ip, r7
    5a08:	1d811400 	cfstrsne	mvf1, [r1]
    5a0c:	5a010000 	bpl	45a14 <__Stack_Size+0x45614>
    5a10:	00005702 	andeq	r5, r0, r2, lsl #14
    5a14:	000d7600 	andeq	r7, sp, r0, lsl #12
    5a18:	1d921a00 	vldrne	s2, [r2]
    5a1c:	09b70800 	ldmibeq	r7!, {fp}
    5a20:	04e30000 	strbteq	r0, [r3], #0
    5a24:	011b0000 	tsteq	fp, r0
    5a28:	00740251 	rsbseq	r0, r4, r1, asr r2
    5a2c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    5a30:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    5a34:	08001d9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, fp, ip}
    5a38:	000009d4 	ldrdeq	r0, [r0], -r4
    5a3c:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    5a40:	0008000c 	andeq	r0, r8, ip
    5a44:	11000040 	tstne	r0, r0, asr #32
    5a48:	000008a3 	andeq	r0, r0, r3, lsr #17
    5a4c:	a401d101 	strge	sp, [r1], #-257	; 0x101
    5a50:	1008001d 	andne	r0, r8, sp, lsl r0
    5a54:	01000000 	mrseq	r0, (UNDEF: 0)
    5a58:	00051d9c 	muleq	r5, ip, sp
    5a5c:	1db01c00 	ldcne	12, cr1, [r0]
    5a60:	04a30800 	strteq	r0, [r3], #2048	; 0x800
    5a64:	011b0000 	tsteq	fp, r0
    5a68:	00300150 	eorseq	r0, r0, r0, asr r1
    5a6c:	05261100 	streq	r1, [r6, #-256]!	; 0x100
    5a70:	d7010000 	strle	r0, [r1, -r0]
    5a74:	001db401 	andseq	fp, sp, r1, lsl #8
    5a78:	00010408 	andeq	r0, r1, r8, lsl #8
    5a7c:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    5a80:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    5a84:	08001e72 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, fp, ip}
    5a88:	000004a3 	andeq	r0, r0, r3, lsr #9
    5a8c:	001ea819 	andseq	sl, lr, r9, lsl r8
    5a90:	0004a308 	andeq	sl, r4, r8, lsl #6
    5a94:	57060000 	strpl	r0, [r6, -r0]
    5a98:	56000000 	strpl	r0, [r0], -r0
    5a9c:	07000005 	streq	r0, [r0, -r5]
    5aa0:	0000009a 	muleq	r0, sl, r0
    5aa4:	8b1e0033 	blhi	785b78 <__Stack_Size+0x785778>
    5aa8:	0100001f 	tsteq	r0, pc, lsl r0
    5aac:	00056710 	andeq	r6, r5, r0, lsl r7
    5ab0:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    5ab4:	1f080047 	svcne	0x00080047
    5ab8:	00000546 	andeq	r0, r0, r6, asr #10
    5abc:	00005706 	andeq	r5, r0, r6, lsl #14
    5ac0:	00057c00 	andeq	r7, r5, r0, lsl #24
    5ac4:	009a0700 	addseq	r0, sl, r0, lsl #14
    5ac8:	001c0000 	andseq	r0, ip, r0
    5acc:	001f971e 	andseq	r9, pc, lr, lsl r7	; <UNPREDICTABLE>
    5ad0:	8d200100 	stfhis	f0, [r0, #-0]
    5ad4:	05000005 	streq	r0, [r0, #-5]
    5ad8:	0047bc03 	subeq	fp, r7, r3, lsl #24
    5adc:	056c1f08 	strbeq	r1, [ip, #-3848]!	; 0xf08
    5ae0:	57060000 	strpl	r0, [r6, -r0]
    5ae4:	a2000000 	andge	r0, r0, #0
    5ae8:	07000005 	streq	r0, [r0, -r5]
    5aec:	0000009a 	muleq	r0, sl, r0
    5af0:	6f1e0009 	svcvs	0x001e0009
    5af4:	0100001f 	tsteq	r0, pc, lsl r0
    5af8:	0005b342 	andeq	fp, r5, r2, asr #6
    5afc:	c0030500 	andgt	r0, r3, r0, lsl #10
    5b00:	1f080049 	svcne	0x00080049
    5b04:	00000592 	muleq	r0, r2, r5
    5b08:	001f761e 	andseq	r7, pc, lr, lsl r6	; <UNPREDICTABLE>
    5b0c:	c9500100 	ldmdbgt	r0, {r8}^
    5b10:	05000005 	streq	r0, [r0, #-5]
    5b14:	0049ac03 	subeq	sl, r9, r3, lsl #24
    5b18:	05921f08 	ldreq	r1, [r2, #3848]	; 0xf08
    5b1c:	57060000 	strpl	r0, [r6, -r0]
    5b20:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    5b24:	07000005 	streq	r0, [r0, -r5]
    5b28:	0000009a 	muleq	r0, sl, r0
    5b2c:	7d1e0013 	ldcvc	0, cr0, [lr, #-76]	; 0xffffffb4
    5b30:	0100001f 	tsteq	r0, pc, lsl r0
    5b34:	0005ef5e 	andeq	lr, r5, lr, asr pc
    5b38:	84030500 	strhi	r0, [r3], #-1280	; 0x500
    5b3c:	1f080049 	svcne	0x00080049
    5b40:	000005ce 	andeq	r0, r0, lr, asr #11
    5b44:	00005706 	andeq	r5, r0, r6, lsl #14
    5b48:	00060400 	andeq	r0, r6, r0, lsl #8
    5b4c:	009a0700 	addseq	r0, sl, r0, lsl #14
    5b50:	000d0000 	andeq	r0, sp, r0
    5b54:	001f841e 	andseq	r8, pc, lr, lsl r4	; <UNPREDICTABLE>
    5b58:	157a0100 	ldrbne	r0, [sl, #-256]!	; 0x100
    5b5c:	05000006 	streq	r0, [r0, #-6]
    5b60:	00496803 	subeq	r6, r9, r3, lsl #16
    5b64:	05f41f08 	ldrbeq	r1, [r4, #3848]!	; 0xf08
    5b68:	57060000 	strpl	r0, [r6, -r0]
    5b6c:	2a000000 	bcs	5b74 <__Stack_Size+0x5774>
    5b70:	07000006 	streq	r0, [r0, -r6]
    5b74:	0000009a 	muleq	r0, sl, r0
    5b78:	1c1e0008 	ldcne	0, cr0, [lr], {8}
    5b7c:	0100001f 	tsteq	r0, pc, lsl r0
    5b80:	00063b8b 	andeq	r3, r6, fp, lsl #23
    5b84:	56030500 	strpl	r0, [r3], -r0, lsl #10
    5b88:	1f080049 	svcne	0x00080049
    5b8c:	0000061a 	andeq	r0, r0, sl, lsl r6
    5b90:	00005706 	andeq	r5, r0, r6, lsl #14
    5b94:	00065000 	andeq	r5, r6, r0
    5b98:	009a0700 	addseq	r0, sl, r0, lsl #14
    5b9c:	00070000 	andeq	r0, r7, r0
    5ba0:	001f231e 	andseq	r2, pc, lr, lsl r3	; <UNPREDICTABLE>
    5ba4:	61980100 	orrsvs	r0, r8, r0, lsl #2
    5ba8:	05000006 	streq	r0, [r0, #-6]
    5bac:	00494603 	subeq	r4, r9, r3, lsl #12
    5bb0:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5bb4:	2a1e0000 	bcs	785bbc <__Stack_Size+0x7857bc>
    5bb8:	0100001f 	tsteq	r0, pc, lsl r0
    5bbc:	000677a3 	andeq	r7, r6, r3, lsr #15
    5bc0:	34030500 	strcc	r0, [r3], #-1280	; 0x500
    5bc4:	1f080049 	svcne	0x00080049
    5bc8:	0000061a 	andeq	r0, r0, sl, lsl r6
    5bcc:	00005706 	andeq	r5, r0, r6, lsl #14
    5bd0:	00068c00 	andeq	r8, r6, r0, lsl #24
    5bd4:	009a0700 	addseq	r0, sl, r0, lsl #14
    5bd8:	00050000 	andeq	r0, r5, r0
    5bdc:	001f311e 	andseq	r3, pc, lr, lsl r1	; <UNPREDICTABLE>
    5be0:	9daf0100 	stflss	f0, [pc]	; 5be8 <__Stack_Size+0x57e8>
    5be4:	05000006 	streq	r0, [r0, #-6]
    5be8:	00492803 	subeq	r2, r9, r3, lsl #16
    5bec:	067c1f08 	ldrbteq	r1, [ip], -r8, lsl #30
    5bf0:	381e0000 	ldmdacc	lr, {}	; <UNPREDICTABLE>
    5bf4:	0100001f 	tsteq	r0, pc, lsl r0
    5bf8:	0006b3b8 			; <UNDEFINED> instruction: 0x0006b3b8
    5bfc:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    5c00:	1f080049 	svcne	0x00080049
    5c04:	0000067c 	andeq	r0, r0, ip, ror r6
    5c08:	001f3f1e 	andseq	r3, pc, lr, lsl pc	; <UNPREDICTABLE>
    5c0c:	c9c10100 	stmibgt	r1, {r8}^
    5c10:	05000006 	streq	r0, [r0, #-6]
    5c14:	00490c03 	subeq	r0, r9, r3, lsl #24
    5c18:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5c1c:	461e0000 	ldrmi	r0, [lr], -r0
    5c20:	0100001f 	tsteq	r0, pc, lsl r0
    5c24:	0006dfcc 	andeq	sp, r6, ip, asr #31
    5c28:	02030500 	andeq	r0, r3, #0, 10
    5c2c:	1f080049 	svcne	0x00080049
    5c30:	0000008a 	andeq	r0, r0, sl, lsl #1
    5c34:	001f4d1e 	andseq	r4, pc, lr, lsl sp	; <UNPREDICTABLE>
    5c38:	f5d40100 			; <UNDEFINED> instruction: 0xf5d40100
    5c3c:	05000006 	streq	r0, [r0, #-6]
    5c40:	0048f603 	subeq	pc, r8, r3, lsl #12
    5c44:	067c1f08 	ldrbteq	r1, [ip], -r8, lsl #30
    5c48:	541e0000 	ldrpl	r0, [lr], #-0
    5c4c:	0100001f 	tsteq	r0, pc, lsl r0
    5c50:	00070bdd 	ldrdeq	r0, [r7], -sp
    5c54:	e6030500 	str	r0, [r3], -r0, lsl #10
    5c58:	1f080048 	svcne	0x00080048
    5c5c:	00000640 	andeq	r0, r0, r0, asr #12
    5c60:	001e371e 	andseq	r3, lr, lr, lsl r7
    5c64:	21e80100 	mvncs	r0, r0, lsl #2
    5c68:	05000007 	streq	r0, [r0, #-7]
    5c6c:	0048dc03 	subeq	sp, r8, r3, lsl #24
    5c70:	008a1f08 	addeq	r1, sl, r8, lsl #30
    5c74:	3f1e0000 	svccc	0x001e0000
    5c78:	0100001e 	tsteq	r0, lr, lsl r0
    5c7c:	000737f0 	strdeq	r3, [r7], -r0
    5c80:	d0030500 	andle	r0, r3, r0, lsl #10
    5c84:	1f080048 	svcne	0x00080048
    5c88:	0000067c 	andeq	r0, r0, ip, ror r6
    5c8c:	001e471e 	andseq	r4, lr, lr, lsl r7
    5c90:	4df90100 	ldfmie	f0, [r9]
    5c94:	05000007 	streq	r0, [r0, #-7]
    5c98:	0048be03 	subeq	fp, r8, r3, lsl #28
    5c9c:	061a1f08 	ldreq	r1, [sl], -r8, lsl #30
    5ca0:	4f200000 	svcmi	0x00200000
    5ca4:	0100001e 	tsteq	r0, lr, lsl r0
    5ca8:	07640105 	strbeq	r0, [r4, -r5, lsl #2]!
    5cac:	03050000 	movweq	r0, #20480	; 0x5000
    5cb0:	080048aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, lr}
    5cb4:	0005921f 	andeq	r9, r5, pc, lsl r2
    5cb8:	1e572000 	cdpne	0, 5, cr2, cr7, cr0, {0}
    5cbc:	12010000 	andne	r0, r1, #0
    5cc0:	00077b01 	andeq	r7, r7, r1, lsl #22
    5cc4:	98030500 	stmdals	r3, {r8, sl}
    5cc8:	1f080048 	svcne	0x00080048
    5ccc:	0000061a 	andeq	r0, r0, sl, lsl r6
    5cd0:	001e9e20 	andseq	r9, lr, r0, lsr #28
    5cd4:	011f0100 	tsteq	pc, r0, lsl #2
    5cd8:	00000792 	muleq	r0, r2, r7
    5cdc:	488e0305 	stmmi	lr, {r0, r2, r8, r9}
    5ce0:	8a1f0800 	bhi	7c7ce8 <__Stack_Size+0x7c78e8>
    5ce4:	20000000 	andcs	r0, r0, r0
    5ce8:	00001ea6 	andeq	r1, r0, r6, lsr #29
    5cec:	a9012701 	stmdbge	r1, {r0, r8, r9, sl, sp}
    5cf0:	05000007 	streq	r0, [r0, #-7]
    5cf4:	00487e03 	subeq	r7, r8, r3, lsl #28
    5cf8:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5cfc:	ae200000 	cdpge	0, 2, cr0, cr0, cr0, {0}
    5d00:	0100001e 	tsteq	r0, lr, lsl r0
    5d04:	07c00132 			; <UNDEFINED> instruction: 0x07c00132
    5d08:	03050000 	movweq	r0, #20480	; 0x5000
    5d0c:	08004856 	stmdaeq	r0, {r1, r2, r4, r6, fp, lr}
    5d10:	0005ce1f 	andeq	ip, r5, pc, lsl lr
    5d14:	1eb62000 	cdpne	0, 11, cr2, cr6, cr0, {0}
    5d18:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    5d1c:	0007d701 	andeq	sp, r7, r1, lsl #14
    5d20:	4a030500 	bmi	c7128 <__Stack_Size+0xc6d28>
    5d24:	1f080048 	svcne	0x00080048
    5d28:	0000067c 	andeq	r0, r0, ip, ror r6
    5d2c:	001ebe20 	andseq	fp, lr, r0, lsr #28
    5d30:	01520100 	cmpeq	r2, r0, lsl #2
    5d34:	000007ee 	andeq	r0, r0, lr, ror #15
    5d38:	48360305 	ldmdami	r6!, {r0, r2, r8, r9}
    5d3c:	921f0800 	andsls	r0, pc, #0, 16
    5d40:	06000005 	streq	r0, [r0], -r5
    5d44:	00000057 	andeq	r0, r0, r7, asr r0
    5d48:	00000803 	andeq	r0, r0, r3, lsl #16
    5d4c:	00009a07 	andeq	r9, r0, r7, lsl #20
    5d50:	20000600 	andcs	r0, r0, r0, lsl #12
    5d54:	00001ec6 	andeq	r1, r0, r6, asr #29
    5d58:	15015f01 	strne	r5, [r1, #-3841]	; 0xf01
    5d5c:	05000008 	streq	r0, [r0, #-8]
    5d60:	00482803 	subeq	r2, r8, r3, lsl #16
    5d64:	07f31f08 	ldrbeq	r1, [r3, r8, lsl #30]!
    5d68:	e3200000 	teq	r0, #0
    5d6c:	0100001e 	tsteq	r0, lr, lsl r0
    5d70:	082c016a 	stmdaeq	ip!, {r1, r3, r5, r6, r8}
    5d74:	03050000 	movweq	r0, #20480	; 0x5000
    5d78:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
    5d7c:	0006401f 	andeq	r4, r6, pc, lsl r0
    5d80:	00570600 	subseq	r0, r7, r0, lsl #12
    5d84:	08410000 	stmdaeq	r1, {}^	; <UNPREDICTABLE>
    5d88:	9a070000 	bls	1c5d90 <__Stack_Size+0x1c5990>
    5d8c:	10000000 	andne	r0, r0, r0
    5d90:	1eeb2000 	cdpne	0, 14, cr2, cr11, cr0, {0}
    5d94:	75010000 	strvc	r0, [r1, #-0]
    5d98:	00085301 	andeq	r5, r8, r1, lsl #6
    5d9c:	f6030500 			; <UNDEFINED> instruction: 0xf6030500
    5da0:	1f080047 	svcne	0x00080047
    5da4:	00000831 	andeq	r0, r0, r1, lsr r8
    5da8:	00086806 	andeq	r6, r8, r6, lsl #16
    5dac:	00086800 	andeq	r6, r8, r0, lsl #16
    5db0:	009a0700 	addseq	r0, sl, r0, lsl #14
    5db4:	00190000 	andseq	r0, r9, r0
    5db8:	086e0421 	stmdaeq	lr!, {r0, r5, sl}^
    5dbc:	571f0000 	ldrpl	r0, [pc, -r0]
    5dc0:	20000000 	andcs	r0, r0, r0
    5dc4:	00001d30 	andeq	r1, r0, r0, lsr sp
    5dc8:	58018a01 	stmdapl	r1, {r0, r9, fp, pc}
    5dcc:	05000008 	streq	r0, [r0, #-8]
    5dd0:	00028003 	andeq	r8, r2, r3
    5dd4:	1d3b2020 	ldcne	0, cr2, [fp, #-128]!	; 0xffffff80
    5dd8:	93010000 	movwls	r0, #4096	; 0x1000
    5ddc:	00005701 	andeq	r5, r0, r1, lsl #14
    5de0:	c6030500 	strgt	r0, [r3], -r0, lsl #10
    5de4:	20200013 	eorcs	r0, r0, r3, lsl r0
    5de8:	00001d15 	andeq	r1, r0, r5, lsl sp
    5dec:	57019501 	strpl	r9, [r1, -r1, lsl #10]
    5df0:	05000000 	streq	r0, [r0, #-0]
    5df4:	0002e803 	andeq	lr, r2, r3, lsl #16
    5df8:	1dc02020 	stclne	0, cr2, [r0, #128]	; 0x80
    5dfc:	96010000 	strls	r0, [r1], -r0
    5e00:	00005701 	andeq	r5, r0, r1, lsl #14
    5e04:	ca030500 	bgt	c720c <__Stack_Size+0xc6e0c>
    5e08:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e0c:	00001e8e 	andeq	r1, r0, lr, lsl #29
    5e10:	57019701 	strpl	r9, [r1, -r1, lsl #14]
    5e14:	05000000 	streq	r0, [r0, #-0]
    5e18:	0013c803 	andseq	ip, r3, r3, lsl #16
    5e1c:	1ed82020 	cdpne	0, 13, cr2, cr8, cr0, {1}
    5e20:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    5e24:	00005701 	andeq	r5, r0, r1, lsl #14
    5e28:	be030500 	cfsh32lt	mvfx0, mvfx3, #0
    5e2c:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e30:	00001de0 	andeq	r1, r0, r0, ror #27
    5e34:	57019901 	strpl	r9, [r1, -r1, lsl #18]
    5e38:	05000000 	streq	r0, [r0, #-0]
    5e3c:	0013cc03 	andseq	ip, r3, r3, lsl #24
    5e40:	1e242020 	cdpne	0, 2, cr2, cr4, cr0, {1}
    5e44:	9a010000 	bls	45e4c <__Stack_Size+0x45a4c>
    5e48:	00005701 	andeq	r5, r0, r1, lsl #14
    5e4c:	d0030500 	andle	r0, r3, r0, lsl #10
    5e50:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e54:	00001e7d 	andeq	r1, r0, sp, ror lr
    5e58:	57019b01 	strpl	r9, [r1, -r1, lsl #22]
    5e5c:	05000000 	streq	r0, [r0, #-0]
    5e60:	0013ce03 	andseq	ip, r3, r3, lsl #28
    5e64:	1d662020 	stclne	0, cr2, [r6, #-128]!	; 0xffffff80
    5e68:	9d010000 	stcls	0, cr0, [r1, #-0]
    5e6c:	00005701 	andeq	r5, r0, r1, lsl #14
    5e70:	d2030500 	andle	r0, r3, #0, 10
    5e74:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e78:	00001dcf 	andeq	r1, r0, pc, asr #27
    5e7c:	57019e01 	strpl	r9, [r1, -r1, lsl #28]
    5e80:	05000000 	streq	r0, [r0, #-0]
    5e84:	0013d803 	andseq	sp, r3, r3, lsl #16
    5e88:	1d522020 	ldclne	0, cr2, [r2, #-128]	; 0xffffff80
    5e8c:	9f010000 	svcls	0x00010000
    5e90:	00002c01 	andeq	r2, r0, r1, lsl #24
    5e94:	d4030500 	strle	r0, [r3], #-1280	; 0x500
    5e98:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e9c:	00001df4 	strdeq	r1, [r0], -r4
    5ea0:	5701a101 	strpl	sl, [r1, -r1, lsl #2]
    5ea4:	05000000 	streq	r0, [r0, #-0]
    5ea8:	0013d603 	andseq	sp, r3, r3, lsl #12
    5eac:	1d752020 	ldclne	0, cr2, [r5, #-128]!	; 0xffffff80
    5eb0:	a3010000 	movwge	r0, #4096	; 0x1000
    5eb4:	00005701 	andeq	r5, r0, r1, lsl #14
    5eb8:	c0030500 	andgt	r0, r3, r0, lsl #10
    5ebc:	20200013 	eorcs	r0, r0, r3, lsl r0
    5ec0:	00001fa2 	andeq	r1, r0, r2, lsr #31
    5ec4:	5701a401 	strpl	sl, [r1, -r1, lsl #8]
    5ec8:	05000000 	streq	r0, [r0, #-0]
    5ecc:	0013c203 	andseq	ip, r3, r3, lsl #4
    5ed0:	1e142020 	cdpne	0, 1, cr2, cr4, cr0, {1}
    5ed4:	a5010000 	strge	r0, [r1, #-0]
    5ed8:	00005701 	andeq	r5, r0, r1, lsl #14
    5edc:	c4030500 	strgt	r0, [r3], #-1280	; 0x500
    5ee0:	20200013 	eorcs	r0, r0, r3, lsl r0
    5ee4:	00001d8f 	andeq	r1, r0, pc, lsl #27
    5ee8:	6901a701 	stmdbvs	r1, {r0, r8, r9, sl, sp, pc}
    5eec:	05000000 	streq	r0, [r0, #-0]
    5ef0:	0013bc03 	andseq	fp, r3, r3, lsl #24
    5ef4:	1ef32020 	cdpne	0, 15, cr2, cr3, cr0, {1}
    5ef8:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    5efc:	00006901 	andeq	r6, r0, r1, lsl #18
    5f00:	bd030500 	cfstr32lt	mvfx0, [r3, #-0]
    5f04:	22200013 	eorcs	r0, r0, #19
    5f08:	00001f0a 	andeq	r1, r0, sl, lsl #30
    5f0c:	ce02eb04 	vmlagt.f64	d14, d2, d4
    5f10:	23000009 	movwcs	r0, #9
    5f14:	000009ce 	andeq	r0, r0, lr, asr #19
    5f18:	00005723 	andeq	r5, r0, r3, lsr #14
    5f1c:	04210000 	strteq	r0, [r1], #-0
    5f20:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    5f24:	00001324 	andeq	r1, r0, r4, lsr #6
    5f28:	02ef0400 	rsceq	r0, pc, #0, 8
    5f2c:	0009ce23 	andeq	ip, r9, r3, lsr #28
    5f30:	00572300 	subseq	r2, r7, r0, lsl #6
    5f34:	00000000 	andeq	r0, r0, r0
    5f38:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    5f3c:	17450004 	strbne	r0, [r5, -r4]
    5f40:	01040000 	mrseq	r0, (UNDEF: 4)
    5f44:	0000019e 	muleq	r0, lr, r1
    5f48:	0020a601 	eoreq	sl, r0, r1, lsl #12
    5f4c:	0007e400 	andeq	lr, r7, r0, lsl #8
    5f50:	001eb800 	andseq	fp, lr, r0, lsl #16
    5f54:	0004b408 	andeq	fp, r4, r8, lsl #8
    5f58:	0013be00 	andseq	fp, r3, r0, lsl #28
    5f5c:	33730200 	cmncc	r3, #0, 4
    5f60:	17020032 	smladxne	r2, r2, r0, r0
    5f64:	00000030 	andeq	r0, r0, r0, lsr r0
    5f68:	c1050403 	tstgt	r5, r3, lsl #8
    5f6c:	02000005 	andeq	r0, r0, #5
    5f70:	00363173 	eorseq	r3, r6, r3, ror r1
    5f74:	00421802 	subeq	r1, r2, r2, lsl #16
    5f78:	02030000 	andeq	r0, r3, #0
    5f7c:	00059205 	andeq	r9, r5, r5, lsl #4
    5f80:	06010300 	streq	r0, [r1], -r0, lsl #6
    5f84:	0000068a 	andeq	r0, r0, sl, lsl #13
    5f88:	32337502 	eorscc	r7, r3, #8388608	; 0x800000
    5f8c:	5b270200 	blpl	9c6794 <__Stack_Size+0x9c6394>
    5f90:	03000000 	movweq	r0, #0
    5f94:	06230704 	strteq	r0, [r3], -r4, lsl #14
    5f98:	75020000 	strvc	r0, [r2, #-0]
    5f9c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    5fa0:	00006d28 	andeq	r6, r0, r8, lsr #26
    5fa4:	07020300 	streq	r0, [r2, -r0, lsl #6]
    5fa8:	0000076c 	andeq	r0, r0, ip, ror #14
    5fac:	00387502 	eorseq	r7, r8, r2, lsl #10
    5fb0:	007e2902 	rsbseq	r2, lr, r2, lsl #18
    5fb4:	01030000 	mrseq	r0, (UNDEF: 3)
    5fb8:	00068808 	andeq	r8, r6, r8, lsl #16
    5fbc:	0a500400 	beq	1406fc4 <__Stack_Size+0x1406bc4>
    5fc0:	2f020000 	svccs	0x00020000
    5fc4:	00000090 	muleq	r0, r0, r0
    5fc8:	00005b05 	andeq	r5, r0, r5, lsl #22
    5fcc:	02220400 	eoreq	r0, r2, #0, 8
    5fd0:	30020000 	andcc	r0, r2, r0
    5fd4:	000000a0 	andeq	r0, r0, r0, lsr #1
    5fd8:	00006d05 	andeq	r6, r0, r5, lsl #26
    5fdc:	75760200 	ldrbvc	r0, [r6, #-512]!	; 0x200
    5fe0:	31020038 	tstcc	r2, r8, lsr r0
    5fe4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    5fe8:	00007e05 	andeq	r7, r0, r5, lsl #28
    5fec:	02010600 	andeq	r0, r1, #0, 12
    5ff0:	0000ca37 	andeq	ip, r0, r7, lsr sl
    5ff4:	200d0700 	andcs	r0, sp, r0, lsl #14
    5ff8:	07000000 	streq	r0, [r0, -r0]
    5ffc:	00002157 	andeq	r2, r0, r7, asr r1
    6000:	01060001 	tsteq	r6, r1
    6004:	00df3902 	sbcseq	r3, pc, r2, lsl #18
    6008:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    600c:	0000000c 	andeq	r0, r0, ip
    6010:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6014:	04000100 	streq	r0, [r0], #-256	; 0x100
    6018:	0000179d 	muleq	r0, sp, r7
    601c:	00ca3902 	sbceq	r3, sl, r2, lsl #18
    6020:	04030000 	streq	r0, [r3], #-0
    6024:	00061a07 	andeq	r1, r6, r7, lsl #20
    6028:	031c0900 	tsteq	ip, #0, 18
    602c:	0156014e 	cmpeq	r6, lr, asr #2
    6030:	430a0000 	movwmi	r0, #40960	; 0xa000
    6034:	03004c52 	movweq	r4, #3154	; 0xc52
    6038:	00850150 	addeq	r0, r5, r0, asr r1
    603c:	0a000000 	beq	6044 <__Stack_Size+0x5c44>
    6040:	00485243 	subeq	r5, r8, r3, asr #4
    6044:	85015103 	strhi	r5, [r1, #-259]	; 0x103
    6048:	04000000 	streq	r0, [r0], #-0
    604c:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    6050:	01520300 	cmpeq	r2, r0, lsl #6
    6054:	00000085 	andeq	r0, r0, r5, lsl #1
    6058:	444f0a08 	strbmi	r0, [pc], #-2568	; 6060 <__Stack_Size+0x5c60>
    605c:	53030052 	movwpl	r0, #12370	; 0x3052
    6060:	00008501 	andeq	r8, r0, r1, lsl #10
    6064:	3c0b0c00 	stccc	12, cr0, [fp], {-0}
    6068:	0300000a 	movweq	r0, #10
    606c:	00850154 	addeq	r0, r5, r4, asr r1
    6070:	0a100000 	beq	406078 <__Stack_Size+0x405c78>
    6074:	00525242 	subseq	r5, r2, r2, asr #4
    6078:	85015503 	strhi	r5, [r1, #-1283]	; 0x503
    607c:	14000000 	strne	r0, [r0], #-0
    6080:	0009f90b 	andeq	pc, r9, fp, lsl #18
    6084:	01560300 	cmpeq	r6, r0, lsl #6
    6088:	00000085 	andeq	r0, r0, r5, lsl #1
    608c:	740c0018 	strvc	r0, [ip], #-24
    6090:	0300000a 	movweq	r0, #10
    6094:	00f10157 	rscseq	r0, r1, r7, asr r1
    6098:	24090000 	strcs	r0, [r9], #-0
    609c:	5401eb03 	strpl	lr, [r1], #-2819	; 0xb03
    60a0:	0a000002 	beq	60b0 <__Stack_Size+0x5cb0>
    60a4:	00315243 	eorseq	r5, r1, r3, asr #4
    60a8:	9501ed03 	strls	lr, [r1, #-3331]	; 0xd03
    60ac:	00000000 	andeq	r0, r0, r0
    60b0:	00054c0b 	andeq	r4, r5, fp, lsl #24
    60b4:	01ee0300 	mvneq	r0, r0, lsl #6
    60b8:	00000062 	andeq	r0, r0, r2, rrx
    60bc:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    60c0:	ef030032 	svc	0x00030032
    60c4:	00009501 	andeq	r9, r0, r1, lsl #10
    60c8:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    60cc:	03000005 	movweq	r0, #5
    60d0:	006201f0 	strdeq	r0, [r2], #-16	; <UNPREDICTABLE>
    60d4:	0a060000 	beq	1860dc <__Stack_Size+0x185cdc>
    60d8:	03005253 	movweq	r5, #595	; 0x253
    60dc:	009501f1 			; <UNDEFINED> instruction: 0x009501f1
    60e0:	0b080000 	bleq	2060e8 <__Stack_Size+0x205ce8>
    60e4:	00000560 	andeq	r0, r0, r0, ror #10
    60e8:	6201f203 	andvs	pc, r1, #805306368	; 0x30000000
    60ec:	0a000000 	beq	60f4 <__Stack_Size+0x5cf4>
    60f0:	0052440a 	subseq	r4, r2, sl, lsl #8
    60f4:	9501f303 	strls	pc, [r1, #-771]	; 0x303
    60f8:	0c000000 	stceq	0, cr0, [r0], {-0}
    60fc:	00056a0b 	andeq	r6, r5, fp, lsl #20
    6100:	01f40300 	mvnseq	r0, r0, lsl #6
    6104:	00000062 	andeq	r0, r0, r2, rrx
    6108:	18a30b0e 	stmiane	r3!, {r1, r2, r3, r8, r9, fp}
    610c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    6110:	00009501 	andeq	r9, r0, r1, lsl #10
    6114:	740b1000 	strvc	r1, [fp], #-0
    6118:	03000005 	movweq	r0, #5
    611c:	006201f6 	strdeq	r0, [r2], #-22	; 0xffffffea	; <UNPREDICTABLE>
    6120:	0b120000 	bleq	486128 <__Stack_Size+0x485d28>
    6124:	0000121b 	andeq	r1, r0, fp, lsl r2
    6128:	9501f703 	strls	pc, [r1, #-1795]	; 0x703
    612c:	14000000 	strne	r0, [r0], #-0
    6130:	00057e0b 	andeq	r7, r5, fp, lsl #28
    6134:	01f80300 	mvnseq	r0, r0, lsl #6
    6138:	00000062 	andeq	r0, r0, r2, rrx
    613c:	146a0b16 	strbtne	r0, [sl], #-2838	; 0xb16
    6140:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    6144:	00009501 	andeq	r9, r0, r1, lsl #10
    6148:	880b1800 	stmdahi	fp, {fp, ip}
    614c:	03000005 	movweq	r0, #5
    6150:	006201fa 	strdeq	r0, [r2], #-26	; 0xffffffe6	; <UNPREDICTABLE>
    6154:	0b1a0000 	bleq	68615c <__Stack_Size+0x685d5c>
    6158:	00001930 	andeq	r1, r0, r0, lsr r9
    615c:	9501fb03 	strls	pc, [r1, #-2819]	; 0xb03
    6160:	1c000000 	stcne	0, cr0, [r0], {-0}
    6164:	0007da0b 	andeq	sp, r7, fp, lsl #20
    6168:	01fc0300 	mvnseq	r0, r0, lsl #6
    616c:	00000062 	andeq	r0, r0, r2, rrx
    6170:	174f0b1e 	smlaldne	r0, pc, lr, fp	; <UNPREDICTABLE>
    6174:	fd030000 	stc2	0, cr0, [r3, #-0]
    6178:	00009501 	andeq	r9, r0, r1, lsl #10
    617c:	9c0b2000 	stcls	0, cr2, [fp], {-0}
    6180:	03000005 	movweq	r0, #5
    6184:	006201fe 	strdeq	r0, [r2], #-30	; 0xffffffe2	; <UNPREDICTABLE>
    6188:	00220000 	eoreq	r0, r2, r0
    618c:	0019380c 	andseq	r3, r9, ip, lsl #16
    6190:	01ff0300 	mvnseq	r0, r0, lsl #6
    6194:	00000162 	andeq	r0, r0, r2, ror #2
    6198:	00215c0d 	eoreq	r5, r1, sp, lsl #24
    619c:	013d0100 	teqeq	sp, r0, lsl #2
    61a0:	00207e0e 	eoreq	r7, r0, lr, lsl #28
    61a4:	b8380100 	ldmdalt	r8!, {r8}
    61a8:	1808001e 	stmdane	r8, {r1, r2, r3, r4}
    61ac:	01000000 	mrseq	r0, (UNDEF: 0)
    61b0:	00028d9c 	muleq	r2, ip, sp
    61b4:	61640f00 	cmnvs	r4, r0, lsl #30
    61b8:	38010074 	stmdacc	r1, {r2, r4, r5, r6}
    61bc:	00000062 	andeq	r0, r0, r2, rrx
    61c0:	00000d97 	muleq	r0, r7, sp
    61c4:	02601000 	rsbeq	r1, r0, #0
    61c8:	1ed00000 	cdpne	0, 13, cr0, cr0, cr0, {0}
    61cc:	000c0800 	andeq	r0, ip, r0, lsl #16
    61d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    61d4:	00202a0e 	eoreq	r2, r0, lr, lsl #20
    61d8:	dc420100 	stflee	f0, [r2], {-0}
    61dc:	2008001e 	andcs	r0, r8, lr, lsl r0
    61e0:	01000001 	tsteq	r0, r1
    61e4:	0002c19c 	muleq	r2, ip, r1
    61e8:	20131100 	andscs	r1, r3, r0, lsl #2
    61ec:	44010000 	strmi	r0, [r1], #-0
    61f0:	00000025 	andeq	r0, r0, r5, lsr #32
    61f4:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    61f8:	206a1200 	rsbcs	r1, sl, r0, lsl #4
    61fc:	b2010000 	andlt	r0, r1, #0
    6200:	00000062 	andeq	r0, r0, r2, rrx
    6204:	08001ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    6208:	0000000c 	andeq	r0, r0, ip
    620c:	18129c01 	ldmdane	r2, {r0, sl, fp, ip, pc}
    6210:	01000020 	tsteq	r0, r0, lsr #32
    6214:	000062b6 			; <UNDEFINED> instruction: 0x000062b6
    6218:	00200800 	eoreq	r0, r0, r0, lsl #16
    621c:	00000c08 	andeq	r0, r0, r8, lsl #24
    6220:	129c0100 	addsne	r0, ip, #0, 2
    6224:	00002021 	andeq	r2, r0, r1, lsr #32
    6228:	0062ba01 	rsbeq	fp, r2, r1, lsl #20
    622c:	20140000 	andscs	r0, r4, r0
    6230:	000c0800 	andeq	r0, ip, r0, lsl #16
    6234:	9c010000 	stcls	0, cr0, [r1], {-0}
    6238:	00203512 	eoreq	r3, r0, r2, lsl r5
    623c:	62bf0100 	adcsvs	r0, pc, #0, 2
    6240:	20000000 	andcs	r0, r0, r0
    6244:	0c080020 	stceq	0, cr0, [r8], {32}
    6248:	01000000 	mrseq	r0, (UNDEF: 0)
    624c:	203e129c 	mlascs	lr, ip, r2, r1
    6250:	c4010000 	strgt	r0, [r1], #-0
    6254:	00000062 	andeq	r0, r0, r2, rrx
    6258:	0800202c 	stmdaeq	r0, {r2, r3, r5, sp}
    625c:	0000000c 	andeq	r0, r0, ip
    6260:	47129c01 	ldrmi	r9, [r2, -r1, lsl #24]
    6264:	01000020 	tsteq	r0, r0, lsr #32
    6268:	000062c8 	andeq	r6, r0, r8, asr #5
    626c:	00203800 	eoreq	r3, r0, r0, lsl #16
    6270:	00000c08 	andeq	r0, r0, r8, lsl #24
    6274:	129c0100 	addsne	r0, ip, #0, 2
    6278:	00001ff0 	strdeq	r1, [r0], -r0
    627c:	0037d001 	eorseq	sp, r7, r1
    6280:	20440000 	subcs	r0, r4, r0
    6284:	000c0800 	andeq	r0, ip, r0, lsl #16
    6288:	9c010000 	stcls	0, cr0, [r1], {-0}
    628c:	00211c12 	eoreq	r1, r1, r2, lsl ip
    6290:	37d40100 	ldrbcc	r0, [r4, r0, lsl #2]
    6294:	50000000 	andpl	r0, r0, r0
    6298:	0c080020 	stceq	0, cr0, [r8], {32}
    629c:	01000000 	mrseq	r0, (UNDEF: 0)
    62a0:	210f129c 			; <UNDEFINED> instruction: 0x210f129c
    62a4:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    62a8:	00000037 	andeq	r0, r0, r7, lsr r0
    62ac:	0800205c 	stmdaeq	r0, {r2, r3, r4, r6, sp}
    62b0:	0000000c 	andeq	r0, r0, ip
    62b4:	4a129c01 	bmi	4ad2c0 <__Stack_Size+0x4acec0>
    62b8:	01000021 	tsteq	r0, r1, lsr #32
    62bc:	000037dd 	ldrdeq	r3, [r0], -sp
    62c0:	00206800 	eoreq	r6, r0, r0, lsl #16
    62c4:	00000c08 	andeq	r0, r0, r8, lsl #24
    62c8:	129c0100 	addsne	r0, ip, #0, 2
    62cc:	0000205d 	andeq	r2, r0, sp, asr r0
    62d0:	0037e201 	eorseq	lr, r7, r1, lsl #4
    62d4:	20740000 	rsbscs	r0, r4, r0
    62d8:	000c0800 	andeq	r0, ip, r0, lsl #16
    62dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    62e0:	00208c12 	eoreq	r8, r0, r2, lsl ip
    62e4:	37e60100 	strbcc	r0, [r6, r0, lsl #2]!
    62e8:	80000000 	andhi	r0, r0, r0
    62ec:	0c080020 	stceq	0, cr0, [r8], {32}
    62f0:	01000000 	mrseq	r0, (UNDEF: 0)
    62f4:	15880e9c 	strne	r0, [r8, #3740]	; 0xe9c
    62f8:	ec010000 	stc	0, cr0, [r1], {-0}
    62fc:	0800208c 	stmdaeq	r0, {r2, r3, r7, sp}
    6300:	00000100 	andeq	r0, r0, r0, lsl #2
    6304:	06629c01 	strbteq	r9, [r2], -r1, lsl #24
    6308:	60130000 	andsvs	r0, r3, r0
    630c:	76000002 	strvc	r0, [r0], -r2
    6310:	16080021 	strne	r0, [r8], -r1, lsr #32
    6314:	01000000 	mrseq	r0, (UNDEF: 0)
    6318:	96140111 			; <UNDEFINED> instruction: 0x96140111
    631c:	42080020 	andmi	r0, r8, #32
    6320:	fe00000c 	cdp2	0, 0, cr0, cr0, cr12, {0}
    6324:	15000003 	strne	r0, [r0, #-3]
    6328:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    632c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6330:	0038000c 	eorseq	r0, r8, ip
    6334:	a4140040 	ldrge	r0, [r4], #-64	; 0x40
    6338:	63080020 	movwvs	r0, #32800	; 0x8020
    633c:	1c00000c 	stcne	0, cr0, [r0], {12}
    6340:	15000004 	strne	r0, [r0, #-4]
    6344:	0a035101 	beq	da750 <__Stack_Size+0xda350>
    6348:	01150800 	tsteq	r5, r0, lsl #16
    634c:	000c0550 	andeq	r0, ip, r0, asr r5
    6350:	00400110 	subeq	r0, r0, r0, lsl r1
    6354:	0020ac14 	eoreq	sl, r0, r4, lsl ip
    6358:	000c7f08 	andeq	r7, ip, r8, lsl #30
    635c:	00043900 	andeq	r3, r4, r0, lsl #18
    6360:	51011500 	tstpl	r1, r0, lsl #10
    6364:	15200802 	strne	r0, [r0, #-2050]!	; 0x802
    6368:	0c055001 	stceq	0, cr5, [r5], {1}
    636c:	40003800 	andmi	r3, r0, r0, lsl #16
    6370:	20b41400 	adcscs	r1, r4, r0, lsl #8
    6374:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6378:	04550000 	ldrbeq	r0, [r5], #-0
    637c:	01150000 	tsteq	r5, r0
    6380:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    6384:	0c055001 	stceq	0, cr5, [r5], {1}
    6388:	40003800 	andmi	r3, r0, r0, lsl #16
    638c:	20c01400 	sbccs	r1, r0, r0, lsl #8
    6390:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6394:	04710000 	ldrbteq	r0, [r1], #-0
    6398:	01150000 	tsteq	r5, r0
    639c:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    63a0:	0c055001 	stceq	0, cr5, [r5], {1}
    63a4:	40003800 	andmi	r3, r0, r0, lsl #16
    63a8:	20ca1400 	sbccs	r1, sl, r0, lsl #8
    63ac:	0c960800 	ldceq	8, cr0, [r6], {0}
    63b0:	04880000 	streq	r0, [r8], #0
    63b4:	01150000 	tsteq	r5, r0
    63b8:	000c0550 	andeq	r0, ip, r0, asr r5
    63bc:	00400038 	subeq	r0, r0, r8, lsr r0
    63c0:	0020ce16 	eoreq	ip, r0, r6, lsl lr
    63c4:	00026808 	andeq	r6, r2, r8, lsl #16
    63c8:	20d61400 	sbcscs	r1, r6, r0, lsl #8
    63cc:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 63d4 <__Stack_Size+0x5fd4>
    63d0:	04ae0000 	strteq	r0, [lr], #0
    63d4:	01150000 	tsteq	r5, r0
    63d8:	ff080251 			; <UNDEFINED> instruction: 0xff080251
    63dc:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    63e0:	0038000c 	eorseq	r0, r8, ip
    63e4:	de140040 	cdple	0, 1, cr0, cr4, cr0, {2}
    63e8:	42080020 	andmi	r0, r8, #32
    63ec:	ca00000c 	bgt	6424 <__Stack_Size+0x6024>
    63f0:	15000004 	strne	r0, [r0, #-4]
    63f4:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    63f8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    63fc:	0038000c 	eorseq	r0, r8, ip
    6400:	ea140040 	b	506508 <__Stack_Size+0x506108>
    6404:	42080020 	andmi	r0, r8, #32
    6408:	e600000c 	str	r0, [r0], -ip
    640c:	15000004 	strne	r0, [r0, #-4]
    6410:	31015101 	tstcc	r1, r1, lsl #2
    6414:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6418:	0038000c 	eorseq	r0, r8, ip
    641c:	f4140040 			; <UNDEFINED> instruction: 0xf4140040
    6420:	96080020 	strls	r0, [r8], -r0, lsr #32
    6424:	fd00000c 	stc2	0, cr0, [r0, #-48]	; 0xffffffd0
    6428:	15000004 	strne	r0, [r0, #-4]
    642c:	0c055001 	stceq	0, cr5, [r5], {1}
    6430:	40003800 	andmi	r3, r0, r0, lsl #16
    6434:	20f81600 	rscscs	r1, r8, r0, lsl #12
    6438:	02680800 	rsbeq	r0, r8, #0, 16
    643c:	02140000 	andseq	r0, r4, #0
    6440:	ac080021 	stcge	0, cr0, [r8], {33}	; 0x21
    6444:	2400000c 	strcs	r0, [r0], #-12
    6448:	15000005 	strne	r0, [r0, #-5]
    644c:	0a035101 	beq	da858 <__Stack_Size+0xda458>
    6450:	01150800 	tsteq	r5, r0, lsl #16
    6454:	000c0550 	andeq	r0, ip, r0, asr r5
    6458:	00400110 	subeq	r0, r0, r0, lsl r1
    645c:	00210a14 	eoreq	r0, r1, r4, lsl sl
    6460:	000c4208 	andeq	r4, ip, r8, lsl #4
    6464:	00054000 	andeq	r4, r5, r0
    6468:	51011500 	tstpl	r1, r0, lsl #10
    646c:	01153201 	tsteq	r5, r1, lsl #4
    6470:	000c0550 	andeq	r0, ip, r0, asr r5
    6474:	00400038 	subeq	r0, r0, r8, lsr r0
    6478:	00211814 	eoreq	r1, r1, r4, lsl r8
    647c:	000c6308 	andeq	r6, ip, r8, lsl #6
    6480:	00055e00 	andeq	r5, r5, r0, lsl #28
    6484:	51011500 	tstpl	r1, r0, lsl #10
    6488:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    648c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6490:	0110000c 	tsteq	r0, ip
    6494:	20140040 	andscs	r0, r4, r0, asr #32
    6498:	7f080021 	svcvc	0x00080021
    649c:	7b00000c 	blvc	64d4 <__Stack_Size+0x60d4>
    64a0:	15000005 	strne	r0, [r0, #-5]
    64a4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    64a8:	50011523 	andpl	r1, r1, r3, lsr #10
    64ac:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    64b0:	14004000 	strne	r4, [r0], #-0
    64b4:	08002128 	stmdaeq	r0, {r3, r5, r8, sp}
    64b8:	00000c42 	andeq	r0, r0, r2, asr #24
    64bc:	00000597 	muleq	r0, r7, r5
    64c0:	01510115 	cmpeq	r1, r5, lsl r1
    64c4:	50011532 	andpl	r1, r1, r2, lsr r5
    64c8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    64cc:	14004000 	strne	r4, [r0], #-0
    64d0:	08002134 	stmdaeq	r0, {r2, r4, r5, r8, sp}
    64d4:	00000c42 	andeq	r0, r0, r2, asr #24
    64d8:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    64dc:	01510115 	cmpeq	r1, r5, lsl r1
    64e0:	50011531 	andpl	r1, r1, r1, lsr r5
    64e4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    64e8:	14004000 	strne	r4, [r0], #-0
    64ec:	0800213e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, sp}
    64f0:	00000c96 	muleq	r0, r6, ip
    64f4:	000005ca 	andeq	r0, r0, sl, asr #11
    64f8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    64fc:	0038000c 	eorseq	r0, r8, ip
    6500:	42160040 	andsmi	r0, r6, #64	; 0x40
    6504:	68080021 	stmdavs	r8, {r0, r5}
    6508:	14000002 	strne	r0, [r0], #-2
    650c:	0800214a 	stmdaeq	r0, {r1, r3, r6, r8, sp}
    6510:	00000c7f 	andeq	r0, r0, pc, ror ip
    6514:	000005ef 	andeq	r0, r0, pc, ror #11
    6518:	01510115 	cmpeq	r1, r5, lsl r1
    651c:	50011530 	andpl	r1, r1, r0, lsr r5
    6520:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6524:	14004000 	strne	r4, [r0], #-0
    6528:	08002152 	stmdaeq	r0, {r1, r4, r6, r8, sp}
    652c:	00000c42 	andeq	r0, r0, r2, asr #24
    6530:	0000060b 	andeq	r0, r0, fp, lsl #12
    6534:	01510115 	cmpeq	r1, r5, lsl r1
    6538:	50011532 	andpl	r1, r1, r2, lsr r5
    653c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6540:	14004000 	strne	r4, [r0], #-0
    6544:	0800215e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sp}
    6548:	00000c42 	andeq	r0, r0, r2, asr #24
    654c:	00000627 	andeq	r0, r0, r7, lsr #12
    6550:	01510115 	cmpeq	r1, r5, lsl r1
    6554:	50011531 	andpl	r1, r1, r1, lsr r5
    6558:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    655c:	14004000 	strne	r4, [r0], #-0
    6560:	08002168 	stmdaeq	r0, {r3, r5, r6, r8, sp}
    6564:	00000c96 	muleq	r0, r6, ip
    6568:	0000063e 	andeq	r0, r0, lr, lsr r6
    656c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6570:	0038000c 	eorseq	r0, r8, ip
    6574:	6c160040 	ldcvs	0, cr0, [r6], {64}	; 0x40
    6578:	68080021 	stmdavs	r8, {r0, r5}
    657c:	17000002 	strne	r0, [r0, -r2]
    6580:	08002176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sp}
    6584:	00000cac 	andeq	r0, r0, ip, lsr #25
    6588:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    658c:	1508000a 	strne	r0, [r8, #-10]
    6590:	0c055001 	stceq	0, cr5, [r5], {1}
    6594:	40011000 	andmi	r1, r1, r0
    6598:	d4180000 	ldrle	r0, [r8], #-0
    659c:	01000019 	tsteq	r0, r9, lsl r0
    65a0:	218c0116 	orrcs	r0, ip, r6, lsl r1
    65a4:	01000800 	tsteq	r0, r0, lsl #16
    65a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    65ac:	00000908 	andeq	r0, r0, r8, lsl #18
    65b0:	00026013 	andeq	r6, r2, r3, lsl r0
    65b4:	00227600 	eoreq	r7, r2, r0, lsl #12
    65b8:	00001608 	andeq	r1, r0, r8, lsl #12
    65bc:	013c0100 	teqeq	ip, r0, lsl #2
    65c0:	00219614 	eoreq	r9, r1, r4, lsl r6
    65c4:	000c4208 	andeq	r4, ip, r8, lsl #4
    65c8:	0006a400 	andeq	sl, r6, r0, lsl #8
    65cc:	51011500 	tstpl	r1, r0, lsl #10
    65d0:	01153201 	tsteq	r5, r1, lsl #4
    65d4:	000c0550 	andeq	r0, ip, r0, asr r5
    65d8:	00400038 	subeq	r0, r0, r8, lsr r0
    65dc:	0021a414 	eoreq	sl, r1, r4, lsl r4
    65e0:	000c6308 	andeq	r6, ip, r8, lsl #6
    65e4:	0006c200 	andeq	ip, r6, r0, lsl #4
    65e8:	51011500 	tstpl	r1, r0, lsl #10
    65ec:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    65f0:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    65f4:	0110000c 	tsteq	r0, ip
    65f8:	ac140040 	ldcge	0, cr0, [r4], {64}	; 0x40
    65fc:	7f080021 	svcvc	0x00080021
    6600:	df00000c 	svcle	0x0000000c
    6604:	15000006 	strne	r0, [r0, #-6]
    6608:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    660c:	50011520 	andpl	r1, r1, r0, lsr #10
    6610:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6614:	14004000 	strne	r4, [r0], #-0
    6618:	080021b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sp}
    661c:	00000c42 	andeq	r0, r0, r2, asr #24
    6620:	000006fb 	strdeq	r0, [r0], -fp
    6624:	01510115 	cmpeq	r1, r5, lsl r1
    6628:	50011532 	andpl	r1, r1, r2, lsr r5
    662c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6630:	14004000 	strne	r4, [r0], #-0
    6634:	080021c0 	stmdaeq	r0, {r6, r7, r8, sp}
    6638:	00000c42 	andeq	r0, r0, r2, asr #24
    663c:	00000717 	andeq	r0, r0, r7, lsl r7
    6640:	01510115 	cmpeq	r1, r5, lsl r1
    6644:	50011531 	andpl	r1, r1, r1, lsr r5
    6648:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    664c:	14004000 	strne	r4, [r0], #-0
    6650:	080021ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sp}
    6654:	00000c96 	muleq	r0, r6, ip
    6658:	0000072e 	andeq	r0, r0, lr, lsr #14
    665c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6660:	0038000c 	eorseq	r0, r8, ip
    6664:	ce160040 	cdpgt	0, 1, cr0, cr6, cr0, {2}
    6668:	68080021 	stmdavs	r8, {r0, r5}
    666c:	14000002 	strne	r0, [r0], #-2
    6670:	080021d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, sp}
    6674:	00000c7f 	andeq	r0, r0, pc, ror ip
    6678:	00000754 	andeq	r0, r0, r4, asr r7
    667c:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    6680:	01153f08 	tsteq	r5, r8, lsl #30
    6684:	000c0550 	andeq	r0, ip, r0, asr r5
    6688:	00400038 	subeq	r0, r0, r8, lsr r0
    668c:	0021de14 	eoreq	sp, r1, r4, lsl lr
    6690:	000c4208 	andeq	r4, ip, r8, lsl #4
    6694:	00077000 	andeq	r7, r7, r0
    6698:	51011500 	tstpl	r1, r0, lsl #10
    669c:	01153201 	tsteq	r5, r1, lsl #4
    66a0:	000c0550 	andeq	r0, ip, r0, asr r5
    66a4:	00400038 	subeq	r0, r0, r8, lsr r0
    66a8:	0021ea14 	eoreq	lr, r1, r4, lsl sl
    66ac:	000c4208 	andeq	r4, ip, r8, lsl #4
    66b0:	00078c00 	andeq	r8, r7, r0, lsl #24
    66b4:	51011500 	tstpl	r1, r0, lsl #10
    66b8:	01153101 	tsteq	r5, r1, lsl #2
    66bc:	000c0550 	andeq	r0, ip, r0, asr r5
    66c0:	00400038 	subeq	r0, r0, r8, lsr r0
    66c4:	0021f414 	eoreq	pc, r1, r4, lsl r4	; <UNPREDICTABLE>
    66c8:	000c9608 	andeq	r9, ip, r8, lsl #12
    66cc:	0007a300 	andeq	sl, r7, r0, lsl #6
    66d0:	50011500 	andpl	r1, r1, r0, lsl #10
    66d4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    66d8:	16004000 	strne	r4, [r0], -r0
    66dc:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
    66e0:	00000268 	andeq	r0, r0, r8, ror #4
    66e4:	00220214 	eoreq	r0, r2, r4, lsl r2
    66e8:	000cac08 	andeq	sl, ip, r8, lsl #24
    66ec:	0007ca00 	andeq	ip, r7, r0, lsl #20
    66f0:	51011500 	tstpl	r1, r0, lsl #10
    66f4:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    66f8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    66fc:	0110000c 	tsteq	r0, ip
    6700:	0a140040 	beq	506808 <__Stack_Size+0x506408>
    6704:	42080022 	andmi	r0, r8, #34	; 0x22
    6708:	e600000c 	str	r0, [r0], -ip
    670c:	15000007 	strne	r0, [r0, #-7]
    6710:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6714:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6718:	0038000c 	eorseq	r0, r8, ip
    671c:	18140040 	ldmdane	r4, {r6}
    6720:	63080022 	movwvs	r0, #32802	; 0x8022
    6724:	0400000c 	streq	r0, [r0], #-12
    6728:	15000008 	strne	r0, [r0, #-8]
    672c:	0a035101 	beq	dab38 <__Stack_Size+0xda738>
    6730:	01150400 	tsteq	r5, r0, lsl #8
    6734:	000c0550 	andeq	r0, ip, r0, asr r5
    6738:	00400110 	subeq	r0, r0, r0, lsl r1
    673c:	00222014 	eoreq	r2, r2, r4, lsl r0
    6740:	000c7f08 	andeq	r7, ip, r8, lsl #30
    6744:	00082100 	andeq	r2, r8, r0, lsl #2
    6748:	51011500 	tstpl	r1, r0, lsl #10
    674c:	15230802 	strne	r0, [r3, #-2050]!	; 0x802
    6750:	0c055001 	stceq	0, cr5, [r5], {1}
    6754:	40003800 	andmi	r3, r0, r0, lsl #16
    6758:	22281400 	eorcs	r1, r8, #0, 8
    675c:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6760:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
    6764:	01150000 	tsteq	r5, r0
    6768:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    676c:	0c055001 	stceq	0, cr5, [r5], {1}
    6770:	40003800 	andmi	r3, r0, r0, lsl #16
    6774:	22341400 	eorscs	r1, r4, #0, 8
    6778:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    677c:	08590000 	ldmdaeq	r9, {}^	; <UNPREDICTABLE>
    6780:	01150000 	tsteq	r5, r0
    6784:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    6788:	0c055001 	stceq	0, cr5, [r5], {1}
    678c:	40003800 	andmi	r3, r0, r0, lsl #16
    6790:	223e1400 	eorscs	r1, lr, #0, 8
    6794:	0c960800 	ldceq	8, cr0, [r6], {0}
    6798:	08700000 	ldmdaeq	r0!, {}^	; <UNPREDICTABLE>
    679c:	01150000 	tsteq	r5, r0
    67a0:	000c0550 	andeq	r0, ip, r0, asr r5
    67a4:	00400038 	subeq	r0, r0, r8, lsr r0
    67a8:	00224216 	eoreq	r4, r2, r6, lsl r2
    67ac:	00026808 	andeq	r6, r2, r8, lsl #16
    67b0:	224a1400 	subcs	r1, sl, #0, 8
    67b4:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 67bc <__Stack_Size+0x63bc>
    67b8:	08950000 	ldmeq	r5, {}	; <UNPREDICTABLE>
    67bc:	01150000 	tsteq	r5, r0
    67c0:	15400151 	strbne	r0, [r0, #-337]	; 0x151
    67c4:	0c055001 	stceq	0, cr5, [r5], {1}
    67c8:	40003800 	andmi	r3, r0, r0, lsl #16
    67cc:	22521400 	subscs	r1, r2, #0, 8
    67d0:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    67d4:	08b10000 	ldmeq	r1!, {}	; <UNPREDICTABLE>
    67d8:	01150000 	tsteq	r5, r0
    67dc:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    67e0:	0c055001 	stceq	0, cr5, [r5], {1}
    67e4:	40003800 	andmi	r3, r0, r0, lsl #16
    67e8:	225e1400 	subscs	r1, lr, #0, 8
    67ec:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    67f0:	08cd0000 	stmiaeq	sp, {}^	; <UNPREDICTABLE>
    67f4:	01150000 	tsteq	r5, r0
    67f8:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    67fc:	0c055001 	stceq	0, cr5, [r5], {1}
    6800:	40003800 	andmi	r3, r0, r0, lsl #16
    6804:	22681400 	rsbcs	r1, r8, #0, 8
    6808:	0c960800 	ldceq	8, cr0, [r6], {0}
    680c:	08e40000 	stmiaeq	r4!, {}^	; <UNPREDICTABLE>
    6810:	01150000 	tsteq	r5, r0
    6814:	000c0550 	andeq	r0, ip, r0, asr r5
    6818:	00400038 	subeq	r0, r0, r8, lsr r0
    681c:	00226c16 	eoreq	r6, r2, r6, lsl ip
    6820:	00026808 	andeq	r6, r2, r8, lsl #16
    6824:	22761700 	rsbscs	r1, r6, #0, 14
    6828:	0cac0800 	stceq	8, cr0, [ip]
    682c:	01150000 	tsteq	r5, r0
    6830:	000a0351 	andeq	r0, sl, r1, asr r3
    6834:	50011504 	andpl	r1, r1, r4, lsl #10
    6838:	10000c05 	andne	r0, r0, r5, lsl #24
    683c:	00004001 	andeq	r4, r0, r1
    6840:	00091818 	andeq	r1, r9, r8, lsl r8
    6844:	01420100 	mrseq	r0, (UNDEF: 82)
    6848:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
    684c:	000000e0 	andeq	r0, r0, r0, ror #1
    6850:	0ad49c01 	beq	ff52d85c <SCS_BASE+0x1f51f85c>
    6854:	69190000 	ldmdbvs	r9, {}	; <UNPREDICTABLE>
    6858:	01450100 	mrseq	r0, (UNDEF: 85)
    685c:	00000ad4 	ldrdeq	r0, [r0], -r4
    6860:	00000e4d 	andeq	r0, r0, sp, asr #28
    6864:	00026013 	andeq	r6, r2, r3, lsl r0
    6868:	00235400 	eoreq	r5, r3, r0, lsl #8
    686c:	00001808 	andeq	r1, r0, r8, lsl #16
    6870:	01670100 	cmneq	r7, r0, lsl #2
    6874:	00229814 	eoreq	r9, r2, r4, lsl r8
    6878:	000c4208 	andeq	r4, ip, r8, lsl #4
    687c:	00095800 	andeq	r5, r9, r0, lsl #16
    6880:	51011500 	tstpl	r1, r0, lsl #10
    6884:	01153201 	tsteq	r5, r1, lsl #4
    6888:	000c0550 	andeq	r0, ip, r0, asr r5
    688c:	00400038 	subeq	r0, r0, r8, lsr r0
    6890:	0022a814 	eoreq	sl, r2, r4, lsl r8
    6894:	000c6308 	andeq	r6, ip, r8, lsl #6
    6898:	00097600 	andeq	r7, r9, r0, lsl #12
    689c:	51011500 	tstpl	r1, r0, lsl #10
    68a0:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    68a4:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    68a8:	0110000c 	tsteq	r0, ip
    68ac:	b0140040 	andslt	r0, r4, r0, asr #32
    68b0:	7f080022 	svcvc	0x00080022
    68b4:	8d00000c 	stchi	0, cr0, [r0, #-48]	; 0xffffffd0
    68b8:	15000009 	strne	r0, [r0, #-9]
    68bc:	0c055001 	stceq	0, cr5, [r5], {1}
    68c0:	40003800 	andmi	r3, r0, r0, lsl #16
    68c4:	22b81400 	adcscs	r1, r8, #0, 8
    68c8:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    68cc:	09a90000 	stmibeq	r9!, {}	; <UNPREDICTABLE>
    68d0:	01150000 	tsteq	r5, r0
    68d4:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    68d8:	0c055001 	stceq	0, cr5, [r5], {1}
    68dc:	40003800 	andmi	r3, r0, r0, lsl #16
    68e0:	22c41400 	sbccs	r1, r4, #0, 8
    68e4:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    68e8:	09c50000 	stmibeq	r5, {}^	; <UNPREDICTABLE>
    68ec:	01150000 	tsteq	r5, r0
    68f0:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    68f4:	0c055001 	stceq	0, cr5, [r5], {1}
    68f8:	40003800 	andmi	r3, r0, r0, lsl #16
    68fc:	22ce1400 	sbccs	r1, lr, #0, 8
    6900:	0c960800 	ldceq	8, cr0, [r6], {0}
    6904:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    6908:	01150000 	tsteq	r5, r0
    690c:	000c0550 	andeq	r0, ip, r0, asr r5
    6910:	00400038 	subeq	r0, r0, r8, lsr r0
    6914:	0022d216 	eoreq	sp, r2, r6, lsl r2
    6918:	00026808 	andeq	r6, r2, r8, lsl #16
    691c:	22ec1400 	rsccs	r1, ip, #0, 8
    6920:	0cac0800 	stceq	8, cr0, [ip]
    6924:	0a030000 	beq	c692c <__Stack_Size+0xc652c>
    6928:	01150000 	tsteq	r5, r0
    692c:	000a0351 	andeq	r0, sl, r1, asr r3
    6930:	50011508 	andpl	r1, r1, r8, lsl #10
    6934:	10000c05 	andne	r0, r0, r5, lsl #24
    6938:	14004001 	strne	r4, [r0], #-1
    693c:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
    6940:	00000c42 	andeq	r0, r0, r2, asr #24
    6944:	00000a1f 	andeq	r0, r0, pc, lsl sl
    6948:	01510115 	cmpeq	r1, r5, lsl r1
    694c:	50011532 	andpl	r1, r1, r2, lsr r5
    6950:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6954:	14004000 	strne	r4, [r0], #-0
    6958:	08002308 	stmdaeq	r0, {r3, r8, r9, sp}
    695c:	00000c63 	andeq	r0, r0, r3, ror #24
    6960:	00000a3d 	andeq	r0, r0, sp, lsr sl
    6964:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    6968:	1504000a 	strne	r0, [r4, #-10]
    696c:	0c055001 	stceq	0, cr5, [r5], {1}
    6970:	40011000 	andmi	r1, r1, r0
    6974:	23101400 	tstcs	r0, #0, 8
    6978:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 6980 <__Stack_Size+0x6580>
    697c:	0a540000 	beq	1506984 <__Stack_Size+0x1506584>
    6980:	01150000 	tsteq	r5, r0
    6984:	000c0550 	andeq	r0, ip, r0, asr r5
    6988:	00400038 	subeq	r0, r0, r8, lsr r0
    698c:	00231814 	eoreq	r1, r3, r4, lsl r8
    6990:	000c4208 	andeq	r4, ip, r8, lsl #4
    6994:	000a7000 	andeq	r7, sl, r0
    6998:	51011500 	tstpl	r1, r0, lsl #10
    699c:	01153201 	tsteq	r5, r1, lsl #4
    69a0:	000c0550 	andeq	r0, ip, r0, asr r5
    69a4:	00400038 	subeq	r0, r0, r8, lsr r0
    69a8:	00232414 	eoreq	r2, r3, r4, lsl r4
    69ac:	000c4208 	andeq	r4, ip, r8, lsl #4
    69b0:	000a8c00 	andeq	r8, sl, r0, lsl #24
    69b4:	51011500 	tstpl	r1, r0, lsl #10
    69b8:	01153101 	tsteq	r5, r1, lsl #2
    69bc:	000c0550 	andeq	r0, ip, r0, asr r5
    69c0:	00400038 	subeq	r0, r0, r8, lsr r0
    69c4:	00232e14 	eoreq	r2, r3, r4, lsl lr
    69c8:	000c9608 	andeq	r9, ip, r8, lsl #12
    69cc:	000aa300 	andeq	sl, sl, r0, lsl #6
    69d0:	50011500 	andpl	r1, r1, r0, lsl #10
    69d4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    69d8:	16004000 	strne	r4, [r0], -r0
    69dc:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
    69e0:	00000268 	andeq	r0, r0, r8, ror #4
    69e4:	00234c14 	eoreq	r4, r3, r4, lsl ip
    69e8:	000cac08 	andeq	sl, ip, r8, lsl #24
    69ec:	000aca00 	andeq	ip, sl, r0, lsl #20
    69f0:	51011500 	tstpl	r1, r0, lsl #10
    69f4:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    69f8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    69fc:	0110000c 	tsteq	r0, ip
    6a00:	54160040 	ldrpl	r0, [r6], #-64	; 0x40
    6a04:	9c080023 	stcls	0, cr0, [r8], {35}	; 0x23
    6a08:	00000002 	andeq	r0, r0, r2
    6a0c:	6905041a 	stmdbvs	r5, {r1, r3, r4, sl}
    6a10:	1b00746e 	blne	23bd0 <__Stack_Size+0x237d0>
    6a14:	00000074 	andeq	r0, r0, r4, ror r0
    6a18:	00000ae6 	andeq	r0, r0, r6, ror #21
    6a1c:	161d001c 			; <UNDEFINED> instruction: 0x161d001c
    6a20:	04000005 	streq	r0, [r0], #-5
    6a24:	0af20112 	beq	ffc86e74 <SCS_BASE+0x1fc78e74>
    6a28:	db050000 	blle	146a30 <__Stack_Size+0x146630>
    6a2c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    6a30:	00002073 	andeq	r2, r0, r3, ror r0
    6a34:	00371801 	eorseq	r1, r7, r1, lsl #16
    6a38:	03050000 	movweq	r0, #20480	; 0x5000
    6a3c:	200013ee 	andcs	r1, r0, lr, ror #7
    6a40:	0021291e 	eoreq	r2, r1, lr, lsl r9
    6a44:	37190100 	ldrcc	r0, [r9, -r0, lsl #2]
    6a48:	05000000 	streq	r0, [r0, #-0]
    6a4c:	0013f003 	andseq	pc, r3, r3
    6a50:	1fe51e20 	svcne	0x00e51e20
    6a54:	1a010000 	bne	46a5c <__Stack_Size+0x4665c>
    6a58:	00000037 	andeq	r0, r0, r7, lsr r0
    6a5c:	13f20305 	mvnsne	r0, #335544320	; 0x14000000
    6a60:	4d1e2000 	ldcmi	0, cr2, [lr, #-0]
    6a64:	01000021 	tsteq	r0, r1, lsr #32
    6a68:	0000371b 	andeq	r3, r0, fp, lsl r7
    6a6c:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    6a70:	1e200013 	miane	acc0, r3, r0
    6a74:	00002060 	andeq	r2, r0, r0, rrx
    6a78:	00371c01 	eorseq	r1, r7, r1, lsl #24
    6a7c:	03050000 	movweq	r0, #20480	; 0x5000
    6a80:	200013f6 	strdcs	r1, [r0], -r6
    6a84:	00208f1e 	eoreq	r8, r0, lr, lsl pc
    6a88:	371d0100 	ldrcc	r0, [sp, -r0, lsl #2]
    6a8c:	05000000 	streq	r0, [r0, #-0]
    6a90:	0013f803 	andseq	pc, r3, r3, lsl #16
    6a94:	20be1e20 	adcscs	r1, lr, r0, lsr #28
    6a98:	21010000 	mrscs	r0, (UNDEF: 1)
    6a9c:	00000062 	andeq	r0, r0, r2, rrx
    6aa0:	13fa0305 	mvnsne	r0, #335544320	; 0x14000000
    6aa4:	c51e2000 	ldrgt	r2, [lr, #-0]
    6aa8:	01000020 	tsteq	r0, r0, lsr #32
    6aac:	00006222 	andeq	r6, r0, r2, lsr #4
    6ab0:	fc030500 	stc2	5, cr0, [r3], {-0}
    6ab4:	1e200013 	miane	acc0, r3, r0
    6ab8:	000020cc 	andeq	r2, r0, ip, asr #1
    6abc:	00622301 	rsbeq	r2, r2, r1, lsl #6
    6ac0:	03050000 	movweq	r0, #20480	; 0x5000
    6ac4:	200013fe 	strdcs	r1, [r0], -lr
    6ac8:	0020381e 	eoreq	r3, r0, lr, lsl r8
    6acc:	62240100 	eorvs	r0, r4, #0, 2
    6ad0:	05000000 	streq	r0, [r0, #-0]
    6ad4:	00140003 	andseq	r0, r4, r3
    6ad8:	20411e20 	subcs	r1, r1, r0, lsr #28
    6adc:	25010000 	strcs	r0, [r1, #-0]
    6ae0:	00000062 	andeq	r0, r0, r2, rrx
    6ae4:	14020305 	strne	r0, [r2], #-773	; 0x305
    6ae8:	4a1e2000 	bmi	78eaf0 <__Stack_Size+0x78e6f0>
    6aec:	01000020 	tsteq	r0, r0, lsr #32
    6af0:	00006226 	andeq	r6, r0, r6, lsr #4
    6af4:	04030500 	streq	r0, [r3], #-1280	; 0x500
    6af8:	1b200014 	blne	806b50 <__Stack_Size+0x806750>
    6afc:	000000a5 	andeq	r0, r0, r5, lsr #1
    6b00:	00000bd3 	ldrdeq	r0, [r0], -r3
    6b04:	0000ea1f 	andeq	lr, r0, pc, lsl sl
    6b08:	1e000800 	cdpne	8, 0, cr0, cr0, cr0, {0}
    6b0c:	00002050 	andeq	r2, r0, r0, asr r0
    6b10:	0be42901 	bleq	ff910f1c <SCS_BASE+0x1f902f1c>
    6b14:	03050000 	movweq	r0, #20480	; 0x5000
    6b18:	200002ea 	andcs	r0, r0, sl, ror #5
    6b1c:	000bc305 	andeq	ip, fp, r5, lsl #6
    6b20:	00a51b00 	adceq	r1, r5, r0, lsl #22
    6b24:	0bf90000 	bleq	ffe46b2c <SCS_BASE+0x1fe38b2c>
    6b28:	ea1f0000 	b	7c6b30 <__Stack_Size+0x7c6730>
    6b2c:	11000000 	mrsne	r0, (UNDEF: 0)
    6b30:	20991e00 	addscs	r1, r9, r0, lsl #28
    6b34:	2d010000 	stccs	0, cr0, [r1, #-0]
    6b38:	00000c0a 	andeq	r0, r0, sl, lsl #24
    6b3c:	13db0305 	bicsne	r0, fp, #335544320	; 0x14000000
    6b40:	e9052000 	stmdb	r5, {sp}
    6b44:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    6b48:	000020d3 	ldrdeq	r2, [r0], -r3
    6b4c:	00a52f01 	adceq	r2, r5, r1, lsl #30
    6b50:	03050000 	movweq	r0, #20480	; 0x5000
    6b54:	200013da 	ldrdcs	r1, [r0], -sl
    6b58:	0020e71e 	eoreq	lr, r0, lr, lsl r7
    6b5c:	a5300100 	ldrge	r0, [r0, #-256]!	; 0x100
    6b60:	05000000 	streq	r0, [r0, #-0]
    6b64:	00140703 	andseq	r0, r4, r3, lsl #14
    6b68:	1ffd1e20 	svcne	0x00fd1e20
    6b6c:	32010000 	andcc	r0, r1, #0
    6b70:	000000a5 	andeq	r0, r0, r5, lsr #1
    6b74:	14060305 	strne	r0, [r6], #-773	; 0x305
    6b78:	34202000 	strtcc	r2, [r0], #-0
    6b7c:	06000021 	streq	r0, [r0], -r1, lsr #32
    6b80:	00df011a 	sbcseq	r0, pc, sl, lsl r1	; <UNPREDICTABLE>
    6b84:	0c5d0000 	mraeq	r0, sp, acc0
    6b88:	5d210000 	stcpl	0, cr0, [r1, #-0]
    6b8c:	2100000c 	tstcs	r0, ip
    6b90:	00000062 	andeq	r0, r0, r2, rrx
    6b94:	54042200 	strpl	r2, [r4], #-512	; 0x200
    6b98:	23000002 	movwcs	r0, #2
    6b9c:	00000ad4 	ldrdeq	r0, [r0], -r4
    6ba0:	0c79e205 	lfmeq	f6, 3, [r9], #-20	; 0xffffffec
    6ba4:	79210000 	stmdbvc	r1!, {}	; <UNPREDICTABLE>
    6ba8:	2100000c 	tstcs	r0, ip
    6bac:	00000062 	andeq	r0, r0, r2, rrx
    6bb0:	56042200 	strpl	r2, [r4], -r0, lsl #4
    6bb4:	24000001 	strcs	r0, [r0], #-1
    6bb8:	00001fd4 	ldrdeq	r1, [r0], -r4
    6bbc:	96011006 	strls	r1, [r1], -r6
    6bc0:	2100000c 	tstcs	r0, ip
    6bc4:	00000c5d 	andeq	r0, r0, sp, asr ip
    6bc8:	00006221 	andeq	r6, r0, r1, lsr #4
    6bcc:	fb200000 	blx	806bd6 <__Stack_Size+0x8067d6>
    6bd0:	06000020 	streq	r0, [r0], -r0, lsr #32
    6bd4:	00620111 	rsbeq	r0, r2, r1, lsl r1
    6bd8:	0cac0000 	stceq	0, cr0, [ip]
    6bdc:	5d210000 	stcpl	0, cr0, [r1, #-0]
    6be0:	0000000c 	andeq	r0, r0, ip
    6be4:	000aee25 	andeq	lr, sl, r5, lsr #28
    6be8:	21e10500 	mvncs	r0, r0, lsl #10
    6bec:	00000c79 	andeq	r0, r0, r9, ror ip
    6bf0:	00006221 	andeq	r6, r0, r1, lsr #4
    6bf4:	56000000 	strpl	r0, [r0], -r0
    6bf8:	0400000b 	streq	r0, [r0], #-11
    6bfc:	00195600 	andseq	r5, r9, r0, lsl #12
    6c00:	9e010400 	cfcpysls	mvf0, mvf1
    6c04:	01000001 	tsteq	r0, r1
    6c08:	000021d6 	ldrdeq	r2, [r0], -r6
    6c0c:	000007e4 	andeq	r0, r0, r4, ror #15
    6c10:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
    6c14:	00000328 	andeq	r0, r0, r8, lsr #6
    6c18:	000015e6 	andeq	r1, r0, r6, ror #11
    6c1c:	c1050402 	tstgt	r5, r2, lsl #8
    6c20:	02000005 	andeq	r0, r0, #5
    6c24:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    6c28:	01020000 	mrseq	r0, (UNDEF: 2)
    6c2c:	00068a06 	andeq	r8, r6, r6, lsl #20
    6c30:	33750300 	cmncc	r5, #0, 6
    6c34:	27020032 	smladxcs	r2, r2, r0, r0
    6c38:	00000045 	andeq	r0, r0, r5, asr #32
    6c3c:	23070402 	movwcs	r0, #29698	; 0x7402
    6c40:	03000006 	movweq	r0, #6
    6c44:	00363175 	eorseq	r3, r6, r5, ror r1
    6c48:	00572802 	subseq	r2, r7, r2, lsl #16
    6c4c:	02020000 	andeq	r0, r2, #0
    6c50:	00076c07 	andeq	r6, r7, r7, lsl #24
    6c54:	38750300 	ldmdacc	r5!, {r8, r9}^
    6c58:	68290200 	stmdavs	r9!, {r9}
    6c5c:	02000000 	andeq	r0, r0, #0
    6c60:	06880801 	streq	r0, [r8], r1, lsl #16
    6c64:	50040000 	andpl	r0, r4, r0
    6c68:	0200000a 	andeq	r0, r0, #10
    6c6c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    6c70:	00450500 	subeq	r0, r5, r0, lsl #10
    6c74:	01060000 	mrseq	r0, (UNDEF: 6)
    6c78:	00943902 	addseq	r3, r4, r2, lsl #18
    6c7c:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    6c80:	0000000c 	andeq	r0, r0, ip
    6c84:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6c88:	04000100 	streq	r0, [r0], #-256	; 0x100
    6c8c:	0000179d 	muleq	r0, sp, r7
    6c90:	007f3902 	rsbseq	r3, pc, r2, lsl #18
    6c94:	0b040000 	bleq	106c9c <__Stack_Size+0x10689c>
    6c98:	02000032 	andeq	r0, r0, #50	; 0x32
    6c9c:	00007f39 	andeq	r7, r0, r9, lsr pc
    6ca0:	02010600 	andeq	r0, r1, #0, 12
    6ca4:	0000bf3b 	andeq	fp, r0, fp, lsr pc
    6ca8:	0dd40700 	ldcleq	7, cr0, [r4]
    6cac:	07000000 	streq	r0, [r0, -r0]
    6cb0:	00002006 	andeq	r2, r0, r6
    6cb4:	0f040001 	svceq	0x00040001
    6cb8:	0200000c 	andeq	r0, r0, #12
    6cbc:	0000aa3b 	andeq	sl, r0, fp, lsr sl
    6cc0:	03500900 	cmpeq	r0, #0, 18
    6cc4:	0001c124 	andeq	ip, r1, r4, lsr #2
    6cc8:	52530a00 	subspl	r0, r3, #0, 20
    6ccc:	6f260300 	svcvs	0x00260300
    6cd0:	00000000 	andeq	r0, r0, r0
    6cd4:	3152430a 	cmpcc	r2, sl, lsl #6
    6cd8:	6f270300 	svcvs	0x00270300
    6cdc:	04000000 	streq	r0, [r0], #-0
    6ce0:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    6ce4:	6f280300 	svcvs	0x00280300
    6ce8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6cec:	0017430b 	andseq	r4, r7, fp, lsl #6
    6cf0:	6f290300 	svcvs	0x00290300
    6cf4:	0c000000 	stceq	0, cr0, [r0], {-0}
    6cf8:	0017490b 	andseq	r4, r7, fp, lsl #18
    6cfc:	6f2a0300 	svcvs	0x002a0300
    6d00:	10000000 	andne	r0, r0, r0
    6d04:	0019ee0b 	andseq	lr, r9, fp, lsl #28
    6d08:	6f2b0300 	svcvs	0x002b0300
    6d0c:	14000000 	strne	r0, [r0], #-0
    6d10:	0019f40b 	andseq	pc, r9, fp, lsl #8
    6d14:	6f2c0300 	svcvs	0x002c0300
    6d18:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6d1c:	0019fa0b 	andseq	pc, r9, fp, lsl #20
    6d20:	6f2d0300 	svcvs	0x002d0300
    6d24:	1c000000 	stcne	0, cr0, [r0], {-0}
    6d28:	001a000b 	andseq	r0, sl, fp
    6d2c:	6f2e0300 	svcvs	0x002e0300
    6d30:	20000000 	andcs	r0, r0, r0
    6d34:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    6d38:	6f2f0300 	svcvs	0x002f0300
    6d3c:	24000000 	strcs	r0, [r0], #-0
    6d40:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    6d44:	6f300300 	svcvs	0x00300300
    6d48:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    6d4c:	00111d0b 	andseq	r1, r1, fp, lsl #26
    6d50:	6f310300 	svcvs	0x00310300
    6d54:	2c000000 	stccs	0, cr0, [r0], {-0}
    6d58:	0011220b 	andseq	r2, r1, fp, lsl #4
    6d5c:	6f320300 	svcvs	0x00320300
    6d60:	30000000 	andcc	r0, r0, r0
    6d64:	0011270b 	andseq	r2, r1, fp, lsl #14
    6d68:	6f330300 	svcvs	0x00330300
    6d6c:	34000000 	strcc	r0, [r0], #-0
    6d70:	0016940b 	andseq	r9, r6, fp, lsl #8
    6d74:	6f340300 	svcvs	0x00340300
    6d78:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6d7c:	0017d30b 	andseq	sp, r7, fp, lsl #6
    6d80:	6f350300 	svcvs	0x00350300
    6d84:	3c000000 	stccc	0, cr0, [r0], {-0}
    6d88:	0017d80b 	andseq	sp, r7, fp, lsl #16
    6d8c:	6f360300 	svcvs	0x00360300
    6d90:	40000000 	andmi	r0, r0, r0
    6d94:	0017dd0b 	andseq	sp, r7, fp, lsl #26
    6d98:	6f370300 	svcvs	0x00370300
    6d9c:	44000000 	strmi	r0, [r0], #-0
    6da0:	0017e20b 	andseq	lr, r7, fp, lsl #4
    6da4:	6f380300 	svcvs	0x00380300
    6da8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    6dac:	0052440a 	subseq	r4, r2, sl, lsl #8
    6db0:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    6db4:	004c0000 	subeq	r0, ip, r0
    6db8:	0015d504 	andseq	sp, r5, r4, lsl #10
    6dbc:	ca3a0300 	bgt	e879c4 <__Stack_Size+0xe875c4>
    6dc0:	02000000 	andeq	r0, r0, #0
    6dc4:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    6dc8:	14090000 	strne	r0, [r9], #-0
    6dcc:	02241a04 	eoreq	r1, r4, #4, 20	; 0x4000
    6dd0:	550b0000 	strpl	r0, [fp, #-0]
    6dd4:	04000017 	streq	r0, [r0], #-23
    6dd8:	00003a1c 	andeq	r3, r0, ip, lsl sl
    6ddc:	c50b0000 	strgt	r0, [fp, #-0]
    6de0:	04000013 	streq	r0, [r0], #-19
    6de4:	0000bf1d 	andeq	fp, r0, sp, lsl pc
    6de8:	f60b0400 			; <UNDEFINED> instruction: 0xf60b0400
    6dec:	04000014 	streq	r0, [r0], #-20
    6df0:	0000bf1e 	andeq	fp, r0, lr, lsl pc
    6df4:	830b0500 	movwhi	r0, #46336	; 0xb500
    6df8:	04000019 	streq	r0, [r0], #-25
    6dfc:	00003a1f 	andeq	r3, r0, pc, lsl sl
    6e00:	020b0800 	andeq	r0, fp, #0, 16
    6e04:	04000018 	streq	r0, [r0], #-24
    6e08:	00003a20 	andeq	r3, r0, r0, lsr #20
    6e0c:	3f0b0c00 	svccc	0x000b0c00
    6e10:	04000015 	streq	r0, [r0], #-21
    6e14:	00005e21 	andeq	r5, r0, r1, lsr #28
    6e18:	04001000 	streq	r1, [r0], #-0
    6e1c:	00001312 	andeq	r1, r0, r2, lsl r3
    6e20:	01d32204 	bicseq	r2, r3, r4, lsl #4
    6e24:	210c0000 	mrscs	r0, (UNDEF: 12)
    6e28:	01000023 	tsteq	r0, r3, lsr #32
    6e2c:	00236c82 	eoreq	r6, r3, r2, lsl #25
    6e30:	00005808 	andeq	r5, r0, r8, lsl #16
    6e34:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    6e38:	0d000002 	stceq	0, cr0, [r0, #-8]
    6e3c:	0000216b 	andeq	r2, r0, fp, ror #2
    6e40:	02b18201 	adcseq	r8, r1, #268435456	; 0x10000000
    6e44:	0e770000 	cdpeq	0, 7, cr0, cr7, cr0, {0}
    6e48:	8e0e0000 	cdphi	0, 0, cr0, cr14, cr0, {0}
    6e4c:	46080023 	strmi	r0, [r8], -r3, lsr #32
    6e50:	6d00000b 	stcvs	0, cr0, [r0, #-44]	; 0xffffffd4
    6e54:	0f000002 	svceq	0x00000002
    6e58:	31015101 	tstcc	r1, r1, lsl #2
    6e5c:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    6e60:	0002000a 	andeq	r0, r2, sl
    6e64:	00239e0e 	eoreq	r9, r3, lr, lsl #28
    6e68:	000b4608 	andeq	r4, fp, r8, lsl #12
    6e6c:	00028700 	andeq	r8, r2, r0, lsl #14
    6e70:	51010f00 	tstpl	r1, r0, lsl #30
    6e74:	010f3101 	tsteq	pc, r1, lsl #2
    6e78:	000a0350 	andeq	r0, sl, r0, asr r3
    6e7c:	ae0e0004 	cdpge	0, 0, cr0, cr14, cr4, {0}
    6e80:	46080023 	strmi	r0, [r8], -r3, lsr #32
    6e84:	a100000b 	tstge	r0, fp
    6e88:	0f000002 	svceq	0x00000002
    6e8c:	31015101 	tstcc	r1, r1, lsl #2
    6e90:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    6e94:	0080000a 	addeq	r0, r0, sl
    6e98:	0023bc10 	eoreq	fp, r3, r0, lsl ip
    6e9c:	000b4608 	andeq	r4, fp, r8, lsl #12
    6ea0:	51010f00 	tstpl	r1, r0, lsl #30
    6ea4:	00003001 	andeq	r3, r0, r1
    6ea8:	01c10411 	biceq	r0, r1, r1, lsl r4
    6eac:	d60c0000 	strle	r0, [ip], -r0
    6eb0:	01000013 	tsteq	r0, r3, lsl r0
    6eb4:	0023c4ae 	eoreq	ip, r3, lr, lsr #9
    6eb8:	00004808 	andeq	r4, r0, r8, lsl #16
    6ebc:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    6ec0:	12000003 	andne	r0, r0, #3
    6ec4:	0000216b 	andeq	r2, r0, fp, ror #2
    6ec8:	02b1ae01 	adcseq	sl, r1, #1, 28
    6ecc:	50010000 	andpl	r0, r1, r0
    6ed0:	0021ff12 	eoreq	pc, r1, r2, lsl pc	; <UNPREDICTABLE>
    6ed4:	05ae0100 	streq	r0, [lr, #256]!	; 0x100
    6ed8:	01000003 	tsteq	r0, r3
    6edc:	21701351 	cmncs	r0, r1, asr r3
    6ee0:	b0010000 	andlt	r0, r1, r0
    6ee4:	0000003a 	andeq	r0, r0, sl, lsr r0
    6ee8:	00000ed5 	ldrdeq	r0, [r0], -r5
    6eec:	0023ca13 	eoreq	ip, r3, r3, lsl sl
    6ef0:	5eb10100 	frdpls	f0, f1, f0
    6ef4:	62000000 	andvs	r0, r0, #0
    6ef8:	0000000f 	andeq	r0, r0, pc
    6efc:	02240411 	eoreq	r0, r4, #285212672	; 0x11000000
    6f00:	720c0000 	andvc	r0, ip, #0
    6f04:	01000016 	tsteq	r0, r6, lsl r0
    6f08:	00240ceb 	eoreq	r0, r4, fp, ror #25
    6f0c:	00001208 	andeq	r1, r0, r8, lsl #4
    6f10:	2e9c0100 	fmlcse	f0, f4, f0
    6f14:	12000003 	andne	r0, r0, #3
    6f18:	000021ff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    6f1c:	0305eb01 	movweq	lr, #23297	; 0x5b01
    6f20:	50010000 	andpl	r0, r1, r0
    6f24:	13971400 	orrsne	r1, r7, #0, 8
    6f28:	0a010000 	beq	46f30 <__Stack_Size+0x46b30>
    6f2c:	00241e01 	eoreq	r1, r4, r1, lsl #28
    6f30:	00001208 	andeq	r1, r0, r8, lsl #4
    6f34:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    6f38:	15000003 	strne	r0, [r0, #-3]
    6f3c:	0000216b 	andeq	r2, r0, fp, ror #2
    6f40:	b1010a01 	tstlt	r1, r1, lsl #20
    6f44:	01000002 	tsteq	r0, r2
    6f48:	10ec1550 	rscne	r1, ip, r0, asr r5
    6f4c:	0a010000 	beq	46f54 <__Stack_Size+0x46b54>
    6f50:	0000bf01 	andeq	fp, r0, r1, lsl #30
    6f54:	00510100 	subseq	r0, r1, r0, lsl #2
    6f58:	0024da14 	eoreq	sp, r4, r4, lsl sl
    6f5c:	01260100 	teqeq	r6, r0, lsl #2
    6f60:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
    6f64:	00000012 	andeq	r0, r0, r2, lsl r0
    6f68:	03949c01 	orrseq	r9, r4, #256	; 0x100
    6f6c:	6b150000 	blvs	546f74 <__Stack_Size+0x546b74>
    6f70:	01000021 	tsteq	r0, r1, lsr #32
    6f74:	02b10126 	adcseq	r0, r1, #-2147483639	; 0x80000009
    6f78:	50010000 	andpl	r0, r1, r0
    6f7c:	0010ec15 	andseq	lr, r0, r5, lsl ip
    6f80:	01260100 	teqeq	r6, r0, lsl #2
    6f84:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6f88:	14005101 	strne	r5, [r0], #-257	; 0x101
    6f8c:	000016d9 	ldrdeq	r1, [r0], -r9
    6f90:	42014701 	andmi	r4, r1, #262144	; 0x40000
    6f94:	12080024 	andne	r0, r8, #36	; 0x24
    6f98:	01000000 	mrseq	r0, (UNDEF: 0)
    6f9c:	0003e79c 	muleq	r3, ip, r7
    6fa0:	216b1500 	cmncs	fp, r0, lsl #10
    6fa4:	47010000 	strmi	r0, [r1, -r0]
    6fa8:	0002b101 	andeq	fp, r2, r1, lsl #2
    6fac:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    6fb0:	000024b2 			; <UNDEFINED> instruction: 0x000024b2
    6fb4:	4c014701 	stcmi	7, cr4, [r1], {1}
    6fb8:	87000000 	strhi	r0, [r0, -r0]
    6fbc:	1500000f 	strne	r0, [r0, #-15]
    6fc0:	000010ec 	andeq	r1, r0, ip, ror #1
    6fc4:	bf014701 	svclt	0x00014701
    6fc8:	01000000 	mrseq	r0, (UNDEF: 0)
    6fcc:	24b91752 	ldrtcs	r1, [r9], #1874	; 0x752
    6fd0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    6fd4:	00005e01 	andeq	r5, r0, r1, lsl #28
    6fd8:	000fa800 	andeq	sl, pc, r0, lsl #16
    6fdc:	ab140000 	blge	506fe4 <__Stack_Size+0x506be4>
    6fe0:	01000015 	tsteq	r0, r5, lsl r0
    6fe4:	24540166 	ldrbcs	r0, [r4], #-358	; 0x166
    6fe8:	000a0800 	andeq	r0, sl, r0, lsl #16
    6fec:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ff0:	0000040c 	andeq	r0, r0, ip, lsl #8
    6ff4:	00216b15 	eoreq	r6, r1, r5, lsl fp
    6ff8:	01660100 	cmneq	r6, r0, lsl #2
    6ffc:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7000:	18005001 	stmdane	r0, {r0, ip, lr}
    7004:	000018ce 	andeq	r1, r0, lr, asr #17
    7008:	94017601 	strls	r7, [r1], #-1537	; 0x601
    700c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    7010:	08080024 	stmdaeq	r8, {r2, r5}
    7014:	01000000 	mrseq	r0, (UNDEF: 0)
    7018:	0004479c 	muleq	r4, ip, r7
    701c:	216b1600 	cmncs	fp, r0, lsl #12
    7020:	76010000 	strvc	r0, [r1], -r0
    7024:	0002b101 	andeq	fp, r2, r1, lsl #2
    7028:	000fee00 	andeq	lr, pc, r0, lsl #28
    702c:	23da1700 	bicscs	r1, sl, #0, 14
    7030:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    7034:	00009401 	andeq	r9, r0, r1, lsl #8
    7038:	00100f00 	andseq	r0, r0, r0, lsl #30
    703c:	4f140000 	svcmi	0x00140000
    7040:	01000016 	tsteq	r0, r6, lsl r0
    7044:	24660194 	strbtcs	r0, [r6], #-404	; 0x194
    7048:	000a0800 	andeq	r0, sl, r0, lsl #16
    704c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7050:	0000046c 	andeq	r0, r0, ip, ror #8
    7054:	00216b15 	eoreq	r6, r1, r5, lsl fp
    7058:	01940100 	orrseq	r0, r4, r0, lsl #2
    705c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7060:	18005001 	stmdane	r0, {r0, ip, lr}
    7064:	000011a9 	andeq	r1, r0, r9, lsr #3
    7068:	9401a401 	strls	sl, [r1], #-1025	; 0x401
    706c:	70000000 	andvc	r0, r0, r0
    7070:	08080024 	stmdaeq	r8, {r2, r5}
    7074:	01000000 	mrseq	r0, (UNDEF: 0)
    7078:	0004a79c 	muleq	r4, ip, r7
    707c:	216b1600 	cmncs	fp, r0, lsl #12
    7080:	a4010000 	strge	r0, [r1], #-0
    7084:	0002b101 	andeq	fp, r2, r1, lsl #2
    7088:	00103400 	andseq	r3, r0, r0, lsl #8
    708c:	23da1700 	bicscs	r1, sl, #0, 14
    7090:	a6010000 	strge	r0, [r1], -r0
    7094:	00009401 	andeq	r9, r0, r1, lsl #8
    7098:	00105500 	andseq	r5, r0, r0, lsl #10
    709c:	df140000 	svcle	0x00140000
    70a0:	01000013 	tsteq	r0, r3, lsl r0
    70a4:	247801c4 	ldrbtcs	r0, [r8], #-452	; 0x1c4
    70a8:	00120800 	andseq	r0, r2, r0, lsl #16
    70ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    70b0:	000004da 	ldrdeq	r0, [r0], -sl
    70b4:	00216b15 	eoreq	r6, r1, r5, lsl fp
    70b8:	01c40100 	biceq	r0, r4, r0, lsl #2
    70bc:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    70c0:	ec155001 	ldc	0, cr5, [r5], {1}
    70c4:	01000010 	tsteq	r0, r0, lsl r0
    70c8:	00bf01c4 	adcseq	r0, pc, r4, asr #3
    70cc:	51010000 	mrspl	r0, (UNDEF: 1)
    70d0:	22501800 	subscs	r1, r0, #0, 16
    70d4:	df010000 	svcle	0x00010000
    70d8:	00009401 	andeq	r9, r0, r1, lsl #8
    70dc:	00248a00 	eoreq	r8, r4, r0, lsl #20
    70e0:	00000808 	andeq	r0, r0, r8, lsl #16
    70e4:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    70e8:	16000005 	strne	r0, [r0], -r5
    70ec:	0000216b 	andeq	r2, r0, fp, ror #2
    70f0:	b101df01 	tstlt	r1, r1, lsl #30
    70f4:	7a000002 	bvc	7104 <__Stack_Size+0x6d04>
    70f8:	17000010 	smladne	r0, r0, r0, r0
    70fc:	000023da 	ldrdeq	r2, [r0], -sl
    7100:	9401e101 	strls	lr, [r1], #-257	; 0x101
    7104:	9b000000 	blls	710c <__Stack_Size+0x6d0c>
    7108:	00000010 	andeq	r0, r0, r0, lsl r0
    710c:	0022b014 	eoreq	fp, r2, r4, lsl r0
    7110:	02000100 	andeq	r0, r0, #0, 2
    7114:	08002492 	stmdaeq	r0, {r1, r4, r7, sl, sp}
    7118:	00000010 	andeq	r0, r0, r0, lsl r0
    711c:	056a9c01 	strbeq	r9, [sl, #-3073]!	; 0xc01
    7120:	6b150000 	blvs	547128 <__Stack_Size+0x546d28>
    7124:	01000021 	tsteq	r0, r1, lsr #32
    7128:	02b10200 	adcseq	r0, r1, #0, 4
    712c:	50010000 	andpl	r0, r1, r0
    7130:	0021f816 	eoreq	pc, r1, r6, lsl r8	; <UNPREDICTABLE>
    7134:	02000100 	andeq	r0, r0, #0, 2
    7138:	0000005e 	andeq	r0, r0, lr, asr r0
    713c:	000010c2 	andeq	r1, r0, r2, asr #1
    7140:	00217017 	eoreq	r7, r1, r7, lsl r0
    7144:	02020100 	andeq	r0, r2, #0, 2
    7148:	0000003a 	andeq	r0, r0, sl, lsr r0
    714c:	000010e3 	andeq	r1, r0, r3, ror #1
    7150:	0023ca17 	eoreq	ip, r3, r7, lsl sl
    7154:	02030100 	andeq	r0, r3, #0, 2
    7158:	0000003a 	andeq	r0, r0, sl, lsr r0
    715c:	00001102 	andeq	r1, r0, r2, lsl #2
    7160:	24a21400 	strtcs	r1, [r2], #1024	; 0x400
    7164:	1f010000 	svcne	0x00010000
    7168:	0024a202 	eoreq	sl, r4, r2, lsl #4
    716c:	00001208 	andeq	r1, r0, r8, lsl #4
    7170:	9d9c0100 	ldflss	f0, [ip]
    7174:	15000005 	strne	r0, [r0, #-5]
    7178:	0000216b 	andeq	r2, r0, fp, ror #2
    717c:	b1021f01 	tstlt	r2, r1, lsl #30
    7180:	01000002 	tsteq	r0, r2
    7184:	10ec1550 	rscne	r1, ip, r0, asr r5
    7188:	1f010000 	svcne	0x00010000
    718c:	0000bf02 	andeq	fp, r0, r2, lsl #30
    7190:	00510100 	subseq	r0, r1, r0, lsl #2
    7194:	001a8814 	andseq	r8, sl, r4, lsl r8
    7198:	025a0100 	subseq	r0, sl, #0, 2
    719c:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    71a0:	00000084 	andeq	r0, r0, r4, lsl #1
    71a4:	06129c01 	ldreq	r9, [r2], -r1, lsl #24
    71a8:	6b150000 	blvs	5471b0 <__Stack_Size+0x546db0>
    71ac:	01000021 	tsteq	r0, r1, lsr #32
    71b0:	02b1025a 	adcseq	r0, r1, #-1610612731	; 0xa0000005
    71b4:	50010000 	andpl	r0, r1, r0
    71b8:	001c2d16 	andseq	r2, ip, r6, lsl sp
    71bc:	025a0100 	subseq	r0, sl, #0, 2
    71c0:	0000005e 	andeq	r0, r0, lr, asr r0
    71c4:	00001116 	andeq	r1, r0, r6, lsl r1
    71c8:	0022d616 	eoreq	sp, r2, r6, lsl r6
    71cc:	025a0100 	subseq	r0, sl, #0, 2
    71d0:	0000005e 	andeq	r0, r0, lr, asr r0
    71d4:	00001169 	andeq	r1, r0, r9, ror #2
    71d8:	00243316 	eoreq	r3, r4, r6, lsl r3
    71dc:	025a0100 	subseq	r0, sl, #0, 2
    71e0:	0000005e 	andeq	r0, r0, lr, asr r0
    71e4:	000011bc 			; <UNDEFINED> instruction: 0x000011bc
    71e8:	00217017 	eoreq	r7, r1, r7, lsl r0
    71ec:	025c0100 	subseq	r0, ip, #0, 2
    71f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    71f4:	000011f6 	strdeq	r1, [r0], -r6
    71f8:	0023ca17 	eoreq	ip, r3, r7, lsl sl
    71fc:	025c0100 	subseq	r0, ip, #0, 2
    7200:	0000003a 	andeq	r0, r0, sl, lsr r0
    7204:	000012d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7208:	22f31400 	rscscs	r1, r3, #0, 8
    720c:	bf010000 	svclt	0x00010000
    7210:	00253802 	eoreq	r3, r5, r2, lsl #16
    7214:	00001208 	andeq	r1, r0, r8, lsl #4
    7218:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    721c:	15000006 	strne	r0, [r0, #-6]
    7220:	0000216b 	andeq	r2, r0, fp, ror #2
    7224:	b102bf01 	tstlt	r2, r1, lsl #30
    7228:	01000002 	tsteq	r0, r2
    722c:	10ec1550 	rscne	r1, ip, r0, asr r5
    7230:	bf010000 	svclt	0x00010000
    7234:	0000bf02 	andeq	fp, r0, r2, lsl #30
    7238:	00510100 	subseq	r0, r1, r0, lsl #2
    723c:	001bf918 	andseq	pc, fp, r8, lsl r9	; <UNPREDICTABLE>
    7240:	02d80100 	sbcseq	r0, r8, #0, 2
    7244:	0000004c 	andeq	r0, r0, ip, asr #32
    7248:	0800254a 	stmdaeq	r0, {r1, r3, r6, r8, sl, sp}
    724c:	00000006 	andeq	r0, r0, r6
    7250:	06709c01 	ldrbteq	r9, [r0], -r1, lsl #24
    7254:	6b160000 	blvs	58725c <__Stack_Size+0x586e5c>
    7258:	01000021 	tsteq	r0, r1, lsr #32
    725c:	02b102d8 	adcseq	r0, r1, #216, 4	; 0x8000000d
    7260:	14360000 	ldrtne	r0, [r6], #-0
    7264:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    7268:	000024e5 	andeq	r2, r0, r5, ror #9
    726c:	3a02e701 	bcc	c0e78 <__Stack_Size+0xc0a78>
    7270:	50000000 	andpl	r0, r0, r0
    7274:	0c080025 	stceq	0, cr0, [r8], {37}	; 0x25
    7278:	01000000 	mrseq	r0, (UNDEF: 0)
    727c:	22db149c 	sbcscs	r1, fp, #156, 8	; 0x9c000000
    7280:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    7284:	00255c02 	eoreq	r5, r5, r2, lsl #24
    7288:	00001208 	andeq	r1, r0, r8, lsl #4
    728c:	b99c0100 	ldmiblt	ip, {r8}
    7290:	15000006 	strne	r0, [r0, #-6]
    7294:	0000216b 	andeq	r2, r0, fp, ror #2
    7298:	b102f801 	tstlt	r2, r1, lsl #16
    729c:	01000002 	tsteq	r0, r2
    72a0:	10ec1550 	rscne	r1, ip, r0, asr r5
    72a4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    72a8:	0000bf02 	andeq	fp, r0, r2, lsl #30
    72ac:	00510100 	subseq	r0, r1, r0, lsl #2
    72b0:	00234c14 	eoreq	r4, r3, r4, lsl ip
    72b4:	03150100 	tsteq	r5, #0, 2
    72b8:	0800256e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, sl, sp}
    72bc:	00000012 	andeq	r0, r0, r2, lsl r0
    72c0:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    72c4:	6b150000 	blvs	5472cc <__Stack_Size+0x546ecc>
    72c8:	01000021 	tsteq	r0, r1, lsr #32
    72cc:	02b10315 	adcseq	r0, r1, #1409286144	; 0x54000000
    72d0:	50010000 	andpl	r0, r1, r0
    72d4:	0010ec15 	andseq	lr, r0, r5, lsl ip
    72d8:	03150100 	tsteq	r5, #0, 2
    72dc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    72e0:	14005101 	strne	r5, [r0], #-257	; 0x101
    72e4:	00002364 	andeq	r2, r0, r4, ror #6
    72e8:	80034d01 	andhi	r4, r3, r1, lsl #26
    72ec:	0c080025 	stceq	0, cr0, [r8], {37}	; 0x25
    72f0:	01000000 	mrseq	r0, (UNDEF: 0)
    72f4:	0007319c 	muleq	r7, ip, r1
    72f8:	216b1500 	cmncs	fp, r0, lsl #10
    72fc:	4d010000 	stcmi	0, cr0, [r1, #-0]
    7300:	0002b103 	andeq	fp, r2, r3, lsl #2
    7304:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7308:	000024c0 	andeq	r2, r0, r0, asr #9
    730c:	3a034d01 	bcc	da718 <__Stack_Size+0xda318>
    7310:	57000000 	strpl	r0, [r0, -r0]
    7314:	17000014 	smladne	r0, r4, r0, r0
    7318:	000022cf 	andeq	r2, r0, pc, asr #5
    731c:	3a034f01 	bcc	daf28 <__Stack_Size+0xdab28>
    7320:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    7324:	00000014 	andeq	r0, r0, r4, lsl r0
    7328:	00232c14 	eoreq	r2, r3, r4, lsl ip
    732c:	036a0100 	cmneq	sl, #0, 2
    7330:	0800258c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp}
    7334:	00000012 	andeq	r0, r0, r2, lsl r0
    7338:	07649c01 	strbeq	r9, [r4, -r1, lsl #24]!
    733c:	6b150000 	blvs	547344 <__Stack_Size+0x546f44>
    7340:	01000021 	tsteq	r0, r1, lsr #32
    7344:	02b1036a 	adcseq	r0, r1, #-1476395007	; 0xa8000001
    7348:	50010000 	andpl	r0, r1, r0
    734c:	0010ec15 	andseq	lr, r0, r5, lsl ip
    7350:	036a0100 	cmneq	sl, #0, 2
    7354:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    7358:	14005101 	strne	r5, [r0], #-257	; 0x101
    735c:	00002442 	andeq	r2, r0, r2, asr #8
    7360:	9e038701 	cdpls	7, 0, cr8, cr3, cr1, {0}
    7364:	12080025 	andne	r0, r8, #37	; 0x25
    7368:	01000000 	mrseq	r0, (UNDEF: 0)
    736c:	0007979c 	muleq	r7, ip, r7
    7370:	216b1500 	cmncs	fp, r0, lsl #10
    7374:	87010000 	strhi	r0, [r1, -r0]
    7378:	0002b103 	andeq	fp, r2, r3, lsl #2
    737c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7380:	000010ec 	andeq	r1, r0, ip, ror #1
    7384:	bf038701 	svclt	0x00038701
    7388:	01000000 	mrseq	r0, (UNDEF: 0)
    738c:	8e180051 	mrchi	0, 0, r0, cr8, cr1, {2}
    7390:	01000021 	tsteq	r0, r1, lsr #32
    7394:	009403a2 	addseq	r0, r4, r2, lsr #7
    7398:	25b00000 	ldrcs	r0, [r0, #0]!
    739c:	00080800 	andeq	r0, r8, r0, lsl #16
    73a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    73a4:	000007d2 	ldrdeq	r0, [r0], -r2
    73a8:	00216b16 	eoreq	r6, r1, r6, lsl fp
    73ac:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
    73b0:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    73b4:	000014a2 	andeq	r1, r0, r2, lsr #9
    73b8:	0023da17 	eoreq	sp, r3, r7, lsl sl
    73bc:	03a40100 			; <UNDEFINED> instruction: 0x03a40100
    73c0:	00000094 	muleq	r0, r4, r0
    73c4:	000014c3 	andeq	r1, r0, r3, asr #9
    73c8:	24191400 	ldrcs	r1, [r9], #-1024	; 0x400
    73cc:	e2010000 	and	r0, r1, #0
    73d0:	0025b803 	eoreq	fp, r5, r3, lsl #16
    73d4:	00005408 	andeq	r5, r0, r8, lsl #8
    73d8:	579c0100 	ldrpl	r0, [ip, r0, lsl #2]
    73dc:	15000008 	strne	r0, [r0, #-8]
    73e0:	0000216b 	andeq	r2, r0, fp, ror #2
    73e4:	b103e201 	tstlt	r3, r1, lsl #4
    73e8:	01000002 	tsteq	r0, r2
    73ec:	1c2d1650 	stcne	6, cr1, [sp], #-320	; 0xfffffec0
    73f0:	e2010000 	and	r0, r1, #0
    73f4:	00005e03 	andeq	r5, r0, r3, lsl #28
    73f8:	0014ea00 	andseq	lr, r4, r0, lsl #20
    73fc:	22d61600 	sbcscs	r1, r6, #0, 12
    7400:	e2010000 	and	r0, r1, #0
    7404:	00005e03 	andeq	r5, r0, r3, lsl #28
    7408:	00150b00 	andseq	r0, r5, r0, lsl #22
    740c:	24331600 	ldrtcs	r1, [r3], #-1536	; 0x600
    7410:	e2010000 	and	r0, r1, #0
    7414:	00005e03 	andeq	r5, r0, r3, lsl #28
    7418:	00152c00 	andseq	r2, r5, r0, lsl #24
    741c:	21701700 	cmncs	r0, r0, lsl #14
    7420:	e4010000 	str	r0, [r1], #-0
    7424:	00003a03 	andeq	r3, r0, r3, lsl #20
    7428:	00156600 	andseq	r6, r5, r0, lsl #12
    742c:	23ca1700 	biccs	r1, sl, #0, 14
    7430:	e4010000 	str	r0, [r1], #-0
    7434:	00003a03 	andeq	r3, r0, r3, lsl #20
    7438:	0015d300 	andseq	sp, r5, r0, lsl #6
    743c:	23d21700 	bicscs	r1, r2, #0, 14
    7440:	e4010000 	str	r0, [r1], #-0
    7444:	00003a03 	andeq	r3, r0, r3, lsl #20
    7448:	0016b600 	andseq	fp, r6, r0, lsl #12
    744c:	e4140000 	ldr	r0, [r4], #-0
    7450:	01000023 	tsteq	r0, r3, lsr #32
    7454:	260c0426 	strcs	r0, [ip], -r6, lsr #8
    7458:	00100800 	andseq	r0, r0, r0, lsl #16
    745c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7460:	000008ac 	andeq	r0, r0, ip, lsr #17
    7464:	00216b15 	eoreq	r6, r1, r5, lsl fp
    7468:	04260100 	strteq	r0, [r6], #-256	; 0x100
    746c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7470:	57165001 	ldrpl	r5, [r6, -r1]
    7474:	01000010 	tsteq	r0, r0, lsl r0
    7478:	005e0426 	subseq	r0, lr, r6, lsr #8
    747c:	16dd0000 	ldrbne	r0, [sp], r0
    7480:	70170000 	andsvc	r0, r7, r0
    7484:	01000021 	tsteq	r0, r1, lsr #32
    7488:	003a0428 	eorseq	r0, sl, r8, lsr #8
    748c:	16fe0000 	ldrbtne	r0, [lr], r0
    7490:	ca170000 	bgt	5c7498 <__Stack_Size+0x5c7098>
    7494:	01000023 	tsteq	r0, r3, lsr #32
    7498:	003a0429 	eorseq	r0, sl, r9, lsr #8
    749c:	171d0000 	ldrne	r0, [sp, -r0]
    74a0:	14000000 	strne	r0, [r0], #-0
    74a4:	0000230b 	andeq	r2, r0, fp, lsl #6
    74a8:	1c044a01 	stcne	10, cr4, [r4], {1}
    74ac:	04080026 	streq	r0, [r8], #-38	; 0x26
    74b0:	01000000 	mrseq	r0, (UNDEF: 0)
    74b4:	0008ed9c 	muleq	r8, ip, sp
    74b8:	216b1500 	cmncs	fp, r0, lsl #10
    74bc:	4a010000 	bmi	474c4 <__Stack_Size+0x470c4>
    74c0:	0002b104 	andeq	fp, r2, r4, lsl #2
    74c4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74c8:	00002463 	andeq	r2, r0, r3, ror #8
    74cc:	5e044a01 	vmlapl.f32	s8, s8, s2
    74d0:	01000000 	mrseq	r0, (UNDEF: 0)
    74d4:	231a1551 	tstcs	sl, #339738624	; 0x14400000
    74d8:	4a010000 	bmi	474e0 <__Stack_Size+0x470e0>
    74dc:	00004c04 	andeq	r4, r0, r4, lsl #24
    74e0:	00520100 	subseq	r0, r2, r0, lsl #2
    74e4:	00239418 	eoreq	r9, r3, r8, lsl r4
    74e8:	04620100 	strbteq	r0, [r2], #-256	; 0x100
    74ec:	0000004c 	andeq	r0, r0, ip, asr #32
    74f0:	08002620 	stmdaeq	r0, {r5, r9, sl, sp}
    74f4:	00000008 	andeq	r0, r0, r8
    74f8:	09289c01 	stmdbeq	r8!, {r0, sl, fp, ip, pc}
    74fc:	6b160000 	blvs	587504 <__Stack_Size+0x587104>
    7500:	01000021 	tsteq	r0, r1, lsr #32
    7504:	02b10462 	adcseq	r0, r1, #1644167168	; 0x62000000
    7508:	17310000 	ldrne	r0, [r1, -r0]!
    750c:	63160000 	tstvs	r6, #0
    7510:	01000024 	tsteq	r0, r4, lsr #32
    7514:	005e0462 	subseq	r0, lr, r2, ror #8
    7518:	17520000 	ldrbne	r0, [r2, -r0]
    751c:	14000000 	strne	r0, [r0], #-0
    7520:	00002178 	andeq	r2, r0, r8, ror r1
    7524:	28048401 	stmdacs	r4, {r0, sl, pc}
    7528:	10080026 	andne	r0, r8, r6, lsr #32
    752c:	01000000 	mrseq	r0, (UNDEF: 0)
    7530:	00096d9c 	muleq	r9, ip, sp
    7534:	216b1500 	cmncs	fp, r0, lsl #10
    7538:	84010000 	strhi	r0, [r1], #-0
    753c:	0002b104 	andeq	fp, r2, r4, lsl #2
    7540:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7544:	00002406 	andeq	r2, r0, r6, lsl #8
    7548:	3a048401 	bcc	128554 <__Stack_Size+0x128154>
    754c:	73000000 	movwvc	r0, #0
    7550:	17000017 	smladne	r0, r7, r0, r0
    7554:	000022cf 	andeq	r2, r0, pc, asr #5
    7558:	3a048601 	bcc	128d64 <__Stack_Size+0x128964>
    755c:	94000000 	strls	r0, [r0], #-0
    7560:	00000017 	andeq	r0, r0, r7, lsl r0
    7564:	00220e14 	eoreq	r0, r2, r4, lsl lr
    7568:	04a10100 	strteq	r0, [r1], #256	; 0x100
    756c:	08002638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp}
    7570:	00000006 	andeq	r0, r0, r6
    7574:	09ae9c01 	stmibeq	lr!, {r0, sl, fp, ip, pc}
    7578:	6b150000 	blvs	547580 <__Stack_Size+0x547180>
    757c:	01000021 	tsteq	r0, r1, lsr #32
    7580:	02b104a1 	adcseq	r0, r1, #-1593835520	; 0xa1000000
    7584:	50010000 	andpl	r0, r1, r0
    7588:	0022a215 	eoreq	sl, r2, r5, lsl r2
    758c:	04a10100 	strteq	r0, [r1], #256	; 0x100
    7590:	0000004c 	andeq	r0, r0, ip, asr #32
    7594:	87155101 	ldrhi	r5, [r5, -r1, lsl #2]
    7598:	01000023 	tsteq	r0, r3, lsr #32
    759c:	004c04a2 	subeq	r0, ip, r2, lsr #9
    75a0:	52010000 	andpl	r0, r1, #0
    75a4:	226f1400 	rsbcs	r1, pc, #0, 8
    75a8:	cb010000 	blgt	475b0 <__Stack_Size+0x471b0>
    75ac:	00263e04 	eoreq	r3, r6, r4, lsl #28
    75b0:	00000c08 	andeq	r0, r0, r8, lsl #24
    75b4:	f39c0100 	vaddw.u16	q0, q6, d0
    75b8:	15000009 	strne	r0, [r0, #-9]
    75bc:	0000216b 	andeq	r2, r0, fp, ror #2
    75c0:	b104cb01 	tstlt	r4, r1, lsl #22
    75c4:	01000002 	tsteq	r0, r2
    75c8:	1c2d1650 	stcne	6, cr1, [sp], #-320	; 0xfffffec0
    75cc:	cb010000 	blgt	475d4 <__Stack_Size+0x471d4>
    75d0:	00005e04 	andeq	r5, r0, r4, lsl #28
    75d4:	0017c900 	andseq	ip, r7, r0, lsl #18
    75d8:	22cf1700 	sbccs	r1, pc, #0, 14
    75dc:	cd010000 	stcgt	0, cr0, [r1, #-0]
    75e0:	00003a04 	andeq	r3, r0, r4, lsl #20
    75e4:	0017ea00 	andseq	lr, r7, r0, lsl #20
    75e8:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    75ec:	01000024 	tsteq	r0, r4, lsr #32
    75f0:	264a04e5 	strbcs	r0, [sl], -r5, ror #9
    75f4:	001a0800 	andseq	r0, sl, r0, lsl #16
    75f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    75fc:	00000a18 	andeq	r0, r0, r8, lsl sl
    7600:	0010ec15 	andseq	lr, r0, r5, lsl ip
    7604:	04e50100 	strbteq	r0, [r5], #256	; 0x100
    7608:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    760c:	18005001 	stmdane	r0, {r0, ip, lr}
    7610:	00002477 	andeq	r2, r0, r7, ror r4
    7614:	94050401 	strls	r0, [r5], #-1025	; 0x401
    7618:	64000000 	strvs	r0, [r0], #-0
    761c:	0c080026 	stceq	0, cr0, [r8], {38}	; 0x26
    7620:	01000000 	mrseq	r0, (UNDEF: 0)
    7624:	000a619c 	muleq	sl, ip, r1
    7628:	216b1600 	cmncs	fp, r0, lsl #12
    762c:	04010000 	streq	r0, [r1], #-0
    7630:	0002b105 	andeq	fp, r2, r5, lsl #2
    7634:	00181400 	andseq	r1, r8, r0, lsl #8
    7638:	22471500 	subcs	r1, r7, #0, 10
    763c:	04010000 	streq	r0, [r1], #-0
    7640:	00005e05 	andeq	r5, r0, r5, lsl #28
    7644:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    7648:	000023da 	ldrdeq	r2, [r0], -sl
    764c:	94050601 	strls	r0, [r5], #-1537	; 0x601
    7650:	35000000 	strcc	r0, [r0, #-0]
    7654:	00000018 	andeq	r0, r0, r8, lsl r0
    7658:	0021b814 	eoreq	fp, r1, r4, lsl r8
    765c:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
    7660:	08002670 	stmdaeq	r0, {r4, r5, r6, r9, sl, sp}
    7664:	00000006 	andeq	r0, r0, r6
    7668:	0a969c01 	beq	fe5ae674 <SCS_BASE+0x1e5a0674>
    766c:	6b150000 	blvs	547674 <__Stack_Size+0x547274>
    7670:	01000021 	tsteq	r0, r1, lsr #32
    7674:	02b1052a 	adcseq	r0, r1, #176160768	; 0xa800000
    7678:	50010000 	andpl	r0, r1, r0
    767c:	00224716 	eoreq	r4, r2, r6, lsl r7
    7680:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
    7684:	0000005e 	andeq	r0, r0, lr, asr r0
    7688:	0000185e 	andeq	r1, r0, lr, asr r8
    768c:	21c61800 	biccs	r1, r6, r0, lsl #16
    7690:	40010000 	andmi	r0, r1, r0
    7694:	00009f05 	andeq	r9, r0, r5, lsl #30
    7698:	00267600 	eoreq	r7, r6, r0, lsl #12
    769c:	00001608 	andeq	r1, r0, r8, lsl #12
    76a0:	019c0100 	orrseq	r0, ip, r0, lsl #2
    76a4:	1600000b 	strne	r0, [r0], -fp
    76a8:	0000216b 	andeq	r2, r0, fp, ror #2
    76ac:	b1054001 	tstlt	r5, r1
    76b0:	7f000002 	svcvc	0x00000002
    76b4:	16000018 			; <UNDEFINED> instruction: 0x16000018
    76b8:	000024b2 			; <UNDEFINED> instruction: 0x000024b2
    76bc:	4c054001 	stcmi	0, cr4, [r5], {1}
    76c0:	a0000000 	andge	r0, r0, r0
    76c4:	17000018 	smladne	r0, r8, r0, r0
    76c8:	000023da 	ldrdeq	r2, [r0], -sl
    76cc:	9f054201 	svcls	0x00054201
    76d0:	c1000000 	mrsgt	r0, (UNDEF: 0)
    76d4:	17000018 	smladne	r0, r8, r0, r0
    76d8:	000024b9 			; <UNDEFINED> instruction: 0x000024b9
    76dc:	3a054301 	bcc	1582e8 <__Stack_Size+0x157ee8>
    76e0:	e0000000 	and	r0, r0, r0
    76e4:	17000018 	smladne	r0, r8, r0, r0
    76e8:	00002295 	muleq	r0, r5, r2
    76ec:	3a054301 	bcc	1582f8 <__Stack_Size+0x157ef8>
    76f0:	0f000000 	svceq	0x00000000
    76f4:	00000019 	andeq	r0, r0, r9, lsl r0
    76f8:	00223114 	eoreq	r3, r2, r4, lsl r1
    76fc:	056b0100 	strbeq	r0, [fp, #-256]!	; 0x100
    7700:	0800268c 	stmdaeq	r0, {r2, r3, r7, r9, sl, sp}
    7704:	00000008 	andeq	r0, r0, r8
    7708:	0b469c01 	bleq	11ae714 <__Stack_Size+0x11ae314>
    770c:	6b150000 	blvs	547714 <__Stack_Size+0x547314>
    7710:	01000021 	tsteq	r0, r1, lsr #32
    7714:	02b1056b 	adcseq	r0, r1, #448790528	; 0x1ac00000
    7718:	50010000 	andpl	r0, r1, r0
    771c:	0024b216 	eoreq	fp, r4, r6, lsl r2
    7720:	056b0100 	strbeq	r0, [fp, #-256]!	; 0x100
    7724:	0000004c 	andeq	r0, r0, ip, asr #32
    7728:	0000194a 	andeq	r1, r0, sl, asr #18
    772c:	0024b917 	eoreq	fp, r4, r7, lsl r9
    7730:	056d0100 	strbeq	r0, [sp, #-256]!	; 0x100
    7734:	0000005e 	andeq	r0, r0, lr, asr r0
    7738:	0000196b 	andeq	r1, r0, fp, ror #18
    773c:	23b31a00 			; <UNDEFINED> instruction: 0x23b31a00
    7740:	14050000 	strne	r0, [r5], #-0
    7744:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    7748:	bf1b0000 	svclt	0x001b0000
    774c:	00000000 	andeq	r0, r0, r0
    7750:	00070400 	andeq	r0, r7, r0, lsl #8
    7754:	ec000400 	cfstrs	mvf0, [r0], {-0}
    7758:	0400001a 	streq	r0, [r0], #-26
    775c:	00019e01 	andeq	r9, r1, r1, lsl #28
    7760:	270c0100 	strcs	r0, [ip, -r0, lsl #2]
    7764:	07e40000 	strbeq	r0, [r4, r0]!
    7768:	26940000 	ldrcs	r0, [r4], r0
    776c:	00c00800 	sbceq	r0, r0, r0, lsl #16
    7770:	17f60000 	ldrbne	r0, [r6, r0]!
    7774:	04020000 	streq	r0, [r2], #-0
    7778:	0005c105 	andeq	ip, r5, r5, lsl #2
    777c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    7780:	00000592 	muleq	r0, r2, r5
    7784:	8a060102 	bhi	187b94 <__Stack_Size+0x187794>
    7788:	03000006 	movweq	r0, #6
    778c:	00323375 	eorseq	r3, r2, r5, ror r3
    7790:	00452702 	subeq	r2, r5, r2, lsl #14
    7794:	04020000 	streq	r0, [r2], #-0
    7798:	00062307 	andeq	r2, r6, r7, lsl #6
    779c:	31750300 	cmncc	r5, r0, lsl #6
    77a0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    77a4:	00000057 	andeq	r0, r0, r7, asr r0
    77a8:	6c070202 	sfmvs	f0, 4, [r7], {2}
    77ac:	03000007 	movweq	r0, #7
    77b0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    77b4:	00006829 	andeq	r6, r0, r9, lsr #16
    77b8:	08010200 	stmdaeq	r1, {r9}
    77bc:	00000688 	andeq	r0, r0, r8, lsl #13
    77c0:	000a5004 	andeq	r5, sl, r4
    77c4:	7a2f0200 	bvc	bc7fcc <__Stack_Size+0xbc7bcc>
    77c8:	05000000 	streq	r0, [r0, #-0]
    77cc:	00000045 	andeq	r0, r0, r5, asr #32
    77d0:	00022204 	andeq	r2, r2, r4, lsl #4
    77d4:	8a300200 	bhi	c07fdc <__Stack_Size+0xc07bdc>
    77d8:	05000000 	streq	r0, [r0, #-0]
    77dc:	00000057 	andeq	r0, r0, r7, asr r0
    77e0:	39020106 	stmdbcc	r2, {r1, r2, r8}
    77e4:	000000a4 	andeq	r0, r0, r4, lsr #1
    77e8:	000c0907 	andeq	r0, ip, r7, lsl #18
    77ec:	53080000 	movwpl	r0, #32768	; 0x8000
    77f0:	01005445 	tsteq	r0, r5, asr #8
    77f4:	179d0400 	ldrne	r0, [sp, r0, lsl #8]
    77f8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    77fc:	0000008f 	andeq	r0, r0, pc, lsl #1
    7800:	00320b04 	eorseq	r0, r2, r4, lsl #22
    7804:	8f390200 	svchi	0x00390200
    7808:	06000000 	streq	r0, [r0], -r0
    780c:	cf3b0201 	svcgt	0x003b0201
    7810:	07000000 	streq	r0, [r0, -r0]
    7814:	00000dd4 	ldrdeq	r0, [r0], -r4
    7818:	20060700 	andcs	r0, r6, r0, lsl #14
    781c:	00010000 	andeq	r0, r1, r0
    7820:	000c0f04 	andeq	r0, ip, r4, lsl #30
    7824:	ba3b0200 	blt	ec802c <__Stack_Size+0xec7c2c>
    7828:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    782c:	263d03c0 	ldrtcs	r0, [sp], -r0, asr #7
    7830:	0a000005 	beq	784c <__Stack_Size+0x744c>
    7834:	0000054c 	andeq	r0, r0, ip, asr #10
    7838:	003a3f03 	eorseq	r3, sl, r3, lsl #30
    783c:	0b000000 	bleq	7844 <__Stack_Size+0x7444>
    7840:	00315244 	eorseq	r5, r1, r4, asr #4
    7844:	007f4003 	rsbseq	r4, pc, r3
    7848:	0a040000 	beq	107850 <__Stack_Size+0x107450>
    784c:	00000556 	andeq	r0, r0, r6, asr r5
    7850:	004c4103 	subeq	r4, ip, r3, lsl #2
    7854:	0b060000 	bleq	18785c <__Stack_Size+0x18745c>
    7858:	00325244 	eorseq	r5, r2, r4, asr #4
    785c:	007f4203 	rsbseq	r4, pc, r3, lsl #4
    7860:	0a080000 	beq	207868 <__Stack_Size+0x207468>
    7864:	00000560 	andeq	r0, r0, r0, ror #10
    7868:	004c4303 	subeq	r4, ip, r3, lsl #6
    786c:	0b0a0000 	bleq	287874 <__Stack_Size+0x287474>
    7870:	00335244 	eorseq	r5, r3, r4, asr #4
    7874:	007f4403 	rsbseq	r4, pc, r3, lsl #8
    7878:	0a0c0000 	beq	307880 <__Stack_Size+0x307480>
    787c:	0000056a 	andeq	r0, r0, sl, ror #10
    7880:	004c4503 	subeq	r4, ip, r3, lsl #10
    7884:	0b0e0000 	bleq	38788c <__Stack_Size+0x38748c>
    7888:	00345244 	eorseq	r5, r4, r4, asr #4
    788c:	007f4603 	rsbseq	r4, pc, r3, lsl #12
    7890:	0a100000 	beq	407898 <__Stack_Size+0x407498>
    7894:	00000574 	andeq	r0, r0, r4, ror r5
    7898:	004c4703 	subeq	r4, ip, r3, lsl #14
    789c:	0b120000 	bleq	4878a4 <__Stack_Size+0x4874a4>
    78a0:	00355244 	eorseq	r5, r5, r4, asr #4
    78a4:	007f4803 	rsbseq	r4, pc, r3, lsl #16
    78a8:	0a140000 	beq	5078b0 <__Stack_Size+0x5074b0>
    78ac:	0000057e 	andeq	r0, r0, lr, ror r5
    78b0:	004c4903 	subeq	r4, ip, r3, lsl #18
    78b4:	0b160000 	bleq	5878bc <__Stack_Size+0x5874bc>
    78b8:	00365244 	eorseq	r5, r6, r4, asr #4
    78bc:	007f4a03 	rsbseq	r4, pc, r3, lsl #20
    78c0:	0a180000 	beq	6078c8 <__Stack_Size+0x6074c8>
    78c4:	00000588 	andeq	r0, r0, r8, lsl #11
    78c8:	004c4b03 	subeq	r4, ip, r3, lsl #22
    78cc:	0b1a0000 	bleq	6878d4 <__Stack_Size+0x6874d4>
    78d0:	00375244 	eorseq	r5, r7, r4, asr #4
    78d4:	007f4c03 	rsbseq	r4, pc, r3, lsl #24
    78d8:	0a1c0000 	beq	7078e0 <__Stack_Size+0x7074e0>
    78dc:	000007da 	ldrdeq	r0, [r0], -sl
    78e0:	004c4d03 	subeq	r4, ip, r3, lsl #26
    78e4:	0b1e0000 	bleq	7878ec <__Stack_Size+0x7874ec>
    78e8:	00385244 	eorseq	r5, r8, r4, asr #4
    78ec:	007f4e03 	rsbseq	r4, pc, r3, lsl #28
    78f0:	0a200000 	beq	8078f8 <__Stack_Size+0x8074f8>
    78f4:	0000059c 	muleq	r0, ip, r5
    78f8:	004c4f03 	subeq	r4, ip, r3, lsl #30
    78fc:	0b220000 	bleq	887904 <__Stack_Size+0x887504>
    7900:	00395244 	eorseq	r5, r9, r4, asr #4
    7904:	007f5003 	rsbseq	r5, pc, r3
    7908:	0a240000 	beq	907910 <__Stack_Size+0x907510>
    790c:	000005a6 	andeq	r0, r0, r6, lsr #11
    7910:	004c5103 	subeq	r5, ip, r3, lsl #2
    7914:	0a260000 	beq	98791c <__Stack_Size+0x98751c>
    7918:	0000260f 	andeq	r2, r0, pc, lsl #12
    791c:	007f5203 	rsbseq	r5, pc, r3, lsl #4
    7920:	0a280000 	beq	a07928 <__Stack_Size+0xa07528>
    7924:	000006af 	andeq	r0, r0, pc, lsr #13
    7928:	004c5303 	subeq	r5, ip, r3, lsl #6
    792c:	0a2a0000 	beq	a87934 <__Stack_Size+0xa87534>
    7930:	00002706 	andeq	r2, r0, r6, lsl #14
    7934:	007f5403 	rsbseq	r5, pc, r3, lsl #8
    7938:	0a2c0000 	beq	b07940 <__Stack_Size+0xb07540>
    793c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    7940:	004c5503 	subeq	r5, ip, r3, lsl #10
    7944:	0b2e0000 	bleq	b8794c <__Stack_Size+0xb8754c>
    7948:	03005243 	movweq	r5, #579	; 0x243
    794c:	00007f56 	andeq	r7, r0, r6, asr pc
    7950:	c50a3000 	strgt	r3, [sl, #-0]
    7954:	03000006 	movweq	r0, #6
    7958:	00004c57 	andeq	r4, r0, r7, asr ip
    795c:	430b3200 	movwmi	r3, #45568	; 0xb200
    7960:	03005253 	movweq	r5, #595	; 0x253
    7964:	00007f58 	andeq	r7, r0, r8, asr pc
    7968:	d00a3400 	andle	r3, sl, r0, lsl #8
    796c:	03000006 	movweq	r0, #6
    7970:	00052659 	andeq	r2, r5, r9, asr r6
    7974:	140a3600 	strne	r3, [sl], #-1536	; 0x600
    7978:	03000026 	movweq	r0, #38	; 0x26
    797c:	00007f5a 	andeq	r7, r0, sl, asr pc
    7980:	db0a4000 	blle	297988 <__Stack_Size+0x297588>
    7984:	03000006 	movweq	r0, #6
    7988:	00004c5b 	andeq	r4, r0, fp, asr ip
    798c:	190a4200 	stmdbne	sl, {r9, lr}
    7990:	03000026 	movweq	r0, #38	; 0x26
    7994:	00007f5c 	andeq	r7, r0, ip, asr pc
    7998:	e60a4400 	str	r4, [sl], -r0, lsl #8
    799c:	03000006 	movweq	r0, #6
    79a0:	00004c5d 	andeq	r4, r0, sp, asr ip
    79a4:	1e0a4600 	cfmadd32ne	mvax0, mvfx4, mvfx10, mvfx0
    79a8:	03000026 	movweq	r0, #38	; 0x26
    79ac:	00007f5e 	andeq	r7, r0, lr, asr pc
    79b0:	f10a4800 			; <UNDEFINED> instruction: 0xf10a4800
    79b4:	03000006 	movweq	r0, #6
    79b8:	00004c5f 	andeq	r4, r0, pc, asr ip
    79bc:	230a4a00 	movwcs	r4, #43520	; 0xaa00
    79c0:	03000026 	movweq	r0, #38	; 0x26
    79c4:	00007f60 	andeq	r7, r0, r0, ror #30
    79c8:	fc0a4c00 	stc2	12, cr4, [sl], {-0}
    79cc:	03000006 	movweq	r0, #6
    79d0:	00004c61 	andeq	r4, r0, r1, ror #24
    79d4:	280a4e00 	stmdacs	sl, {r9, sl, fp, lr}
    79d8:	03000026 	movweq	r0, #38	; 0x26
    79dc:	00007f62 	andeq	r7, r0, r2, ror #30
    79e0:	070a5000 	streq	r5, [sl, -r0]
    79e4:	03000007 	movweq	r0, #7
    79e8:	00004c63 	andeq	r4, r0, r3, ror #24
    79ec:	2d0a5200 	sfmcs	f5, 4, [sl, #-0]
    79f0:	03000026 	movweq	r0, #38	; 0x26
    79f4:	00007f64 	andeq	r7, r0, r4, ror #30
    79f8:	120a5400 	andne	r5, sl, #0, 8
    79fc:	03000007 	movweq	r0, #7
    7a00:	00004c65 	andeq	r4, r0, r5, ror #24
    7a04:	320a5600 	andcc	r5, sl, #0, 12
    7a08:	03000026 	movweq	r0, #38	; 0x26
    7a0c:	00007f66 	andeq	r7, r0, r6, ror #30
    7a10:	2e0a5800 	cdpcs	8, 0, cr5, cr10, cr0, {0}
    7a14:	03000027 	movweq	r0, #39	; 0x27
    7a18:	00004c67 	andeq	r4, r0, r7, ror #24
    7a1c:	370a5a00 	strcc	r5, [sl, -r0, lsl #20]
    7a20:	03000026 	movweq	r0, #38	; 0x26
    7a24:	00007f68 	andeq	r7, r0, r8, ror #30
    7a28:	390a5c00 	stmdbcc	sl, {sl, fp, ip, lr}
    7a2c:	03000027 	movweq	r0, #39	; 0x27
    7a30:	00004c69 	andeq	r4, r0, r9, ror #24
    7a34:	3c0a5e00 	stccc	14, cr5, [sl], {-0}
    7a38:	03000026 	movweq	r0, #38	; 0x26
    7a3c:	00007f6a 	andeq	r7, r0, sl, ror #30
    7a40:	440a6000 	strmi	r6, [sl], #-0
    7a44:	03000027 	movweq	r0, #39	; 0x27
    7a48:	00004c6b 	andeq	r4, r0, fp, ror #24
    7a4c:	520a6200 	andpl	r6, sl, #0, 4
    7a50:	03000026 	movweq	r0, #38	; 0x26
    7a54:	00007f6c 	andeq	r7, r0, ip, ror #30
    7a58:	4f0a6400 	svcmi	0x000a6400
    7a5c:	03000027 	movweq	r0, #39	; 0x27
    7a60:	00004c6d 	andeq	r4, r0, sp, ror #24
    7a64:	570a6600 	strpl	r6, [sl, -r0, lsl #12]
    7a68:	03000026 	movweq	r0, #38	; 0x26
    7a6c:	00007f6e 	andeq	r7, r0, lr, ror #30
    7a70:	5a0a6800 	bpl	2a1a78 <__Stack_Size+0x2a1678>
    7a74:	03000027 	movweq	r0, #39	; 0x27
    7a78:	00004c6f 	andeq	r4, r0, pc, ror #24
    7a7c:	5c0a6a00 	stcpl	10, cr6, [sl], {-0}
    7a80:	03000026 	movweq	r0, #38	; 0x26
    7a84:	00007f70 	andeq	r7, r0, r0, ror pc
    7a88:	650a6c00 	strvs	r6, [sl, #-3072]	; 0xc00
    7a8c:	03000027 	movweq	r0, #39	; 0x27
    7a90:	00004c71 	andeq	r4, r0, r1, ror ip
    7a94:	610a6e00 	tstvs	sl, r0, lsl #28
    7a98:	03000026 	movweq	r0, #38	; 0x26
    7a9c:	00007f72 	andeq	r7, r0, r2, ror pc
    7aa0:	700a7000 	andvc	r7, sl, r0
    7aa4:	03000027 	movweq	r0, #39	; 0x27
    7aa8:	00004c73 	andeq	r4, r0, r3, ror ip
    7aac:	660a7200 	strvs	r7, [sl], -r0, lsl #4
    7ab0:	03000026 	movweq	r0, #38	; 0x26
    7ab4:	00007f74 	andeq	r7, r0, r4, ror pc
    7ab8:	7b0a7400 	blvc	2a4ac0 <__Stack_Size+0x2a46c0>
    7abc:	03000027 	movweq	r0, #39	; 0x27
    7ac0:	00004c75 	andeq	r4, r0, r5, ror ip
    7ac4:	6b0a7600 	blvs	2a52cc <__Stack_Size+0x2a4ecc>
    7ac8:	03000026 	movweq	r0, #38	; 0x26
    7acc:	00007f76 	andeq	r7, r0, r6, ror pc
    7ad0:	860a7800 	strhi	r7, [sl], -r0, lsl #16
    7ad4:	03000027 	movweq	r0, #39	; 0x27
    7ad8:	00004c77 	andeq	r4, r0, r7, ror ip
    7adc:	700a7a00 	andvc	r7, sl, r0, lsl #20
    7ae0:	03000026 	movweq	r0, #38	; 0x26
    7ae4:	00007f78 	andeq	r7, r0, r8, ror pc
    7ae8:	910a7c00 	tstls	sl, r0, lsl #24
    7aec:	03000027 	movweq	r0, #39	; 0x27
    7af0:	00004c79 	andeq	r4, r0, r9, ror ip
    7af4:	750a7e00 	strvc	r7, [sl, #-3584]	; 0xe00
    7af8:	03000026 	movweq	r0, #38	; 0x26
    7afc:	00007f7a 	andeq	r7, r0, sl, ror pc
    7b00:	9c0a8000 	stcls	0, cr8, [sl], {-0}
    7b04:	03000027 	movweq	r0, #39	; 0x27
    7b08:	00004c7b 	andeq	r4, r0, fp, ror ip
    7b0c:	7a0a8200 	bvc	2a8314 <__Stack_Size+0x2a7f14>
    7b10:	03000026 	movweq	r0, #38	; 0x26
    7b14:	00007f7c 	andeq	r7, r0, ip, ror pc
    7b18:	a70a8400 	strge	r8, [sl, -r0, lsl #8]
    7b1c:	03000027 	movweq	r0, #39	; 0x27
    7b20:	00004c7d 	andeq	r4, r0, sp, ror ip
    7b24:	7f0a8600 	svcvc	0x000a8600
    7b28:	03000026 	movweq	r0, #38	; 0x26
    7b2c:	00007f7e 	andeq	r7, r0, lr, ror pc
    7b30:	b20a8800 	andlt	r8, sl, #0, 16
    7b34:	03000027 	movweq	r0, #39	; 0x27
    7b38:	00004c7f 	andeq	r4, r0, pc, ror ip
    7b3c:	8f0a8a00 	svchi	0x000a8a00
    7b40:	03000026 	movweq	r0, #38	; 0x26
    7b44:	00007f80 	andeq	r7, r0, r0, lsl #31
    7b48:	bd0a8c00 	stclt	12, cr8, [sl, #-0]
    7b4c:	03000027 	movweq	r0, #39	; 0x27
    7b50:	00004c81 	andeq	r4, r0, r1, lsl #25
    7b54:	940a8e00 	strls	r8, [sl], #-3584	; 0xe00
    7b58:	03000026 	movweq	r0, #38	; 0x26
    7b5c:	00007f82 	andeq	r7, r0, r2, lsl #31
    7b60:	c80a9000 	stmdagt	sl, {ip, pc}
    7b64:	03000027 	movweq	r0, #39	; 0x27
    7b68:	00004c83 	andeq	r4, r0, r3, lsl #25
    7b6c:	990a9200 	stmdbls	sl, {r9, ip, pc}
    7b70:	03000026 	movweq	r0, #38	; 0x26
    7b74:	00007f84 	andeq	r7, r0, r4, lsl #31
    7b78:	d30a9400 	movwle	r9, #41984	; 0xa400
    7b7c:	03000027 	movweq	r0, #39	; 0x27
    7b80:	00004c85 	andeq	r4, r0, r5, lsl #25
    7b84:	9e0a9600 	cfmadd32ls	mvax0, mvfx9, mvfx10, mvfx0
    7b88:	03000026 	movweq	r0, #38	; 0x26
    7b8c:	00007f86 	andeq	r7, r0, r6, lsl #31
    7b90:	de0a9800 	cdple	8, 0, cr9, cr10, cr0, {0}
    7b94:	03000027 	movweq	r0, #39	; 0x27
    7b98:	00004c87 	andeq	r4, r0, r7, lsl #25
    7b9c:	a30a9a00 	movwge	r9, #43520	; 0xaa00
    7ba0:	03000026 	movweq	r0, #38	; 0x26
    7ba4:	00007f88 	andeq	r7, r0, r8, lsl #31
    7ba8:	e90a9c00 	stmdb	sl, {sl, fp, ip, pc}
    7bac:	03000027 	movweq	r0, #39	; 0x27
    7bb0:	00004c89 	andeq	r4, r0, r9, lsl #25
    7bb4:	a80a9e00 	stmdage	sl, {r9, sl, fp, ip, pc}
    7bb8:	03000026 	movweq	r0, #38	; 0x26
    7bbc:	00007f8a 	andeq	r7, r0, sl, lsl #31
    7bc0:	f40aa000 	vst4.8	{d10-d13}, [sl], r0
    7bc4:	03000027 	movweq	r0, #39	; 0x27
    7bc8:	00004c8b 	andeq	r4, r0, fp, lsl #25
    7bcc:	ad0aa200 	sfmge	f2, 1, [sl, #-0]
    7bd0:	03000026 	movweq	r0, #38	; 0x26
    7bd4:	00007f8c 	andeq	r7, r0, ip, lsl #31
    7bd8:	ff0aa400 			; <UNDEFINED> instruction: 0xff0aa400
    7bdc:	03000027 	movweq	r0, #39	; 0x27
    7be0:	00004c8d 	andeq	r4, r0, sp, lsl #25
    7be4:	b20aa600 	andlt	sl, sl, #0, 12
    7be8:	03000026 	movweq	r0, #38	; 0x26
    7bec:	00007f8e 	andeq	r7, r0, lr, lsl #31
    7bf0:	100aa800 	andne	sl, sl, r0, lsl #16
    7bf4:	03000025 	movweq	r0, #37	; 0x25
    7bf8:	00004c8f 	andeq	r4, r0, pc, lsl #25
    7bfc:	b70aaa00 	strlt	sl, [sl, -r0, lsl #20]
    7c00:	03000026 	movweq	r0, #38	; 0x26
    7c04:	00007f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    7c08:	1b0aac00 	blne	2b2c10 <__Stack_Size+0x2b2810>
    7c0c:	03000025 	movweq	r0, #37	; 0x25
    7c10:	00004c91 	muleq	r0, r1, ip
    7c14:	bc0aae00 	stclt	14, cr10, [sl], {-0}
    7c18:	03000026 	movweq	r0, #38	; 0x26
    7c1c:	00007f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    7c20:	260ab000 	strcs	fp, [sl], -r0
    7c24:	03000025 	movweq	r0, #37	; 0x25
    7c28:	00004c93 	muleq	r0, r3, ip
    7c2c:	e40ab200 	str	fp, [sl], #-512	; 0x200
    7c30:	03000026 	movweq	r0, #38	; 0x26
    7c34:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    7c38:	310ab400 	tstcc	sl, r0, lsl #8
    7c3c:	03000025 	movweq	r0, #37	; 0x25
    7c40:	00004c95 	muleq	r0, r5, ip
    7c44:	e90ab600 	stmdb	sl, {r9, sl, ip, sp, pc}
    7c48:	03000026 	movweq	r0, #38	; 0x26
    7c4c:	00007f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7c50:	3c0ab800 	stccc	8, cr11, [sl], {-0}
    7c54:	03000025 	movweq	r0, #37	; 0x25
    7c58:	00004c97 	muleq	r0, r7, ip
    7c5c:	ee0aba00 	vmla.f32	s22, s20, s0
    7c60:	03000026 	movweq	r0, #38	; 0x26
    7c64:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    7c68:	840abc00 	strhi	fp, [sl], #-3072	; 0xc00
    7c6c:	03000026 	movweq	r0, #38	; 0x26
    7c70:	00004c99 	muleq	r0, r9, ip
    7c74:	0c00be00 	stceq	14, cr11, [r0], {-0}
    7c78:	0000004c 	andeq	r0, r0, ip, asr #32
    7c7c:	00000536 	andeq	r0, r0, r6, lsr r5
    7c80:	0005360d 	andeq	r3, r5, sp, lsl #12
    7c84:	02000400 	andeq	r0, r0, #0, 8
    7c88:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    7c8c:	04040000 	streq	r0, [r4], #-0
    7c90:	03000025 	movweq	r0, #37	; 0x25
    7c94:	0000da9a 	muleq	r0, sl, sl
    7c98:	254e0e00 	strbcs	r0, [lr, #-3584]	; 0xe00
    7c9c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    7ca0:	08002694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp}
    7ca4:	00000012 	andeq	r0, r0, r2, lsl r0
    7ca8:	05809c01 	streq	r9, [r0, #3073]	; 0xc01
    7cac:	9c0f0000 	stcls	0, cr0, [pc], {-0}
    7cb0:	f9080026 			; <UNDEFINED> instruction: 0xf9080026
    7cb4:	70000006 	andvc	r0, r0, r6
    7cb8:	10000005 	andne	r0, r0, r5
    7cbc:	31015001 	tstcc	r1, r1
    7cc0:	26a61100 	strtcs	r1, [r6], r0, lsl #2
    7cc4:	06f90800 	ldrbteq	r0, [r9], r0, lsl #16
    7cc8:	01100000 	tsteq	r0, r0
    7ccc:	00300150 	eorseq	r0, r0, r0, asr r1
    7cd0:	25b40e00 	ldrcs	r0, [r4, #3584]!	; 0xe00
    7cd4:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    7cd8:	080026a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, sp}
    7cdc:	0000000a 	andeq	r0, r0, sl
    7ce0:	05a39c01 	streq	r9, [r3, #3073]!	; 0xc01
    7ce4:	fc120000 	ldc2	0, cr0, [r2], {-0}
    7ce8:	01000025 	tsteq	r0, r5, lsr #32
    7cec:	00004c58 	andeq	r4, r0, r8, asr ip
    7cf0:	00500100 	subseq	r0, r0, r0, lsl #2
    7cf4:	0026410e 	eoreq	r4, r6, lr, lsl #2
    7cf8:	b0680100 	rsblt	r0, r8, r0, lsl #2
    7cfc:	0c080026 	stceq	0, cr0, [r8], {38}	; 0x26
    7d00:	01000000 	mrseq	r0, (UNDEF: 0)
    7d04:	0005c69c 	muleq	r5, ip, r6
    7d08:	10ec1200 	rscne	r1, ip, r0, lsl #4
    7d0c:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    7d10:	000000cf 	andeq	r0, r0, pc, asr #1
    7d14:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    7d18:	000026d7 	ldrdeq	r2, [r0], -r7
    7d1c:	26bc7801 	ldrtcs	r7, [ip], r1, lsl #16
    7d20:	000c0800 	andeq	r0, ip, r0, lsl #16
    7d24:	9c010000 	stcls	0, cr0, [r1], {-0}
    7d28:	000005e9 	andeq	r0, r0, r9, ror #11
    7d2c:	0010ec12 	andseq	lr, r0, r2, lsl ip
    7d30:	cf780100 	svcgt	0x00780100
    7d34:	01000000 	mrseq	r0, (UNDEF: 0)
    7d38:	820e0050 	andhi	r0, lr, #80	; 0x50
    7d3c:	01000025 	tsteq	r0, r5, lsr #32
    7d40:	0026c88f 	eoreq	ip, r6, pc, lsl #17
    7d44:	00001808 	andeq	r1, r0, r8, lsl #16
    7d48:	1d9c0100 	ldfnes	f0, [ip]
    7d4c:	13000006 	movwne	r0, #6
    7d50:	000025cd 	andeq	r2, r0, sp, asr #11
    7d54:	004c8f01 	subeq	r8, ip, r1, lsl #30
    7d58:	19920000 	ldmibne	r2, {}	; <UNPREDICTABLE>
    7d5c:	cf140000 	svcgt	0x00140000
    7d60:	01000022 	tsteq	r0, r2, lsr #32
    7d64:	00004c91 	muleq	r0, r1, ip
    7d68:	0019b300 	andseq	fp, r9, r0, lsl #6
    7d6c:	e10e0000 	mrs	r0, (UNDEF: 14)
    7d70:	01000025 	tsteq	r0, r5, lsr #32
    7d74:	0026e0aa 	eoreq	lr, r6, sl, lsr #1
    7d78:	00001808 	andeq	r1, r0, r8, lsl #16
    7d7c:	519c0100 	orrspl	r0, ip, r0, lsl #2
    7d80:	13000006 	movwne	r0, #6
    7d84:	000025eb 	andeq	r2, r0, fp, ror #11
    7d88:	005eaa01 	subseq	sl, lr, r1, lsl #20
    7d8c:	19e80000 	stmibne	r8!, {}^	; <UNPREDICTABLE>
    7d90:	cf140000 	svcgt	0x00140000
    7d94:	01000022 	tsteq	r0, r2, lsr #32
    7d98:	00004cac 	andeq	r4, r0, ip, lsr #25
    7d9c:	001a0900 	andseq	r0, sl, r0, lsl #18
    7da0:	d20e0000 	andle	r0, lr, #0
    7da4:	0100000f 	tsteq	r0, pc
    7da8:	0026f8c6 	eoreq	pc, r6, r6, asr #17
    7dac:	00000c08 	andeq	r0, r0, r8, lsl #24
    7db0:	839c0100 	orrshi	r0, ip, #0, 2
    7db4:	13000006 	movwne	r0, #6
    7db8:	00002547 	andeq	r2, r0, r7, asr #10
    7dbc:	004cc601 	subeq	ip, ip, r1, lsl #12
    7dc0:	1a3e0000 	bne	f87dc8 <__Stack_Size+0xf879c8>
    7dc4:	2b120000 	blcs	487dcc <__Stack_Size+0x4879cc>
    7dc8:	0100000a 	tsteq	r0, sl
    7dcc:	00004cc6 	andeq	r4, r0, r6, asr #25
    7dd0:	00510100 	subseq	r0, r1, r0, lsl #2
    7dd4:	00255915 	eoreq	r5, r5, r5, lsl r9
    7dd8:	4cd60100 	ldfmie	f0, [r6], {0}
    7ddc:	04000000 	streq	r0, [r0], #-0
    7de0:	0e080027 	cdpeq	0, 0, cr0, cr8, cr7, {1}
    7de4:	01000000 	mrseq	r0, (UNDEF: 0)
    7de8:	0006ac9c 	muleq	r6, ip, ip
    7dec:	25471300 	strbcs	r1, [r7, #-768]	; 0x300
    7df0:	d6010000 	strle	r0, [r1], -r0
    7df4:	0000004c 	andeq	r0, r0, ip, asr #32
    7df8:	00001a5f 	andeq	r1, r0, pc, asr sl
    7dfc:	25701600 	ldrbcs	r1, [r0, #-1536]!	; 0x600
    7e00:	e5010000 	str	r0, [r1, #-0]
    7e04:	000000a4 	andeq	r0, r0, r4, lsr #1
    7e08:	08002712 	stmdaeq	r0, {r1, r4, r8, r9, sl, sp}
    7e0c:	0000000e 	andeq	r0, r0, lr
    7e10:	a6179c01 	ldrge	r9, [r7], -r1, lsl #24
    7e14:	01000025 	tsteq	r0, r5, lsr #32
    7e18:	002720f1 	strdeq	r2, [r7], -r1	; <UNPREDICTABLE>
    7e1c:	00001408 	andeq	r1, r0, r8, lsl #8
    7e20:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    7e24:	00002596 	muleq	r0, r6, r5
    7e28:	00affe01 	adceq	pc, pc, r1, lsl #28
    7e2c:	27340000 	ldrcs	r0, [r4, -r0]!
    7e30:	000c0800 	andeq	r0, ip, r0, lsl #16
    7e34:	9c010000 	stcls	0, cr0, [r1], {-0}
    7e38:	0026c118 	eoreq	ip, r6, r8, lsl r1
    7e3c:	010a0100 	mrseq	r0, (UNDEF: 26)
    7e40:	08002740 	stmdaeq	r0, {r6, r8, r9, sl, sp}
    7e44:	00000014 	andeq	r0, r0, r4, lsl r0
    7e48:	f3199c01 			; <UNDEFINED> instruction: 0xf3199c01
    7e4c:	04000026 	streq	r0, [r0], #-38	; 0x26
    7e50:	cf1a0116 	svcgt	0x001a0116
    7e54:	00000000 	andeq	r0, r0, r0
    7e58:	0008b700 	andeq	fp, r8, r0, lsl #14
    7e5c:	74000400 	strvc	r0, [r0], #-1024	; 0x400
    7e60:	0400001c 	streq	r0, [r0], #-28
    7e64:	00019e01 	andeq	r9, r1, r1, lsl #28
    7e68:	29380100 	ldmdbcs	r8!, {r8}
    7e6c:	07e40000 	strbeq	r0, [r4, r0]!
    7e70:	27540000 	ldrbcs	r0, [r4, -r0]
    7e74:	04800800 	streq	r0, [r0], #2048	; 0x800
    7e78:	18cc0000 	stmiane	ip, {}^	; <UNPREDICTABLE>
    7e7c:	04020000 	streq	r0, [r2], #-0
    7e80:	0005c105 	andeq	ip, r5, r5, lsl #2
    7e84:	05020200 	streq	r0, [r2, #-512]	; 0x200
    7e88:	00000592 	muleq	r0, r2, r5
    7e8c:	8a060102 	bhi	18829c <__Stack_Size+0x187e9c>
    7e90:	03000006 	movweq	r0, #6
    7e94:	00323375 	eorseq	r3, r2, r5, ror r3
    7e98:	00452702 	subeq	r2, r5, r2, lsl #14
    7e9c:	04020000 	streq	r0, [r2], #-0
    7ea0:	00062307 	andeq	r2, r6, r7, lsl #6
    7ea4:	31750300 	cmncc	r5, r0, lsl #6
    7ea8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    7eac:	00000057 	andeq	r0, r0, r7, asr r0
    7eb0:	6c070202 	sfmvs	f0, 4, [r7], {2}
    7eb4:	03000007 	movweq	r0, #7
    7eb8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7ebc:	00006829 	andeq	r6, r0, r9, lsr #16
    7ec0:	08010200 	stmdaeq	r1, {r9}
    7ec4:	00000688 	andeq	r0, r0, r8, lsl #13
    7ec8:	000a5004 	andeq	r5, sl, r4
    7ecc:	7a2f0200 	bvc	bc86d4 <__Stack_Size+0xbc82d4>
    7ed0:	05000000 	streq	r0, [r0, #-0]
    7ed4:	00000045 	andeq	r0, r0, r5, asr #32
    7ed8:	00022204 	andeq	r2, r2, r4, lsl #4
    7edc:	8a300200 	bhi	c086e4 <__Stack_Size+0xc082e4>
    7ee0:	05000000 	streq	r0, [r0, #-0]
    7ee4:	00000057 	andeq	r0, r0, r7, asr r0
    7ee8:	39020106 	stmdbcc	r2, {r1, r2, r8}
    7eec:	000000a4 	andeq	r0, r0, r4, lsr #1
    7ef0:	000c0907 	andeq	r0, ip, r7, lsl #18
    7ef4:	53080000 	movwpl	r0, #32768	; 0x8000
    7ef8:	01005445 	tsteq	r0, r5, asr #8
    7efc:	179d0400 	ldrne	r0, [sp, r0, lsl #8]
    7f00:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    7f04:	0000008f 	andeq	r0, r0, pc, lsl #1
    7f08:	3b020106 	blcc	88328 <__Stack_Size+0x87f28>
    7f0c:	000000c4 	andeq	r0, r0, r4, asr #1
    7f10:	000dd407 	andeq	sp, sp, r7, lsl #8
    7f14:	06070000 	streq	r0, [r7], -r0
    7f18:	01000020 	tsteq	r0, r0, lsr #32
    7f1c:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    7f20:	3b020000 	blcc	87f28 <__Stack_Size+0x87b28>
    7f24:	000000af 	andeq	r0, r0, pc, lsr #1
    7f28:	1a070402 	bne	1c8f38 <__Stack_Size+0x1c8b38>
    7f2c:	09000006 	stmdbeq	r0, {r1, r2}
    7f30:	010c0324 	tsteq	ip, r4, lsr #6
    7f34:	00000152 	andeq	r0, r0, r2, asr r1
    7f38:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    7f3c:	010e0300 	mrseq	r0, ELR_hyp
    7f40:	0000006f 	andeq	r0, r0, pc, rrx
    7f44:	28d50b00 	ldmcs	r5, {r8, r9, fp}^
    7f48:	0f030000 	svceq	0x00030000
    7f4c:	00006f01 	andeq	r6, r0, r1, lsl #30
    7f50:	d20b0400 	andle	r0, fp, #0, 8
    7f54:	03000028 	movweq	r0, #40	; 0x28
    7f58:	006f0110 	rsbeq	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    7f5c:	0a080000 	beq	207f64 <__Stack_Size+0x207b64>
    7f60:	03005253 	movweq	r5, #595	; 0x253
    7f64:	006f0111 	rsbeq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
    7f68:	0a0c0000 	beq	307f70 <__Stack_Size+0x307b70>
    7f6c:	03005243 	movweq	r5, #579	; 0x243
    7f70:	006f0112 	rsbeq	r0, pc, r2, lsl r1	; <UNPREDICTABLE>
    7f74:	0a100000 	beq	407f7c <__Stack_Size+0x407b7c>
    7f78:	03005241 	movweq	r5, #577	; 0x241
    7f7c:	006f0113 	rsbeq	r0, pc, r3, lsl r1	; <UNPREDICTABLE>
    7f80:	0b140000 	bleq	507f88 <__Stack_Size+0x507b88>
    7f84:	00002a93 	muleq	r0, r3, sl
    7f88:	6f011403 	svcvs	0x00011403
    7f8c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    7f90:	52424f0a 	subpl	r4, r2, #10, 30	; 0x28
    7f94:	01150300 	tsteq	r5, r0, lsl #6
    7f98:	0000006f 	andeq	r0, r0, pc, rrx
    7f9c:	28820b1c 	stmcs	r2, {r2, r3, r4, r8, r9, fp}
    7fa0:	16030000 	strne	r0, [r3], -r0
    7fa4:	00006f01 	andeq	r6, r0, r1, lsl #30
    7fa8:	0c002000 	stceq	0, cr2, [r0], {-0}
    7fac:	00002a9c 	muleq	r0, ip, sl
    7fb0:	d6011703 	strle	r1, [r1], -r3, lsl #14
    7fb4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    7fb8:	01190310 	tsteq	r9, r0, lsl r3
    7fbc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7fc0:	5044520a 	subpl	r5, r4, sl, lsl #4
    7fc4:	011b0300 	tsteq	fp, r0, lsl #6
    7fc8:	0000007f 	andeq	r0, r0, pc, ror r0
    7fcc:	2a5b0b00 	bcs	16cabd4 <__Stack_Size+0x16ca7d4>
    7fd0:	1c030000 	stcne	0, cr0, [r3], {-0}
    7fd4:	00007f01 	andeq	r7, r0, r1, lsl #30
    7fd8:	600b0200 	andvs	r0, fp, r0, lsl #4
    7fdc:	0300002a 	movweq	r0, #42	; 0x2a
    7fe0:	007f011d 	rsbseq	r0, pc, sp, lsl r1	; <UNPREDICTABLE>
    7fe4:	0b040000 	bleq	107fec <__Stack_Size+0x107bec>
    7fe8:	00002a66 	andeq	r2, r0, r6, ror #20
    7fec:	7f011e03 	svcvc	0x00011e03
    7ff0:	06000000 	streq	r0, [r0], -r0
    7ff4:	00289b0b 	eoreq	r9, r8, fp, lsl #22
    7ff8:	011f0300 	tsteq	pc, r0, lsl #6
    7ffc:	0000007f 	andeq	r0, r0, pc, ror r0
    8000:	28a00b08 	stmiacs	r0!, {r3, r8, r9, fp}
    8004:	20030000 	andcs	r0, r3, r0
    8008:	00007f01 	andeq	r7, r0, r1, lsl #30
    800c:	a50b0a00 	strge	r0, [fp, #-2560]	; 0xa00
    8010:	03000028 	movweq	r0, #40	; 0x28
    8014:	007f0121 	rsbseq	r0, pc, r1, lsr #2
    8018:	0b0c0000 	bleq	308020 <__Stack_Size+0x307c20>
    801c:	000028aa 	andeq	r2, r0, sl, lsr #17
    8020:	7f012203 	svcvc	0x00012203
    8024:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8028:	29dc0c00 	ldmibcs	ip, {sl, fp}^
    802c:	23030000 	movwcs	r0, #12288	; 0x3000
    8030:	00015e01 	andeq	r5, r1, r1, lsl #28
    8034:	04010600 	streq	r0, [r1], #-1536	; 0x600
    8038:	0002031c 	andeq	r0, r2, ip, lsl r3
    803c:	1b870700 	blne	fe1c9c44 <SCS_BASE+0x1e1bbc44>
    8040:	07010000 	streq	r0, [r1, -r0]
    8044:	00001b3f 	andeq	r1, r0, pc, lsr fp
    8048:	1ac80702 	bne	ff209c58 <SCS_BASE+0x1f1fbc58>
    804c:	07030000 	streq	r0, [r3, -r0]
    8050:	00001b78 	andeq	r1, r0, r8, ror fp
    8054:	1b920704 	blne	fe489c6c <SCS_BASE+0x1e47bc6c>
    8058:	00050000 	andeq	r0, r5, r0
    805c:	001b2604 	andseq	r2, fp, r4, lsl #12
    8060:	dc220400 	cfstrsle	mvf0, [r2], #-0
    8064:	0d000001 	stceq	0, cr0, [r0, #-4]
    8068:	000029cc 	andeq	r2, r0, ip, asr #19
    806c:	03033f01 	movweq	r3, #16129	; 0x3f01
    8070:	01000002 	tsteq	r0, r2
    8074:	0000022c 	andeq	r0, r0, ip, lsr #4
    8078:	0029150e 	eoreq	r1, r9, lr, lsl #10
    807c:	03410100 	movteq	r0, #4352	; 0x1100
    8080:	00000203 	andeq	r0, r0, r3, lsl #4
    8084:	175e0f00 	ldrbne	r0, [lr, -r0, lsl #30]
    8088:	56010000 	strpl	r0, [r1], -r0
    808c:	08002754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, sp}
    8090:	00000018 	andeq	r0, r0, r8, lsl r0
    8094:	02519c01 	subseq	r9, r1, #256	; 0x100
    8098:	50100000 	andspl	r0, r0, r0
    809c:	01000028 	tsteq	r0, r8, lsr #32
    80a0:	00003a56 	andeq	r3, r0, r6, asr sl
    80a4:	001a8000 	andseq	r8, sl, r0
    80a8:	e70f0000 	str	r0, [pc, -r0]
    80ac:	01000029 	tsteq	r0, r9, lsr #32
    80b0:	00276c6a 	eoreq	r6, r7, sl, ror #24
    80b4:	00001808 	andeq	r1, r0, r8, lsl #16
    80b8:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    80bc:	10000002 	andne	r0, r0, r2
    80c0:	000029b6 			; <UNDEFINED> instruction: 0x000029b6
    80c4:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    80c8:	1aa10000 	bne	fe8480d0 <SCS_BASE+0x1e83a0d0>
    80cc:	0f000000 	svceq	0x00000000
    80d0:	00001283 	andeq	r1, r0, r3, lsl #5
    80d4:	27847e01 	strcs	r7, [r4, r1, lsl #28]
    80d8:	00180800 	andseq	r0, r8, r0, lsl #16
    80dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    80e0:	0000029b 	muleq	r0, fp, r2
    80e4:	002ac510 	eoreq	ip, sl, r0, lsl r5
    80e8:	3a7e0100 	bcc	1f884f0 <__Stack_Size+0x1f880f0>
    80ec:	c2000000 	andgt	r0, r0, #0
    80f0:	0000001a 	andeq	r0, r0, sl, lsl r0
    80f4:	00145d11 	andseq	r5, r4, r1, lsl sp
    80f8:	9c900100 	ldflss	f0, [r0], {0}
    80fc:	18080027 	stmdane	r8, {r0, r1, r2, r5}
    8100:	01000000 	mrseq	r0, (UNDEF: 0)
    8104:	1b4e119c 	blne	138c77c <__Stack_Size+0x138c37c>
    8108:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    810c:	080027b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, sp}
    8110:	00000010 	andeq	r0, r0, r0, lsl r0
    8114:	1c129c01 	ldcne	12, cr9, [r2], {1}
    8118:	0100002a 	tsteq	r0, sl, lsr #32
    811c:	003a0296 	mlaseq	sl, r6, r2, r0
    8120:	27c40000 	strbcs	r0, [r4, r0]
    8124:	000c0800 	andeq	r0, ip, r0, lsl #16
    8128:	9c010000 	stcls	0, cr0, [r1], {-0}
    812c:	0028af12 	eoreq	sl, r8, r2, lsl pc
    8130:	02a30100 	adceq	r0, r3, #0, 2
    8134:	0000003a 	andeq	r0, r0, sl, lsr r0
    8138:	080027d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp}
    813c:	0000000c 	andeq	r0, r0, ip
    8140:	82139c01 	andshi	r9, r3, #256	; 0x100
    8144:	01000029 	tsteq	r0, r9, lsr #32
    8148:	00a402b1 	strhteq	r0, [r4], r1
    814c:	27dc0000 	ldrbcs	r0, [ip, r0]
    8150:	00100800 	andseq	r0, r0, r0, lsl #16
    8154:	9c010000 	stcls	0, cr0, [r1], {-0}
    8158:	00000314 	andeq	r0, r0, r4, lsl r3
    815c:	00284214 	eoreq	r4, r8, r4, lsl r2
    8160:	02b30100 	adcseq	r0, r3, #0, 2
    8164:	000000a4 	andeq	r0, r0, r4, lsr #1
    8168:	00001ae3 	andeq	r1, r0, r3, ror #21
    816c:	285e1300 	ldmdacs	lr, {r8, r9, ip}^
    8170:	c7010000 	strgt	r0, [r1, -r0]
    8174:	0000a402 	andeq	sl, r0, r2, lsl #8
    8178:	0027ec00 	eoreq	lr, r7, r0, lsl #24
    817c:	00001008 	andeq	r1, r0, r8
    8180:	3f9c0100 	svccc	0x009c0100
    8184:	14000003 	strne	r0, [r0], #-3
    8188:	000023da 	ldrdeq	r2, [r0], -sl
    818c:	a402c901 	strge	ip, [r2], #-2305	; 0x901
    8190:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8194:	0000001b 	andeq	r0, r0, fp, lsl r0
    8198:	00280a15 	eoreq	r0, r8, r5, lsl sl
    819c:	02e20100 	rsceq	r0, r2, #0, 2
    81a0:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
    81a4:	00000018 	andeq	r0, r0, r8, lsl r0
    81a8:	03749c01 	cmneq	r4, #256	; 0x100
    81ac:	78160000 	ldmdavc	r6, {}	; <UNPREDICTABLE>
    81b0:	0100002a 	tsteq	r0, sl, lsr #32
    81b4:	004c02e2 	subeq	r0, ip, r2, ror #5
    81b8:	1b2e0000 	blne	b881c0 <__Stack_Size+0xb87dc0>
    81bc:	ec170000 	ldc	0, cr0, [r7], {-0}
    81c0:	01000010 	tsteq	r0, r0, lsl r0
    81c4:	00c402e2 	sbceq	r0, r4, r2, ror #5
    81c8:	51010000 	mrspl	r0, (UNDEF: 1)
    81cc:	295c1300 	ldmdbcs	ip, {r8, r9, ip}^
    81d0:	01010000 	mrseq	r0, (UNDEF: 1)
    81d4:	0000a403 	andeq	sl, r0, r3, lsl #8
    81d8:	00281400 	eoreq	r1, r8, r0, lsl #8
    81dc:	00002008 	andeq	r2, r0, r8
    81e0:	af9c0100 	svcge	0x009c0100
    81e4:	16000003 	strne	r0, [r0], -r3
    81e8:	00002a34 	andeq	r2, r0, r4, lsr sl
    81ec:	4c030101 	stfmis	f0, [r3], {1}
    81f0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    81f4:	1400001b 	strne	r0, [r0], #-27
    81f8:	000023da 	ldrdeq	r2, [r0], -sl
    81fc:	a4030301 	strge	r0, [r3], #-769	; 0x301
    8200:	a2000000 	andge	r0, r0, #0
    8204:	0000001b 	andeq	r0, r0, fp, lsl r0
    8208:	001b6815 	andseq	r6, fp, r5, lsl r8
    820c:	032e0100 	teqeq	lr, #0, 2
    8210:	08002834 	stmdaeq	r0, {r2, r4, r5, fp, sp}
    8214:	0000000c 	andeq	r0, r0, ip
    8218:	03d49c01 	bicseq	r9, r4, #256	; 0x100
    821c:	34170000 	ldrcc	r0, [r7], #-0
    8220:	0100002a 	tsteq	r0, sl, lsr #32
    8224:	004c032e 	subeq	r0, ip, lr, lsr #6
    8228:	50010000 	andpl	r0, r1, r0
    822c:	020e1800 	andeq	r1, lr, #0, 16
    8230:	28400000 	stmdacs	r0, {}^	; <UNPREDICTABLE>
    8234:	00280800 	eoreq	r0, r8, r0, lsl #16
    8238:	9c010000 	stcls	0, cr0, [r1], {-0}
    823c:	00000400 	andeq	r0, r0, r0, lsl #8
    8240:	00021f19 	andeq	r1, r2, r9, lsl pc
    8244:	001bc100 	andseq	ip, fp, r0, lsl #2
    8248:	284e1a00 	stmdacs	lr, {r9, fp, ip}^
    824c:	000e0800 	andeq	r0, lr, r0, lsl #16
    8250:	1f1b0000 	svcne	0x001b0000
    8254:	00000002 	andeq	r0, r0, r2
    8258:	287c1c00 	ldmdacs	ip!, {sl, fp, ip}^
    825c:	85010000 	strhi	r0, [r1, #-0]
    8260:	04180103 	ldreq	r0, [r8], #-259	; 0x103
    8264:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
    8268:	03870100 	orreq	r0, r7, #0, 2
    826c:	0000006f 	andeq	r0, r0, pc, rrx
    8270:	2aaa1300 	bcs	fea8ce78 <SCS_BASE+0x1ea7ee78>
    8274:	66010000 	strvs	r0, [r1], -r0
    8278:	00020303 	andeq	r0, r2, r3, lsl #6
    827c:	00286800 	eoreq	r6, r8, r0, lsl #16
    8280:	00003608 	andeq	r3, r0, r8, lsl #12
    8284:	8c9c0100 	ldfhis	f0, [ip], {0}
    8288:	16000004 	strne	r0, [r0], -r4
    828c:	0000297a 	andeq	r2, r0, sl, ror r9
    8290:	3a036601 	bcc	e1a9c <__Stack_Size+0xe169c>
    8294:	e0000000 	and	r0, r0, r0
    8298:	1400001b 	strne	r0, [r0], #-27
    829c:	0000229b 	muleq	r0, fp, r2
    82a0:	03036801 	movweq	r6, #14337	; 0x3801
    82a4:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    82a8:	1e00001b 	mcrne	0, 0, r0, cr0, cr11, {0}
    82ac:	00000400 	andeq	r0, r0, r0, lsl #8
    82b0:	08002876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, sp}
    82b4:	00000012 	andeq	r0, r0, r2, lsl r0
    82b8:	79037001 	stmdbvc	r3, {r0, ip, sp, lr}
    82bc:	1a000004 	bne	82d4 <__Stack_Size+0x7ed4>
    82c0:	08002876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, sp}
    82c4:	00000012 	andeq	r0, r0, r2, lsl r0
    82c8:	00040d1f 	andeq	r0, r4, pc, lsl sp
    82cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    82d0:	70200000 	eorvc	r0, r0, r0
    82d4:	0e080028 	cdpeq	0, 0, cr0, cr8, cr8, {1}
    82d8:	20000002 	andcs	r0, r0, r2
    82dc:	0800288c 	stmdaeq	r0, {r2, r3, r7, fp, sp}
    82e0:	0000020e 	andeq	r0, r0, lr, lsl #4
    82e4:	1ad82100 	bne	ff6106ec <SCS_BASE+0x1f6026ec>
    82e8:	ad010000 	stcge	0, cr0, [r1, #-0]
    82ec:	00000203 	andeq	r0, r0, r3, lsl #4
    82f0:	0800289e 	stmdaeq	r0, {r1, r2, r3, r4, r7, fp, sp}
    82f4:	00000042 	andeq	r0, r0, r2, asr #32
    82f8:	04ea9c01 	strbteq	r9, [sl], #3073	; 0xc01
    82fc:	21100000 	tstcs	r0, r0
    8300:	01000029 	tsteq	r0, r9, lsr #32
    8304:	00003aad 	andeq	r3, r0, sp, lsr #21
    8308:	001c3300 	andseq	r3, ip, r0, lsl #6
    830c:	229b2200 	addscs	r2, fp, #0, 4
    8310:	af010000 	svcge	0x00010000
    8314:	00000203 	andeq	r0, r0, r3, lsl #4
    8318:	00001c5f 	andeq	r1, r0, pc, asr ip
    831c:	0028aa23 	eoreq	sl, r8, r3, lsr #20
    8320:	00041808 	andeq	r1, r4, r8, lsl #16
    8324:	0004d800 	andeq	sp, r4, r0, lsl #16
    8328:	50012400 	andpl	r2, r1, r0, lsl #8
    832c:	0fff0a03 	svceq	0x00ff0a03
    8330:	28ca2500 	stmiacs	sl, {r8, sl, sp}^
    8334:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8338:	01240000 	teqeq	r4, r0
    833c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    8340:	2100000f 	tstcs	r0, pc
    8344:	00002887 	andeq	r2, r0, r7, lsl #17
    8348:	0203d401 	andeq	sp, r3, #16777216	; 0x1000000
    834c:	28e00000 	stmiacs	r0!, {}^	; <UNPREDICTABLE>
    8350:	003c0800 	eorseq	r0, ip, r0, lsl #16
    8354:	9c010000 	stcls	0, cr0, [r1], {-0}
    8358:	00000539 	andeq	r0, r0, r9, lsr r5
    835c:	00229b22 	eoreq	r9, r2, r2, lsr #22
    8360:	03d60100 	bicseq	r0, r6, #0, 2
    8364:	89000002 	stmdbhi	r0, {r1}
    8368:	2300001c 	movwcs	r0, #28
    836c:	080028ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, sp}
    8370:	00000418 	andeq	r0, r0, r8, lsl r4
    8374:	00000527 	andeq	r0, r0, r7, lsr #10
    8378:	03500124 	cmpeq	r0, #36, 2
    837c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    8380:	00290825 	eoreq	r0, r9, r5, lsr #16
    8384:	00041808 	andeq	r1, r4, r8, lsl #16
    8388:	50012400 	andpl	r2, r1, r0, lsl #8
    838c:	0fff0a03 	svceq	0x00ff0a03
    8390:	2b210000 	blcs	848398 <__Stack_Size+0x847f98>
    8394:	01000028 	tsteq	r0, r8, lsr #32
    8398:	000203f7 	strdeq	r0, [r2], -r7
    839c:	00291c00 	eoreq	r1, r9, r0, lsl #24
    83a0:	00007008 	andeq	r7, r0, r8
    83a4:	9b9c0100 	blls	fe7087ac <SCS_BASE+0x1e6fa7ac>
    83a8:	22000005 	andcs	r0, r0, #5
    83ac:	0000229b 	muleq	r0, fp, r2
    83b0:	0203f901 	andeq	pc, r3, #16384	; 0x4000
    83b4:	1cb30000 	ldcne	0, cr0, [r3]
    83b8:	26230000 	strtcs	r0, [r3], -r0
    83bc:	18080029 	stmdane	r8, {r0, r3, r5}
    83c0:	76000004 	strvc	r0, [r0], -r4
    83c4:	24000005 	strcs	r0, [r0], #-5
    83c8:	0a035001 	beq	dc3d4 <__Stack_Size+0xdbfd4>
    83cc:	23000fff 	movwcs	r0, #4095	; 0xfff
    83d0:	0800294e 	stmdaeq	r0, {r1, r2, r3, r6, r8, fp, sp}
    83d4:	00000418 	andeq	r0, r0, r8, lsl r4
    83d8:	0000058b 	andeq	r0, r0, fp, lsl #11
    83dc:	03500124 	cmpeq	r0, #36, 2
    83e0:	000fff0a 	andeq	pc, pc, sl, lsl #30
    83e4:	00297025 	eoreq	r7, r9, r5, lsr #32
    83e8:	00041808 	andeq	r1, r4, r8, lsl #16
    83ec:	50012400 	andpl	r2, r1, r0, lsl #8
    83f0:	00003f01 	andeq	r3, r0, r1, lsl #30
    83f4:	002a8113 	eoreq	r8, sl, r3, lsl r1
    83f8:	01360100 	teqeq	r6, r0, lsl #2
    83fc:	00000203 	andeq	r0, r0, r3, lsl #4
    8400:	0800298c 	stmdaeq	r0, {r2, r3, r7, r8, fp, sp}
    8404:	00000048 	andeq	r0, r0, r8, asr #32
    8408:	061b9c01 	ldreq	r9, [fp], -r1, lsl #24
    840c:	00160000 	andseq	r0, r6, r0
    8410:	01000042 	tsteq	r0, r2, asr #32
    8414:	003a0136 	eorseq	r0, sl, r6, lsr r1
    8418:	1ce80000 	stclne	0, cr0, [r8]
    841c:	2b160000 	blcs	588424 <__Stack_Size+0x588024>
    8420:	0100000a 	tsteq	r0, sl
    8424:	003a0136 	eorseq	r0, sl, r6, lsr r1
    8428:	1d140000 	ldcne	0, cr0, [r4, #-0]
    842c:	9b140000 	blls	508434 <__Stack_Size+0x508034>
    8430:	01000022 	tsteq	r0, r2, lsr #32
    8434:	02030138 	andeq	r0, r3, #56, 2
    8438:	1d400000 	stclne	0, cr0, [r0, #-0]
    843c:	98230000 	stmdals	r3!, {}	; <UNPREDICTABLE>
    8440:	18080029 	stmdane	r8, {r0, r3, r5}
    8444:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    8448:	24000005 	strcs	r0, [r0], #-5
    844c:	3f015001 	svccc	0x00015001
    8450:	29b02300 	ldmibcs	r0!, {r8, r9, sp}
    8454:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8458:	060b0000 	streq	r0, [fp], -r0
    845c:	01240000 	teqeq	r4, r0
    8460:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8464:	0029be25 	eoreq	fp, r9, r5, lsr #28
    8468:	00041808 	andeq	r1, r4, r8, lsl #16
    846c:	50012400 	andpl	r2, r1, r0, lsl #8
    8470:	00003f01 	andeq	r3, r0, r1, lsl #30
    8474:	001bc113 	andseq	ip, fp, r3, lsl r1
    8478:	01710100 	cmneq	r1, r0, lsl #2
    847c:	00000203 	andeq	r0, r0, r3, lsl #4
    8480:	080029d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, sp}
    8484:	00000038 	andeq	r0, r0, r8, lsr r0
    8488:	06889c01 	streq	r9, [r8], r1, lsl #24
    848c:	00160000 	andseq	r0, r6, r0
    8490:	01000042 	tsteq	r0, r2, asr #32
    8494:	003a0171 	eorseq	r0, sl, r1, ror r1
    8498:	1d750000 	ldclne	0, cr0, [r5, #-0]
    849c:	2b160000 	blcs	5884a4 <__Stack_Size+0x5880a4>
    84a0:	0100000a 	tsteq	r0, sl
    84a4:	004c0171 	subeq	r0, ip, r1, ror r1
    84a8:	1da10000 	stcne	0, cr0, [r1]
    84ac:	9b140000 	blls	5084b4 <__Stack_Size+0x5080b4>
    84b0:	01000022 	tsteq	r0, r2, lsr #32
    84b4:	02030173 	andeq	r0, r3, #-1073741796	; 0xc000001c
    84b8:	1dc20000 	stclne	0, cr0, [r2]
    84bc:	e0230000 	eor	r0, r3, r0
    84c0:	18080029 	stmdane	r8, {r0, r3, r5}
    84c4:	78000004 	stmdavc	r0, {r2}
    84c8:	24000006 	strcs	r0, [r0], #-6
    84cc:	3f015001 	svccc	0x00015001
    84d0:	29f62500 	ldmibcs	r6!, {r8, sl, sp}^
    84d4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    84d8:	01240000 	teqeq	r4, r0
    84dc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    84e0:	2a001300 	bcs	d0e8 <__Stack_Size+0xcce8>
    84e4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    84e8:	00020301 	andeq	r0, r2, r1, lsl #6
    84ec:	002a0c00 	eoreq	r0, sl, r0, lsl #24
    84f0:	00004808 	andeq	r4, r0, r8, lsl #16
    84f4:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    84f8:	16000006 	strne	r0, [r0], -r6
    84fc:	00004200 	andeq	r4, r0, r0, lsl #4
    8500:	3a019901 	bcc	6e90c <__Stack_Size+0x6e50c>
    8504:	ec000000 	stc	0, cr0, [r0], {-0}
    8508:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    850c:	00000a2b 	andeq	r0, r0, fp, lsr #20
    8510:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    8514:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8518:	1400001e 	strne	r0, [r0], #-30
    851c:	0000229b 	muleq	r0, fp, r2
    8520:	03019b01 	movweq	r9, #6913	; 0x1b01
    8524:	39000002 	stmdbcc	r0, {r1}
    8528:	2300001e 	movwcs	r0, #30
    852c:	08002a18 	stmdaeq	r0, {r3, r4, r9, fp, sp}
    8530:	00000418 	andeq	r0, r0, r8, lsl r4
    8534:	000006e5 	andeq	r0, r0, r5, ror #13
    8538:	01500124 	cmpeq	r0, r4, lsr #2
    853c:	3a25003f 	bcc	948640 <__Stack_Size+0x948240>
    8540:	1808002a 	stmdane	r8, {r1, r3, r5}
    8544:	24000004 	strcs	r0, [r0], #-4
    8548:	3f015001 	svccc	0x00015001
    854c:	3f130000 	svccc	0x00130000
    8550:	0100002a 	tsteq	r0, sl, lsr #32
    8554:	020301ca 	andeq	r0, r3, #-2147483598	; 0x80000032
    8558:	2a540000 	bcs	1508560 <__Stack_Size+0x1508160>
    855c:	00a00800 	adceq	r0, r0, r0, lsl #16
    8560:	9c010000 	stcls	0, cr0, [r1], {-0}
    8564:	000007cb 	andeq	r0, r0, fp, asr #15
    8568:	002a6c16 	eoreq	r6, sl, r6, lsl ip
    856c:	01ca0100 	biceq	r0, sl, r0, lsl #2
    8570:	0000003a 	andeq	r0, r0, sl, lsr r0
    8574:	00001e63 	andeq	r1, r0, r3, ror #28
    8578:	0029ac14 	eoreq	sl, r9, r4, lsl ip
    857c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    8580:	0000004c 	andeq	r0, r0, ip, asr #32
    8584:	00001eac 	andeq	r1, r0, ip, lsr #29
    8588:	00297014 	eoreq	r7, r9, r4, lsl r0
    858c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    8590:	0000004c 	andeq	r0, r0, ip, asr #32
    8594:	00001ef8 	strdeq	r1, [r0], -r8
    8598:	00281914 	eoreq	r1, r8, r4, lsl r9
    859c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    85a0:	0000004c 	andeq	r0, r0, ip, asr #32
    85a4:	00001f50 	andeq	r1, r0, r0, asr pc
    85a8:	00292e14 	eoreq	r2, r9, r4, lsl lr
    85ac:	01cc0100 	biceq	r0, ip, r0, lsl #2
    85b0:	0000004c 	andeq	r0, r0, ip, asr #32
    85b4:	00001fac 	andeq	r1, r0, ip, lsr #31
    85b8:	00229b14 	eoreq	r9, r2, r4, lsl fp
    85bc:	01ce0100 	biceq	r0, lr, r0, lsl #2
    85c0:	00000203 	andeq	r0, r0, r3, lsl #4
    85c4:	00001ff4 	strdeq	r1, [r0], -r4
    85c8:	002a5e23 	eoreq	r5, sl, r3, lsr #28
    85cc:	00041808 	andeq	r1, r4, r8, lsl #16
    85d0:	00078200 	andeq	r8, r7, r0, lsl #4
    85d4:	50012400 	andpl	r2, r1, r0, lsl #8
    85d8:	23003f01 	movwcs	r3, #3841	; 0xf01
    85dc:	08002a92 	stmdaeq	r0, {r1, r4, r7, r9, fp, sp}
    85e0:	00000418 	andeq	r0, r0, r8, lsl r4
    85e4:	00000795 	muleq	r0, r5, r7
    85e8:	01500124 	cmpeq	r0, r4, lsr #2
    85ec:	a423003f 	strtge	r0, [r3], #-63	; 0x3f
    85f0:	1808002a 	stmdane	r8, {r1, r3, r5}
    85f4:	a8000004 	stmdage	r0, {r2}
    85f8:	24000007 	strcs	r0, [r0], #-7
    85fc:	3f015001 	svccc	0x00015001
    8600:	2abc2300 	bcs	fef11208 <SCS_BASE+0x1ef03208>
    8604:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8608:	07bb0000 	ldreq	r0, [fp, r0]!
    860c:	01240000 	teqeq	r4, r0
    8610:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8614:	002ad625 	eoreq	sp, sl, r5, lsr #12
    8618:	00041808 	andeq	r1, r4, r8, lsl #16
    861c:	50012400 	andpl	r2, r1, r0, lsl #8
    8620:	00003f01 	andeq	r3, r0, r1, lsl #30
    8624:	0028fd13 	eoreq	pc, r8, r3, lsl sp	; <UNPREDICTABLE>
    8628:	02190100 	andseq	r0, r9, #0, 2
    862c:	00000203 	andeq	r0, r0, r3, lsl #4
    8630:	08002af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, sp}
    8634:	0000008c 	andeq	r0, r0, ip, lsl #1
    8638:	08419c01 	stmdaeq	r1, {r0, sl, fp, ip, pc}^
    863c:	ec160000 	ldc	0, cr0, [r6], {-0}
    8640:	01000010 	tsteq	r0, r0, lsl r0
    8644:	00c40219 	sbceq	r0, r4, r9, lsl r2
    8648:	204a0000 	subcs	r0, sl, r0
    864c:	9b140000 	blls	508654 <__Stack_Size+0x508254>
    8650:	01000022 	tsteq	r0, r2, lsr #32
    8654:	0203021b 	andeq	r0, r3, #-1342177279	; 0xb0000001
    8658:	206b0000 	rsbcs	r0, fp, r0
    865c:	00230000 	eoreq	r0, r3, r0
    8660:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    8664:	1a000004 	bne	867c <__Stack_Size+0x827c>
    8668:	24000008 	strcs	r0, [r0], #-8
    866c:	0a035001 	beq	dc678 <__Stack_Size+0xdc278>
    8670:	23000fff 	movwcs	r0, #4095	; 0xfff
    8674:	08002b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, sp}
    8678:	00000418 	andeq	r0, r0, r8, lsl r4
    867c:	0000082f 	andeq	r0, r0, pc, lsr #16
    8680:	03500124 	cmpeq	r0, #36, 2
    8684:	000fff0a 	andeq	pc, pc, sl, lsl #30
    8688:	002b5225 	eoreq	r5, fp, r5, lsr #4
    868c:	00041808 	andeq	r1, r4, r8, lsl #16
    8690:	50012400 	andpl	r2, r1, r0, lsl #8
    8694:	0fff0a03 	svceq	0x00ff0a03
    8698:	da260000 	ble	9886a0 <__Stack_Size+0x9882a0>
    869c:	01000028 	tsteq	r0, r8, lsr #32
    86a0:	0203026a 	andeq	r0, r3, #-1610612730	; 0xa0000006
    86a4:	2b800000 	blcs	fe0086ac <SCS_BASE+0x1dffa6ac>
    86a8:	00540800 	subseq	r0, r4, r0, lsl #16
    86ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    86b0:	0028f516 	eoreq	pc, r8, r6, lsl r5	; <UNPREDICTABLE>
    86b4:	026a0100 	rsbeq	r0, sl, #0, 2
    86b8:	0000004c 	andeq	r0, r0, ip, asr #32
    86bc:	000020a0 	andeq	r2, r0, r0, lsr #1
    86c0:	00282316 	eoreq	r2, r8, r6, lsl r3
    86c4:	026a0100 	rsbeq	r0, sl, #0, 2
    86c8:	0000004c 	andeq	r0, r0, ip, asr #32
    86cc:	000020c1 	andeq	r2, r0, r1, asr #1
    86d0:	0029a316 	eoreq	sl, r9, r6, lsl r3
    86d4:	026a0100 	rsbeq	r0, sl, #0, 2
    86d8:	0000004c 	andeq	r0, r0, ip, asr #32
    86dc:	000020e2 	andeq	r2, r0, r2, ror #1
    86e0:	00229b14 	eoreq	r9, r2, r4, lsl fp
    86e4:	026c0100 	rsbeq	r0, ip, #0, 2
    86e8:	00000203 	andeq	r0, r0, r3, lsl #4
    86ec:	00002103 	andeq	r2, r0, r3, lsl #2
    86f0:	002b9a23 	eoreq	r9, fp, r3, lsr #20
    86f4:	00041808 	andeq	r1, r4, r8, lsl #16
    86f8:	0008aa00 	andeq	sl, r8, r0, lsl #20
    86fc:	50012400 	andpl	r2, r1, r0, lsl #8
    8700:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    8704:	08002bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, sp}
    8708:	00000418 	andeq	r0, r0, r8, lsl r4
    870c:	01500124 	cmpeq	r0, r4, lsr #2
    8710:	0000003f 	andeq	r0, r0, pc, lsr r0
    8714:	00000743 	andeq	r0, r0, r3, asr #14
    8718:	1ec20004 	cdpne	0, 12, cr0, cr2, cr4, {0}
    871c:	01040000 	mrseq	r0, (UNDEF: 4)
    8720:	0000019e 	muleq	r0, lr, r1
    8724:	002b2501 	eoreq	r2, fp, r1, lsl #10
    8728:	0007e400 	andeq	lr, r7, r0, lsl #8
    872c:	002bd400 	eoreq	sp, fp, r0, lsl #8
    8730:	00025608 	andeq	r5, r2, r8, lsl #12
    8734:	001ad600 	andseq	sp, sl, r0, lsl #12
    8738:	05040200 	streq	r0, [r4, #-512]	; 0x200
    873c:	000005c1 	andeq	r0, r0, r1, asr #11
    8740:	92050202 	andls	r0, r5, #536870912	; 0x20000000
    8744:	02000005 	andeq	r0, r0, #5
    8748:	068a0601 	streq	r0, [sl], r1, lsl #12
    874c:	75030000 	strvc	r0, [r3, #-0]
    8750:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    8754:	00004527 	andeq	r4, r0, r7, lsr #10
    8758:	07040200 	streq	r0, [r4, -r0, lsl #4]
    875c:	00000623 	andeq	r0, r0, r3, lsr #12
    8760:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    8764:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    8768:	02000000 	andeq	r0, r0, #0
    876c:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
    8770:	75030000 	strvc	r0, [r3, #-0]
    8774:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8778:	00000068 	andeq	r0, r0, r8, rrx
    877c:	88080102 	stmdahi	r8, {r1, r8}
    8780:	04000006 	streq	r0, [r0], #-6
    8784:	00000a50 	andeq	r0, r0, r0, asr sl
    8788:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    878c:	45050000 	strmi	r0, [r5, #-0]
    8790:	06000000 	streq	r0, [r0], -r0
    8794:	943b0201 	ldrtls	r0, [fp], #-513	; 0x201
    8798:	07000000 	streq	r0, [r0, -r0]
    879c:	00000dd4 	ldrdeq	r0, [r0], -r4
    87a0:	20060700 	andcs	r0, r6, r0, lsl #14
    87a4:	00010000 	andeq	r0, r1, r0
    87a8:	000c0f04 	andeq	r0, ip, r4, lsl #30
    87ac:	7f3b0200 	svcvc	0x003b0200
    87b0:	02000000 	andeq	r0, r0, #0
    87b4:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    87b8:	1c080000 	stcne	0, cr0, [r8], {-0}
    87bc:	0b014e03 	bleq	5bfd0 <__Stack_Size+0x5bbd0>
    87c0:	09000001 	stmdbeq	r0, {r0}
    87c4:	004c5243 	subeq	r5, ip, r3, asr #4
    87c8:	6f015003 	svcvs	0x00015003
    87cc:	00000000 	andeq	r0, r0, r0
    87d0:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    87d4:	01510300 	cmpeq	r1, r0, lsl #6
    87d8:	0000006f 	andeq	r0, r0, pc, rrx
    87dc:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    87e0:	52030052 	andpl	r0, r3, #82	; 0x52
    87e4:	00006f01 	andeq	r6, r0, r1, lsl #30
    87e8:	4f090800 	svcmi	0x00090800
    87ec:	03005244 	movweq	r5, #580	; 0x244
    87f0:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    87f4:	0a0c0000 	beq	3087fc <__Stack_Size+0x3083fc>
    87f8:	00000a3c 	andeq	r0, r0, ip, lsr sl
    87fc:	6f015403 	svcvs	0x00015403
    8800:	10000000 	andne	r0, r0, r0
    8804:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    8808:	01550300 	cmpeq	r5, r0, lsl #6
    880c:	0000006f 	andeq	r0, r0, pc, rrx
    8810:	09f90a14 	ldmibeq	r9!, {r2, r4, r9, fp}^
    8814:	56030000 	strpl	r0, [r3], -r0
    8818:	00006f01 	andeq	r6, r0, r1, lsl #30
    881c:	0b001800 	bleq	e824 <__Stack_Size+0xe424>
    8820:	00000a74 	andeq	r0, r0, r4, ror sl
    8824:	a6015703 	strge	r5, [r1], -r3, lsl #14
    8828:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    882c:	01590318 	cmpeq	r9, r8, lsl r3
    8830:	00000148 	andeq	r0, r0, r8, asr #2
    8834:	002c400a 	eoreq	r4, ip, sl
    8838:	015b0300 	cmpeq	fp, r0, lsl #6
    883c:	0000006f 	andeq	r0, r0, pc, rrx
    8840:	2c250a00 	stccs	10, cr0, [r5], #-0
    8844:	5c030000 	stcpl	0, cr0, [r3], {-0}
    8848:	00006f01 	andeq	r6, r0, r1, lsl #30
    884c:	1e0a0400 	cfcpysne	mvf0, mvf10
    8850:	0300002b 	movweq	r0, #43	; 0x2b
    8854:	0158015d 	cmpeq	r8, sp, asr r1
    8858:	00080000 	andeq	r0, r8, r0
    885c:	00006f0c 	andeq	r6, r0, ip, lsl #30
    8860:	00015800 	andeq	r5, r1, r0, lsl #16
    8864:	009f0d00 	addseq	r0, pc, r0, lsl #26
    8868:	00030000 	andeq	r0, r3, r0
    886c:	00014805 	andeq	r4, r1, r5, lsl #16
    8870:	2c0e0b00 	stccs	11, cr0, [lr], {-0}
    8874:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    8878:	00011701 	andeq	r1, r1, r1, lsl #14
    887c:	04010600 	streq	r0, [r1], #-1536	; 0x600
    8880:	00018423 	andeq	r8, r1, r3, lsr #8
    8884:	139f0700 	orrsne	r0, pc, #0, 14
    8888:	07010000 	streq	r0, [r1, -r0]
    888c:	00001302 	andeq	r1, r0, r2, lsl #6
    8890:	18ec0702 	stmiane	ip!, {r1, r8, r9, sl}^
    8894:	00030000 	andeq	r0, r3, r0
    8898:	0017a804 	andseq	sl, r7, r4, lsl #16
    889c:	69270400 	stmdbvs	r7!, {sl}
    88a0:	06000001 	streq	r0, [r0], -r1
    88a4:	c92e0401 	stmdbgt	lr!, {r0, sl}
    88a8:	07000001 	streq	r0, [r0, -r1]
    88ac:	000017c5 	andeq	r1, r0, r5, asr #15
    88b0:	1a350700 	bne	d4a4b8 <__Stack_Size+0xd4a0b8>
    88b4:	07040000 	streq	r0, [r4, -r0]
    88b8:	0000140c 	andeq	r1, r0, ip, lsl #8
    88bc:	141a0728 	ldrne	r0, [sl], #-1832	; 0x728
    88c0:	00c80000 	sbceq	r0, r8, r0
    88c4:	00143907 	andseq	r3, r4, r7, lsl #18
    88c8:	f5071400 			; <UNDEFINED> instruction: 0xf5071400
    88cc:	10000010 	andne	r0, r0, r0, lsl r0
    88d0:	00171f07 	andseq	r1, r7, r7, lsl #30
    88d4:	e7071c00 	str	r1, [r7, -r0, lsl #24]
    88d8:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    88dc:	18300400 	ldmdane	r0!, {sl}
    88e0:	36040000 	strcc	r0, [r4], -r0
    88e4:	0000018f 	andeq	r0, r0, pc, lsl #3
    88e8:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    88ec:	00000201 	andeq	r0, r0, r1, lsl #4
    88f0:	0011a00f 	andseq	sl, r1, pc
    88f4:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    88f8:	00000000 	andeq	r0, r0, r0
    88fc:	0017f70f 	andseq	pc, r7, pc, lsl #14
    8900:	84410400 	strbhi	r0, [r1], #-1024	; 0x400
    8904:	02000001 	andeq	r0, r0, #1
    8908:	0011870f 	andseq	r8, r1, pc, lsl #14
    890c:	c9420400 	stmdbgt	r2, {sl}^
    8910:	03000001 	movweq	r0, #1
    8914:	18b20400 	ldmne	r2!, {sl}
    8918:	43040000 	movwmi	r0, #16384	; 0x4000
    891c:	000001d4 	ldrdeq	r0, [r0], -r4
    8920:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    8924:	00000221 	andeq	r0, r0, r1, lsr #4
    8928:	000c0507 	andeq	r0, ip, r7, lsl #10
    892c:	3d070000 	stccc	0, cr0, [r7, #-0]
    8930:	0100000f 	tsteq	r0, pc
    8934:	2c1b0400 	cfldrscs	mvf0, [fp], {-0}
    8938:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    893c:	0000020c 	andeq	r0, r0, ip, lsl #4
    8940:	002b6010 	eoreq	r6, fp, r0, lsl r0
    8944:	d4330100 	ldrtle	r0, [r3], #-256	; 0x100
    8948:	a408002b 	strge	r0, [r8], #-43	; 0x2b
    894c:	01000000 	mrseq	r0, (UNDEF: 0)
    8950:	00030d9c 	muleq	r3, ip, sp
    8954:	2c2a1100 	stfcss	f1, [sl], #-0
    8958:	33010000 	movwcc	r0, #4096	; 0x1000
    895c:	0000030d 	andeq	r0, r0, sp, lsl #6
    8960:	0000212d 	andeq	r2, r0, sp, lsr #2
    8964:	002bfe12 	eoreq	pc, fp, r2, lsl lr	; <UNPREDICTABLE>
    8968:	00073308 	andeq	r3, r7, r8, lsl #6
    896c:	00026800 	andeq	r6, r2, r0, lsl #16
    8970:	51011300 	mrspl	r1, SP_irq
    8974:	01133101 	tsteq	r3, r1, lsl #2
    8978:	00340150 	eorseq	r0, r4, r0, asr r1
    897c:	002c2012 	eoreq	r2, ip, r2, lsl r0
    8980:	00073308 	andeq	r3, r7, r8, lsl #6
    8984:	00028100 	andeq	r8, r2, r0, lsl #2
    8988:	51011300 	mrspl	r1, SP_irq
    898c:	01133101 	tsteq	r3, r1, lsl #2
    8990:	40080250 	andmi	r0, r8, r0, asr r2
    8994:	2c2c1200 	sfmcs	f1, 4, [ip], #-0
    8998:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    899c:	02990000 	addseq	r0, r9, #0
    89a0:	01130000 	tsteq	r3, r0
    89a4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    89a8:	38015001 	stmdacc	r1, {r0, ip, lr}
    89ac:	2c381200 	lfmcs	f1, 4, [r8], #-0
    89b0:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    89b4:	02b10000 	adcseq	r0, r1, #0
    89b8:	01130000 	tsteq	r3, r0
    89bc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    89c0:	40015001 	andmi	r5, r1, r1
    89c4:	2c441200 	sfmcs	f1, 2, [r4], {-0}
    89c8:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    89cc:	02ca0000 	sbceq	r0, sl, #0
    89d0:	01130000 	tsteq	r3, r0
    89d4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    89d8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    89dc:	50120020 	andspl	r0, r2, r0, lsr #32
    89e0:	3308002c 	movwcc	r0, #32812	; 0x802c
    89e4:	e3000007 	movw	r0, #7
    89e8:	13000002 	movwne	r0, #2
    89ec:	31015101 	tstcc	r1, r1, lsl #2
    89f0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    89f4:	12008008 	andne	r8, r0, #8
    89f8:	08002c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp, sp}
    89fc:	00000733 	andeq	r0, r0, r3, lsr r7
    8a00:	000002fd 	strdeq	r0, [r0], -sp
    8a04:	01510113 	cmpeq	r1, r3, lsl r1
    8a08:	50011331 	andpl	r1, r1, r1, lsr r3
    8a0c:	01000a03 	tsteq	r0, r3, lsl #20
    8a10:	2c6c1400 	cfstrdcs	mvd1, [ip], #-0
    8a14:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8a18:	01130000 	tsteq	r3, r0
    8a1c:	00300151 	eorseq	r0, r0, r1, asr r1
    8a20:	0b041500 	bleq	10de28 <__Stack_Size+0x10da28>
    8a24:	10000001 	andne	r0, r0, r1
    8a28:	00002c45 	andeq	r2, r0, r5, asr #24
    8a2c:	2c786b01 	ldclcs	11, cr6, [r8], #-4
    8a30:	00160800 	andseq	r0, r6, r0, lsl #16
    8a34:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a38:	00000355 	andeq	r0, r0, r5, asr r3
    8a3c:	002c8212 	eoreq	r8, ip, r2, lsl r2
    8a40:	00073308 	andeq	r3, r7, r8, lsl #6
    8a44:	00034000 	andeq	r4, r3, r0
    8a48:	51011300 	mrspl	r1, SP_irq
    8a4c:	01133101 	tsteq	r3, r1, lsl #2
    8a50:	00310150 	eorseq	r0, r1, r0, asr r1
    8a54:	002c8e14 	eoreq	r8, ip, r4, lsl lr
    8a58:	00073308 	andeq	r3, r7, r8, lsl #6
    8a5c:	51011300 	mrspl	r1, SP_irq
    8a60:	01133001 	tsteq	r3, r1
    8a64:	00310150 	eorseq	r0, r1, r0, asr r1
    8a68:	12cd1000 	sbcne	r1, sp, #0
    8a6c:	7c010000 	stcvc	0, cr0, [r1], {-0}
    8a70:	08002c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp, sp}
    8a74:	0000009c 	muleq	r0, ip, r0
    8a78:	03e19c01 	mvneq	r9, #256	; 0x100
    8a7c:	2a160000 	bcs	588a84 <__Stack_Size+0x588684>
    8a80:	0100002c 	tsteq	r0, ip, lsr #32
    8a84:	00030d7c 	andeq	r0, r3, ip, ror sp
    8a88:	11500100 	cmpne	r0, r0, lsl #2
    8a8c:	00002c30 	andeq	r2, r0, r0, lsr ip
    8a90:	03e17c01 	mvneq	r7, #256	; 0x100
    8a94:	21ef0000 	mvncs	r0, r0
    8a98:	96170000 	ldrls	r0, [r7], -r0
    8a9c:	0100002b 	tsteq	r0, fp, lsr #32
    8aa0:	00003a7e 	andeq	r3, r0, lr, ror sl
    8aa4:	00221000 	eoreq	r1, r2, r0
    8aa8:	2bdf1700 	blcs	ff7ce6b0 <SCS_BASE+0x1f7c06b0>
    8aac:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    8ab0:	0000003a 	andeq	r0, r0, sl, lsr r0
    8ab4:	0000223f 	andeq	r2, r0, pc, lsr r2
    8ab8:	002ada17 	eoreq	sp, sl, r7, lsl sl
    8abc:	3a7e0100 	bcc	1f88ec4 <__Stack_Size+0x1f88ac4>
    8ac0:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    8ac4:	18000022 	stmdane	r0, {r1, r5}
    8ac8:	00736f70 	rsbseq	r6, r3, r0, ror pc
    8acc:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    8ad0:	229f0000 	addscs	r0, pc, #0
    8ad4:	cf170000 	svcgt	0x00170000
    8ad8:	01000022 	tsteq	r0, r2, lsr #32
    8adc:	00003a7f 	andeq	r3, r0, pc, ror sl
    8ae0:	0022fd00 	eoreq	pc, r2, r0, lsl #26
    8ae4:	2b481700 	blcs	120e6ec <__Stack_Size+0x120e2ec>
    8ae8:	7f010000 	svcvc	0x00010000
    8aec:	0000003a 	andeq	r0, r0, sl, lsr r0
    8af0:	00002327 	andeq	r2, r0, r7, lsr #6
    8af4:	01041500 	tsteq	r4, r0, lsl #10
    8af8:	10000002 	andne	r0, r0, r2
    8afc:	0000159b 	muleq	r0, fp, r5
    8b00:	2d2ae501 	cfstr32cs	mvfx14, [sl, #-4]!
    8b04:	00100800 	andseq	r0, r0, r0, lsl #16
    8b08:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b0c:	0000040a 	andeq	r0, r0, sl, lsl #8
    8b10:	002c3016 	eoreq	r3, ip, r6, lsl r0
    8b14:	e1e50100 	mvn	r0, r0, lsl #2
    8b18:	01000003 	tsteq	r0, r3
    8b1c:	8b190050 	blhi	648c64 <__Stack_Size+0x648864>
    8b20:	01000010 	tsteq	r0, r0, lsl r0
    8b24:	00005ef6 	strdeq	r5, [r0], -r6
    8b28:	002d3a00 	eoreq	r3, sp, r0, lsl #20
    8b2c:	00000c08 	andeq	r0, r0, r8, lsl #24
    8b30:	4f9c0100 	svcmi	0x009c0100
    8b34:	11000004 	tstne	r0, r4
    8b38:	00002c2a 	andeq	r2, r0, sl, lsr #24
    8b3c:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    8b40:	238d0000 	orrcs	r0, sp, #0
    8b44:	a0160000 	andsge	r0, r6, r0
    8b48:	01000011 	tsteq	r0, r1, lsl r0
    8b4c:	00004cf6 	strdeq	r4, [r0], -r6
    8b50:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    8b54:	000023da 	ldrdeq	r2, [r0], -sl
    8b58:	005ef801 	subseq	pc, lr, r1, lsl #16
    8b5c:	23ae0000 			; <UNDEFINED> instruction: 0x23ae0000
    8b60:	1a000000 	bne	8b68 <__Stack_Size+0x8768>
    8b64:	00002bb1 			; <UNDEFINED> instruction: 0x00002bb1
    8b68:	4c011001 	stcmi	0, cr1, [r1], {1}
    8b6c:	46000000 	strmi	r0, [r0], -r0
    8b70:	0608002d 	streq	r0, [r8], -sp, lsr #32
    8b74:	01000000 	mrseq	r0, (UNDEF: 0)
    8b78:	00047a9c 	muleq	r4, ip, sl
    8b7c:	2c2a1b00 	stccs	11, cr1, [sl], #-0
    8b80:	10010000 	andne	r0, r1, r0
    8b84:	00030d01 	andeq	r0, r3, r1, lsl #26
    8b88:	0023d800 	eoreq	sp, r3, r0, lsl #16
    8b8c:	d31a0000 	tstle	sl, #0
    8b90:	0100000e 	tsteq	r0, lr
    8b94:	005e0121 	subseq	r0, lr, r1, lsr #2
    8b98:	2d4c0000 	stclcs	0, cr0, [ip, #-0]
    8b9c:	000c0800 	andeq	r0, ip, r0, lsl #16
    8ba0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ba4:	000004c3 	andeq	r0, r0, r3, asr #9
    8ba8:	002c2a1b 	eoreq	r2, ip, fp, lsl sl
    8bac:	01210100 	teqeq	r1, r0, lsl #2
    8bb0:	0000030d 	andeq	r0, r0, sp, lsl #6
    8bb4:	000023f9 	strdeq	r2, [r0], -r9
    8bb8:	0011a01c 	andseq	sl, r1, ip, lsl r0
    8bbc:	01210100 	teqeq	r1, r0, lsl #2
    8bc0:	0000004c 	andeq	r0, r0, ip, asr #32
    8bc4:	da1d5101 	ble	75cfd0 <__Stack_Size+0x75cbd0>
    8bc8:	01000023 	tsteq	r0, r3, lsr #32
    8bcc:	005e0123 	subseq	r0, lr, r3, lsr #2
    8bd0:	241a0000 	ldrcs	r0, [sl], #-0
    8bd4:	1a000000 	bne	8bdc <__Stack_Size+0x87dc>
    8bd8:	00002ae1 	andeq	r2, r0, r1, ror #21
    8bdc:	4c013b01 	stcmi	11, cr3, [r1], {1}
    8be0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    8be4:	0608002d 	streq	r0, [r8], -sp, lsr #32
    8be8:	01000000 	mrseq	r0, (UNDEF: 0)
    8bec:	0004ee9c 	muleq	r4, ip, lr
    8bf0:	2c2a1b00 	stccs	11, cr1, [sl], #-0
    8bf4:	3b010000 	blcc	48bfc <__Stack_Size+0x487fc>
    8bf8:	00030d01 	andeq	r0, r3, r1, lsl #26
    8bfc:	00244400 	eoreq	r4, r4, r0, lsl #8
    8c00:	ee1e0000 	cdp	0, 1, cr0, cr14, cr0, {0}
    8c04:	0100000a 	tsteq	r0, sl
    8c08:	2d5e014d 	ldfcse	f0, [lr, #-308]	; 0xfffffecc
    8c0c:	00040800 	andeq	r0, r4, r0, lsl #16
    8c10:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c14:	00000521 	andeq	r0, r0, r1, lsr #10
    8c18:	002c2a1c 	eoreq	r2, ip, ip, lsl sl
    8c1c:	014d0100 	mrseq	r0, (UNDEF: 93)
    8c20:	0000030d 	andeq	r0, r0, sp, lsl #6
    8c24:	a01c5001 	andsge	r5, ip, r1
    8c28:	01000011 	tsteq	r0, r1, lsl r0
    8c2c:	004c014d 	subeq	r0, ip, sp, asr #2
    8c30:	51010000 	mrspl	r0, (UNDEF: 1)
    8c34:	0ad41e00 	beq	ff51043c <SCS_BASE+0x1f50243c>
    8c38:	60010000 	andvs	r0, r1, r0
    8c3c:	002d6201 	eoreq	r6, sp, r1, lsl #4
    8c40:	00000408 	andeq	r0, r0, r8, lsl #8
    8c44:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    8c48:	1c000005 	stcne	0, cr0, [r0], {5}
    8c4c:	00002c2a 	andeq	r2, r0, sl, lsr #24
    8c50:	0d016001 	stceq	0, cr6, [r1, #-4]
    8c54:	01000003 	tsteq	r0, r3
    8c58:	11a01c50 	asrne	r1, r0, ip
    8c5c:	60010000 	andvs	r0, r1, r0
    8c60:	00004c01 	andeq	r4, r0, r1, lsl #24
    8c64:	00510100 	subseq	r0, r1, r0, lsl #2
    8c68:	002b101e 	eoreq	r1, fp, lr, lsl r0
    8c6c:	01760100 	cmneq	r6, r0, lsl #2
    8c70:	08002d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, sp}
    8c74:	0000000a 	andeq	r0, r0, sl
    8c78:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    8c7c:	2a1c0000 	bcs	708c84 <__Stack_Size+0x708884>
    8c80:	0100002c 	tsteq	r0, ip, lsr #32
    8c84:	030d0176 	movweq	r0, #53622	; 0xd176
    8c88:	50010000 	andpl	r0, r1, r0
    8c8c:	0011a01c 	andseq	sl, r1, ip, lsl r0
    8c90:	01760100 	cmneq	r6, r0, lsl #2
    8c94:	0000004c 	andeq	r0, r0, ip, asr #32
    8c98:	091c5101 	ldmdbeq	ip, {r0, r8, ip, lr}
    8c9c:	0100002b 	tsteq	r0, fp, lsr #32
    8ca0:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    8ca4:	52010000 	andpl	r0, r1, #0
    8ca8:	2bea1e00 	blcs	ffa904b0 <SCS_BASE+0x1fa824b0>
    8cac:	90010000 	andls	r0, r1, r0
    8cb0:	002d7001 	eoreq	r7, sp, r1
    8cb4:	00000408 	andeq	r0, r0, r8, lsl #8
    8cb8:	c89c0100 	ldmgt	ip, {r8}
    8cbc:	1c000005 	stcne	0, cr0, [r0], {5}
    8cc0:	00002c2a 	andeq	r2, r0, sl, lsr #24
    8cc4:	0d019001 	stceq	0, cr9, [r1, #-4]
    8cc8:	01000003 	tsteq	r0, r3
    8ccc:	2b8e1c50 	blcs	fe38fe14 <SCS_BASE+0x1e381e14>
    8cd0:	90010000 	andls	r0, r1, r0
    8cd4:	00004c01 	andeq	r4, r0, r1, lsl #24
    8cd8:	00510100 	subseq	r0, r1, r0, lsl #2
    8cdc:	002bcc1e 	eoreq	ip, fp, lr, lsl ip
    8ce0:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    8ce4:	08002d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, sp}
    8ce8:	00000010 	andeq	r0, r0, r0, lsl r0
    8cec:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    8cf0:	2a1c0000 	bcs	708cf8 <__Stack_Size+0x7088f8>
    8cf4:	0100002c 	tsteq	r0, ip, lsr #32
    8cf8:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    8cfc:	50010000 	andpl	r0, r1, r0
    8d00:	0011a01c 	andseq	sl, r1, ip, lsl r0
    8d04:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    8d08:	0000004c 	andeq	r0, r0, ip, asr #32
    8d0c:	741f5101 	ldrvc	r5, [pc], #-257	; 8d14 <__Stack_Size+0x8914>
    8d10:	0100706d 	tsteq	r0, sp, rrx
    8d14:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    8d18:	24650000 	strbtcs	r0, [r5], #-0
    8d1c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8d20:	00002b6c 	andeq	r2, r0, ip, ror #22
    8d24:	8401c301 	strhi	ip, [r1], #-769	; 0x301
    8d28:	1c08002d 	stcne	0, cr0, [r8], {45}	; 0x2d
    8d2c:	01000000 	mrseq	r0, (UNDEF: 0)
    8d30:	0006529c 	muleq	r6, ip, r2
    8d34:	2b501b00 	blcs	140f93c <__Stack_Size+0x140f53c>
    8d38:	c3010000 	movwgt	r0, #4096	; 0x1000
    8d3c:	00005e01 	andeq	r5, r0, r1, lsl #28
    8d40:	00248600 	eoreq	r8, r4, r0, lsl #12
    8d44:	2ba21b00 	blcs	fe88f94c <SCS_BASE+0x1e88194c>
    8d48:	c3010000 	movwgt	r0, #4096	; 0x1000
    8d4c:	00005e01 	andeq	r5, r0, r1, lsl #28
    8d50:	0024a700 	eoreq	sl, r4, r0, lsl #14
    8d54:	22cf1d00 	sbccs	r1, pc, #0, 26
    8d58:	c5010000 	strgt	r0, [r1, #-0]
    8d5c:	00003a01 	andeq	r3, r0, r1, lsl #20
    8d60:	0024c800 	eoreq	ip, r4, r0, lsl #16
    8d64:	f51e0000 			; <UNDEFINED> instruction: 0xf51e0000
    8d68:	0100002a 	tsteq	r0, sl, lsr #32
    8d6c:	2da001dc 	stfcss	f0, [r0, #880]!	; 0x370
    8d70:	000c0800 	andeq	r0, ip, r0, lsl #16
    8d74:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d78:	00000677 	andeq	r0, r0, r7, ror r6
    8d7c:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    8d80:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    8d84:	00000094 	muleq	r0, r4, r0
    8d88:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    8d8c:	00001253 	andeq	r1, r0, r3, asr r2
    8d90:	ac020701 	stcge	7, cr0, [r2], {1}
    8d94:	5408002d 	strpl	r0, [r8], #-45	; 0x2d
    8d98:	01000000 	mrseq	r0, (UNDEF: 0)
    8d9c:	0006ec9c 	muleq	r6, ip, ip
    8da0:	2b831b00 	blcs	fe0cf9a8 <SCS_BASE+0x1e0c19a8>
    8da4:	07010000 	streq	r0, [r1, -r0]
    8da8:	00003a02 	andeq	r3, r0, r2, lsl #20
    8dac:	00250000 	eoreq	r0, r5, r0
    8db0:	10ec1c00 	rscne	r1, ip, r0, lsl #24
    8db4:	07010000 	streq	r0, [r1, -r0]
    8db8:	00009402 	andeq	r9, r0, r2, lsl #8
    8dbc:	1f510100 	svcne	0x00510100
    8dc0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    8dc4:	3a020901 	bcc	8b1d0 <__Stack_Size+0x8add0>
    8dc8:	21000000 	mrscs	r0, (UNDEF: 0)
    8dcc:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8dd0:	00002bf5 	strdeq	r2, [r0], -r5
    8dd4:	3a020901 	bcc	8b1e0 <__Stack_Size+0x8ade0>
    8dd8:	52000000 	andpl	r0, r0, #0
    8ddc:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8de0:	000022cf 	andeq	r2, r0, pc, asr #5
    8de4:	3a020901 	bcc	8b1f0 <__Stack_Size+0x8adf0>
    8de8:	7b000000 	blvc	8df0 <__Stack_Size+0x89f0>
    8dec:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8df0:	00002bc4 	andeq	r2, r0, r4, asr #23
    8df4:	3a020901 	bcc	8b200 <__Stack_Size+0x8ae00>
    8df8:	9a000000 	bls	8e00 <__Stack_Size+0x8a00>
    8dfc:	00000025 	andeq	r0, r0, r5, lsr #32
    8e00:	002bfa1e 	eoreq	pc, fp, lr, lsl sl	; <UNPREDICTABLE>
    8e04:	02390100 	eorseq	r0, r9, #0, 2
    8e08:	08002e00 	stmdaeq	r0, {r9, sl, fp, sp}
    8e0c:	0000002a 	andeq	r0, r0, sl, lsr #32
    8e10:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    8e14:	501b0000 	andspl	r0, fp, r0
    8e18:	0100002b 	tsteq	r0, fp, lsr #32
    8e1c:	005e0239 	subseq	r0, lr, r9, lsr r2
    8e20:	25d50000 	ldrbcs	r0, [r5]
    8e24:	a21b0000 	andsge	r0, fp, #0
    8e28:	0100002b 	tsteq	r0, fp, lsr #32
    8e2c:	005e0239 	subseq	r0, lr, r9, lsr r2
    8e30:	25f60000 	ldrbcs	r0, [r6, #0]!
    8e34:	741f0000 	ldrvc	r0, [pc], #-0	; 8e3c <__Stack_Size+0x8a3c>
    8e38:	0100706d 	tsteq	r0, sp, rrx
    8e3c:	003a023b 	eorseq	r0, sl, fp, lsr r2
    8e40:	26170000 	ldrcs	r0, [r7], -r0
    8e44:	20000000 	andcs	r0, r0, r0
    8e48:	000023b3 			; <UNDEFINED> instruction: 0x000023b3
    8e4c:	21011405 	tstcs	r1, r5, lsl #8
    8e50:	0000003a 	andeq	r0, r0, sl, lsr r0
    8e54:	00009421 	andeq	r9, r0, r1, lsr #8
    8e58:	64000000 	strvs	r0, [r0], #-0
    8e5c:	04000009 	streq	r0, [r0], #-9
    8e60:	0020aa00 	eoreq	sl, r0, r0, lsl #20
    8e64:	9e010400 	cfcpysls	mvf0, mvf1
    8e68:	01000001 	tsteq	r0, r1
    8e6c:	00002d3c 	andeq	r2, r0, ip, lsr sp
    8e70:	000007e4 	andeq	r0, r0, r4, ror #15
    8e74:	08002e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, sp}
    8e78:	00000314 	andeq	r0, r0, r4, lsl r3
    8e7c:	00001c58 	andeq	r1, r0, r8, asr ip
    8e80:	c1050402 	tstgt	r5, r2, lsl #8
    8e84:	02000005 	andeq	r0, r0, #5
    8e88:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    8e8c:	01020000 	mrseq	r0, (UNDEF: 2)
    8e90:	00068a06 	andeq	r8, r6, r6, lsl #20
    8e94:	33750300 	cmncc	r5, #0, 6
    8e98:	27020032 	smladxcs	r2, r2, r0, r0
    8e9c:	00000045 	andeq	r0, r0, r5, asr #32
    8ea0:	23070402 	movwcs	r0, #29698	; 0x7402
    8ea4:	03000006 	movweq	r0, #6
    8ea8:	00363175 	eorseq	r3, r6, r5, ror r1
    8eac:	00572802 	subseq	r2, r7, r2, lsl #16
    8eb0:	02020000 	andeq	r0, r2, #0
    8eb4:	00076c07 	andeq	r6, r7, r7, lsl #24
    8eb8:	38750300 	ldmdacc	r5!, {r8, r9}^
    8ebc:	68290200 	stmdavs	r9!, {r9}
    8ec0:	02000000 	andeq	r0, r0, #0
    8ec4:	06880801 	streq	r0, [r8], r1, lsl #16
    8ec8:	50040000 	andpl	r0, r4, r0
    8ecc:	0200000a 	andeq	r0, r0, #10
    8ed0:	00007a2f 	andeq	r7, r0, pc, lsr #20
    8ed4:	00450500 	subeq	r0, r5, r0, lsl #10
    8ed8:	cd040000 	stcgt	0, cr0, [r4, #-0]
    8edc:	0200002f 	andeq	r0, r0, #47	; 0x2f
    8ee0:	00008a33 	andeq	r8, r0, r3, lsr sl
    8ee4:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    8ee8:	01070000 	mrseq	r0, (UNDEF: 7)
    8eec:	00a43902 	adceq	r3, r4, r2, lsl #18
    8ef0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    8ef4:	0000000c 	andeq	r0, r0, ip
    8ef8:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    8efc:	04000100 	streq	r0, [r0], #-256	; 0x100
    8f00:	0000320b 	andeq	r3, r0, fp, lsl #4
    8f04:	008f3902 	addeq	r3, pc, r2, lsl #18
    8f08:	01070000 	mrseq	r0, (UNDEF: 7)
    8f0c:	00c43b02 	sbceq	r3, r4, r2, lsl #22
    8f10:	d4080000 	strle	r0, [r8], #-0
    8f14:	0000000d 	andeq	r0, r0, sp
    8f18:	00200608 	eoreq	r0, r0, r8, lsl #12
    8f1c:	04000100 	streq	r0, [r0], #-256	; 0x100
    8f20:	00000c0f 	andeq	r0, r0, pc, lsl #24
    8f24:	00af3b02 	adceq	r3, pc, r2, lsl #22
    8f28:	04020000 	streq	r0, [r2], #-0
    8f2c:	00061a07 	andeq	r1, r6, r7, lsl #20
    8f30:	033c0a00 	teqeq	ip, #0, 20
    8f34:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    8f38:	0b000001 	bleq	8f44 <__Stack_Size+0x8b44>
    8f3c:	00002f53 	andeq	r2, r0, r3, asr pc
    8f40:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    8f44:	00000001 	andeq	r0, r0, r1
    8f48:	00054c0b 	andeq	r4, r5, fp, lsl #24
    8f4c:	01840300 	orreq	r0, r4, r0, lsl #6
    8f50:	0000018c 	andeq	r0, r0, ip, lsl #3
    8f54:	2f170b08 	svccs	0x00170b08
    8f58:	85030000 	strhi	r0, [r3, #-0]
    8f5c:	00019c01 	andeq	r9, r1, r1, lsl #24
    8f60:	c40b8000 	strgt	r8, [fp], #-0
    8f64:	0300002d 	movweq	r0, #45	; 0x2d
    8f68:	018c0186 	orreq	r0, ip, r6, lsl #3
    8f6c:	0c880000 	stceq	0, cr0, [r8], {0}
    8f70:	00002f2d 	andeq	r2, r0, sp, lsr #30
    8f74:	a1018703 	tstge	r1, r3, lsl #14
    8f78:	00000001 	andeq	r0, r0, r1
    8f7c:	05600c01 	strbeq	r0, [r0, #-3073]!	; 0xc01
    8f80:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    8f84:	00018c01 	andeq	r8, r1, r1, lsl #24
    8f88:	0c010800 	stceq	8, cr0, [r1], {-0}
    8f8c:	00002e7f 	andeq	r2, r0, pc, ror lr
    8f90:	a6018903 	strge	r8, [r1], -r3, lsl #18
    8f94:	80000001 	andhi	r0, r0, r1
    8f98:	056a0c01 	strbeq	r0, [sl, #-3073]!	; 0xc01
    8f9c:	8a030000 	bhi	c8fa4 <__Stack_Size+0xc8ba4>
    8fa0:	00018c01 	andeq	r8, r1, r1, lsl #24
    8fa4:	0c018800 	stceq	8, cr8, [r1], {-0}
    8fa8:	00002c55 	andeq	r2, r0, r5, asr ip
    8fac:	ab018b03 	blge	6bbc0 <__Stack_Size+0x6b7c0>
    8fb0:	00000001 	andeq	r0, r0, r1
    8fb4:	05740c02 	ldrbeq	r0, [r4, #-3074]!	; 0xc02
    8fb8:	8c030000 	stchi	0, cr0, [r3], {-0}
    8fbc:	0001b001 	andeq	fp, r1, r1
    8fc0:	0d020800 	stceq	8, cr0, [r2, #-0]
    8fc4:	00525049 	subseq	r5, r2, r9, asr #32
    8fc8:	d0018d03 	andle	r8, r1, r3, lsl #26
    8fcc:	00000001 	andeq	r0, r0, r1
    8fd0:	6f0e0003 	svcvs	0x000e0003
    8fd4:	87000000 	strhi	r0, [r0, -r0]
    8fd8:	0f000001 	svceq	0x00000001
    8fdc:	000000cf 	andeq	r0, r0, pc, asr #1
    8fe0:	77050001 	strvc	r0, [r5, -r1]
    8fe4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    8fe8:	0000003a 	andeq	r0, r0, sl, lsr r0
    8fec:	0000019c 	muleq	r0, ip, r1
    8ff0:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    8ff4:	05001d00 	streq	r1, [r0, #-3328]	; 0xd00
    8ff8:	00000177 	andeq	r0, r0, r7, ror r1
    8ffc:	00017705 	andeq	r7, r1, r5, lsl #14
    9000:	01770500 	cmneq	r7, r0, lsl #10
    9004:	77050000 	strvc	r0, [r5, -r0]
    9008:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    900c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9010:	000001c0 	andeq	r0, r0, r0, asr #3
    9014:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    9018:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    901c:	0000006f 	andeq	r0, r0, pc, rrx
    9020:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9024:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    9028:	05000e00 	streq	r0, [r0, #-3584]	; 0xe00
    902c:	000001c0 	andeq	r0, r0, r0, asr #3
    9030:	002e9f10 	eoreq	r9, lr, r0, lsl pc
    9034:	018e0300 	orreq	r0, lr, r0, lsl #6
    9038:	000000d6 	ldrdeq	r0, [r0], -r6
    903c:	90034011 	andls	r4, r3, r1, lsl r0
    9040:	0002a101 	andeq	sl, r2, r1, lsl #2
    9044:	2d670b00 	vstmdbcs	r7!, {d16-d15}
    9048:	92030000 	andls	r0, r3, #0
    904c:	00007f01 	andeq	r7, r0, r1, lsl #30
    9050:	bf0b0000 	svclt	0x000b0000
    9054:	0300002d 	movweq	r0, #45	; 0x2d
    9058:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    905c:	0b040000 	bleq	109064 <__Stack_Size+0x108c64>
    9060:	00002f28 	andeq	r2, r0, r8, lsr #30
    9064:	6f019403 	svcvs	0x00019403
    9068:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    906c:	002e790b 	eoreq	r7, lr, fp, lsl #18
    9070:	01950300 	orrseq	r0, r5, r0, lsl #6
    9074:	0000006f 	andeq	r0, r0, pc, rrx
    9078:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    907c:	96030052 			; <UNDEFINED> instruction: 0x96030052
    9080:	00006f01 	andeq	r6, r0, r1, lsl #30
    9084:	43121000 	tstmi	r2, #0
    9088:	03005243 	movweq	r5, #579	; 0x243
    908c:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    9090:	0b140000 	bleq	509098 <__Stack_Size+0x508c98>
    9094:	00002e94 	muleq	r0, r4, lr
    9098:	b1019803 	tstlt	r1, r3, lsl #16
    909c:	18000002 	stmdane	r0, {r1}
    90a0:	002e990b 	eoreq	r9, lr, fp, lsl #18
    90a4:	01990300 	orrseq	r0, r9, r0, lsl #6
    90a8:	0000006f 	andeq	r0, r0, pc, rrx
    90ac:	2e540b24 	vnmlscs.f64	d16, d4, d20
    90b0:	9a030000 	bls	c90b8 <__Stack_Size+0xc8cb8>
    90b4:	00006f01 	andeq	r6, r0, r1, lsl #30
    90b8:	370b2800 	strcc	r2, [fp, -r0, lsl #16]
    90bc:	0300002f 	movweq	r0, #47	; 0x2f
    90c0:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    90c4:	0b2c0000 	bleq	b090cc <__Stack_Size+0xb08ccc>
    90c8:	00002f32 	andeq	r2, r0, r2, lsr pc
    90cc:	6f019c03 	svcvs	0x00019c03
    90d0:	30000000 	andcc	r0, r0, r0
    90d4:	002ecd0b 	eoreq	ip, lr, fp, lsl #26
    90d8:	019d0300 	orrseq	r0, sp, r0, lsl #6
    90dc:	0000006f 	andeq	r0, r0, pc, rrx
    90e0:	2e2b0b34 	vmovcs.16	d11[2], r0
    90e4:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    90e8:	00006f01 	andeq	r6, r0, r1, lsl #30
    90ec:	4e0b3800 	cdpmi	8, 0, cr3, cr11, cr0, {0}
    90f0:	0300002f 	movweq	r0, #47	; 0x2f
    90f4:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    90f8:	003c0000 	eorseq	r0, ip, r0
    90fc:	00006f0e 	andeq	r6, r0, lr, lsl #30
    9100:	0002b100 	andeq	fp, r2, r0, lsl #2
    9104:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    9108:	00020000 	andeq	r0, r2, r0
    910c:	0002a105 	andeq	sl, r2, r5, lsl #2
    9110:	2f741000 	svccs	0x00741000
    9114:	a0030000 	andge	r0, r3, r0
    9118:	0001e101 	andeq	lr, r1, r1, lsl #2
    911c:	04041300 	streq	r1, [r4], #-768	; 0x300
    9120:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    9124:	16be1400 	ldrtne	r1, [lr], r0, lsl #8
    9128:	1c040000 	stcne	0, cr0, [r4], {-0}
    912c:	0000005e 	andeq	r0, r0, lr, asr r0
    9130:	1a061400 	bne	18e138 <__Stack_Size+0x18dd38>
    9134:	1d040000 	stcne	0, cr0, [r4, #-0]
    9138:	0000005e 	andeq	r0, r0, lr, asr r0
    913c:	19441401 	stmdbne	r4, {r0, sl, ip}^
    9140:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    9144:	0000005e 	andeq	r0, r0, lr, asr r0
    9148:	144a1402 	strbne	r1, [sl], #-1026	; 0x402
    914c:	1f040000 	svcne	0x00040000
    9150:	000000c4 	andeq	r0, r0, r4, asr #1
    9154:	86040003 	strhi	r0, [r4], -r3
    9158:	04000013 	streq	r0, [r0], #-19
    915c:	0002c220 	andeq	ip, r2, r0, lsr #4
    9160:	30961500 	addscc	r1, r6, r0, lsl #10
    9164:	24010000 	strcs	r0, [r1], #-0
    9168:	08002e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, sp}
    916c:	00000034 	andeq	r0, r0, r4, lsr r0
    9170:	032b9c01 	teqeq	fp, #256	; 0x100
    9174:	4c160000 	ldcmi	0, cr0, [r6], {-0}
    9178:	0100001d 	tsteq	r0, sp, lsl r0
    917c:	00003a26 	andeq	r3, r0, r6, lsr #20
    9180:	00265400 	eoreq	r5, r6, r0, lsl #8
    9184:	23150000 	tstcs	r5, #0
    9188:	01000030 	tsteq	r0, r0, lsr r0
    918c:	002e603b 	eoreq	r6, lr, fp, lsr r0
    9190:	00003008 	andeq	r3, r0, r8
    9194:	509c0100 	addspl	r0, ip, r0, lsl #2
    9198:	16000003 	strne	r0, [r0], -r3
    919c:	00001d4c 	andeq	r1, r0, ip, asr #26
    91a0:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    91a4:	26730000 	ldrbtcs	r0, [r3], -r0
    91a8:	15000000 	strne	r0, [r0, #-0]
    91ac:	000019bb 			; <UNDEFINED> instruction: 0x000019bb
    91b0:	2e906101 	fmlcss	f6, f0, f1
    91b4:	00140800 	andseq	r0, r4, r0, lsl #16
    91b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    91bc:	00000375 	andeq	r0, r0, r5, ror r3
    91c0:	002d6d17 	eoreq	r6, sp, r7, lsl sp
    91c4:	3a610100 	bcc	18495cc <__Stack_Size+0x18491cc>
    91c8:	ab000000 	blge	91d0 <__Stack_Size+0x8dd0>
    91cc:	00000026 	andeq	r0, r0, r6, lsr #32
    91d0:	0016f615 	andseq	pc, r6, r5, lsl r6	; <UNPREDICTABLE>
    91d4:	a4740100 	ldrbtge	r0, [r4], #-256	; 0x100
    91d8:	8408002e 	strhi	r0, [r8], #-46	; 0x2e
    91dc:	01000000 	mrseq	r0, (UNDEF: 0)
    91e0:	0003e39c 	muleq	r3, ip, r3
    91e4:	2c791800 	ldclcs	8, cr1, [r9], #-0
    91e8:	74010000 	strvc	r0, [r1], #-0
    91ec:	000003e3 	andeq	r0, r0, r3, ror #7
    91f0:	1c165001 	ldcne	0, cr5, [r6], {1}
    91f4:	0100002f 	tsteq	r0, pc, lsr #32
    91f8:	00003a76 	andeq	r3, r0, r6, ror sl
    91fc:	0026cc00 	eoreq	ip, r6, r0, lsl #24
    9200:	22cf1600 	sbccs	r1, pc, #0, 12
    9204:	76010000 	strvc	r0, [r1], -r0
    9208:	0000003a 	andeq	r0, r0, sl, lsr r0
    920c:	00002728 	andeq	r2, r0, r8, lsr #14
    9210:	002bc416 	eoreq	ip, fp, r6, lsl r4
    9214:	3a760100 	bcc	1d8961c <__Stack_Size+0x1d8921c>
    9218:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    921c:	16000027 	strne	r0, [r0], -r7, lsr #32
    9220:	00002ce8 	andeq	r2, r0, r8, ror #25
    9224:	003a7701 	eorseq	r7, sl, r1, lsl #14
    9228:	27990000 	ldrcs	r0, [r9, r0]
    922c:	d3160000 	tstle	r6, #0
    9230:	0100002e 	tsteq	r0, lr, lsr #32
    9234:	00003a77 	andeq	r3, r0, r7, ror sl
    9238:	0027e200 	eoreq	lr, r7, r0, lsl #4
    923c:	04190000 	ldreq	r0, [r9], #-0
    9240:	000002fb 	strdeq	r0, [r0], -fp
    9244:	002f0715 	eoreq	r0, pc, r5, lsl r7	; <UNPREDICTABLE>
    9248:	28a80100 	stmiacs	r8!, {r8}
    924c:	0c08002f 	stceq	0, cr0, [r8], {47}	; 0x2f
    9250:	01000000 	mrseq	r0, (UNDEF: 0)
    9254:	00040c9c 	muleq	r4, ip, ip
    9258:	2c791800 	ldclcs	8, cr1, [r9], #-0
    925c:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    9260:	000003e3 	andeq	r0, r0, r3, ror #7
    9264:	15005001 	strne	r5, [r0, #-1]
    9268:	00002cd8 	ldrdeq	r2, [r0], -r8
    926c:	2f34b801 	svccs	0x0034b801
    9270:	00040800 	andeq	r0, r4, r0, lsl #16
    9274:	9c010000 	stcls	0, cr0, [r1], {-0}
    9278:	0000042b 	andeq	r0, r0, fp, lsr #8
    927c:	002f381a 	eoreq	r3, pc, sl, lsl r8	; <UNPREDICTABLE>
    9280:	00092f08 	andeq	r2, r9, r8, lsl #30
    9284:	ef150000 	svc	0x00150000
    9288:	0100002c 	tsteq	r0, ip, lsr #32
    928c:	002f38c4 	eoreq	r3, pc, r4, asr #17
    9290:	00000408 	andeq	r0, r0, r8, lsl #8
    9294:	4a9c0100 	bmi	fe70969c <SCS_BASE+0x1e6fb69c>
    9298:	1a000004 	bne	92b0 <__Stack_Size+0x8eb0>
    929c:	08002f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp}
    92a0:	00000936 	andeq	r0, r0, r6, lsr r9
    92a4:	2f3c1500 	svccs	0x003c1500
    92a8:	d0010000 	andle	r0, r1, r0
    92ac:	08002f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp}
    92b0:	00000004 	andeq	r0, r0, r4
    92b4:	04699c01 	strbteq	r9, [r9], #-3073	; 0xc01
    92b8:	401a0000 	andsmi	r0, sl, r0
    92bc:	3d08002f 	stccc	0, cr0, [r8, #-188]	; 0xffffff44
    92c0:	00000009 	andeq	r0, r0, r9
    92c4:	002d8015 	eoreq	r8, sp, r5, lsl r0
    92c8:	40dc0100 	sbcsmi	r0, ip, r0, lsl #2
    92cc:	0408002f 	streq	r0, [r8], #-47	; 0x2f
    92d0:	01000000 	mrseq	r0, (UNDEF: 0)
    92d4:	0004889c 	muleq	r4, ip, r8
    92d8:	2f441a00 	svccs	0x00441a00
    92dc:	09440800 	stmdbeq	r4, {fp}^
    92e0:	15000000 	strne	r0, [r0, #-0]
    92e4:	00002e18 	andeq	r2, r0, r8, lsl lr
    92e8:	2f44ea01 	svccs	0x0044ea01
    92ec:	00060800 	andeq	r0, r6, r0, lsl #16
    92f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    92f4:	000004c0 	andeq	r0, r0, r0, asr #9
    92f8:	00303217 	eorseq	r3, r0, r7, lsl r2
    92fc:	3aea0100 	bcc	ffa89704 <SCS_BASE+0x1fa7b704>
    9300:	1c000000 	stcne	0, cr0, [r0], {-0}
    9304:	1b000028 	blne	93ac <__Stack_Size+0x8fac>
    9308:	08002f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, sp}
    930c:	0000094b 	andeq	r0, r0, fp, asr #18
    9310:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    9314:	345001f3 	ldrbcc	r0, [r0], #-499	; 0x1f3
    9318:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    931c:	00002eac 	andeq	r2, r0, ip, lsr #29
    9320:	003af901 	eorseq	pc, sl, r1, lsl #18
    9324:	2f4a0000 	svccs	0x004a0000
    9328:	00040800 	andeq	r0, r4, r0, lsl #16
    932c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9330:	000004e3 	andeq	r0, r0, r3, ror #9
    9334:	002f4e1a 	eoreq	r4, pc, sl, lsl lr	; <UNPREDICTABLE>
    9338:	00095c08 	andeq	r5, r9, r8, lsl #24
    933c:	891e0000 	ldmdbhi	lr, {}	; <UNPREDICTABLE>
    9340:	0100002c 	tsteq	r0, ip, lsr #32
    9344:	004c0105 	subeq	r0, ip, r5, lsl #2
    9348:	2f4e0000 	svccs	0x004e0000
    934c:	000e0800 	andeq	r0, lr, r0, lsl #16
    9350:	9c010000 	stcls	0, cr0, [r1], {-0}
    9354:	0030001f 	eorseq	r0, r0, pc, lsl r0
    9358:	01120100 	tsteq	r2, r0, lsl #2
    935c:	000000a4 	andeq	r0, r0, r4, lsr #1
    9360:	08002f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp}
    9364:	00000020 	andeq	r0, r0, r0, lsr #32
    9368:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xc01
    936c:	be200000 	cdplt	0, 2, cr0, cr0, cr0, {0}
    9370:	01000016 	tsteq	r0, r6, lsl r0
    9374:	005e0112 	subseq	r0, lr, r2, lsl r1
    9378:	283d0000 	ldmdacs	sp!, {}	; <UNPREDICTABLE>
    937c:	a2210000 	eorge	r0, r1, #0
    9380:	01000030 	tsteq	r0, r0, lsr r0
    9384:	00a40114 	adceq	r0, r4, r4, lsl r1
    9388:	285e0000 	ldmdacs	lr, {}^	; <UNPREDICTABLE>
    938c:	74220000 	strtvc	r0, [r2], #-0
    9390:	0100706d 	tsteq	r0, sp, rrx
    9394:	003a0115 	eorseq	r0, sl, r5, lsl r1
    9398:	28850000 	stmcs	r5, {}	; <UNPREDICTABLE>
    939c:	23000000 	movwcs	r0, #0
    93a0:	00002e30 	andeq	r2, r0, r0, lsr lr
    93a4:	7c012e01 	stcvc	14, cr2, [r1], {1}
    93a8:	0c08002f 	stceq	0, cr0, [r8], {47}	; 0x2f
    93ac:	01000000 	mrseq	r0, (UNDEF: 0)
    93b0:	0005699c 	muleq	r5, ip, r9
    93b4:	16be2400 	ldrtne	r2, [lr], r0, lsl #8
    93b8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    93bc:	00005e01 	andeq	r5, r0, r1, lsl #28
    93c0:	00500100 	subseq	r0, r0, r0, lsl #2
    93c4:	002c5a23 	eoreq	r5, ip, r3, lsr #20
    93c8:	013d0100 	teqeq	sp, r0, lsl #2
    93cc:	08002f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, sp}
    93d0:	00000018 	andeq	r0, r0, r8, lsl r0
    93d4:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    93d8:	be200000 	cdplt	0, 2, cr0, cr0, cr0, {0}
    93dc:	01000016 	tsteq	r0, r6, lsl r0
    93e0:	005e013d 	subseq	r0, lr, sp, lsr r1
    93e4:	28a40000 	stmiacs	r4!, {}	; <UNPREDICTABLE>
    93e8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    93ec:	00002d94 	muleq	r0, r4, sp
    93f0:	4c014d01 	stcmi	13, cr4, [r1], {1}
    93f4:	a0000000 	andge	r0, r0, r0
    93f8:	1008002f 	andne	r0, r8, pc, lsr #32
    93fc:	01000000 	mrseq	r0, (UNDEF: 0)
    9400:	30741f9c 			; <UNDEFINED> instruction: 0x30741f9c
    9404:	5a010000 	bpl	4940c <__Stack_Size+0x4900c>
    9408:	0000a401 	andeq	sl, r0, r1, lsl #8
    940c:	002fb000 	eoreq	fp, pc, r0
    9410:	00002008 	andeq	r2, r0, r8
    9414:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    9418:	20000005 	andcs	r0, r0, r5
    941c:	000016be 			; <UNDEFINED> instruction: 0x000016be
    9420:	5e015a01 	vmlapl.f32	s10, s2, s2
    9424:	c5000000 	strgt	r0, [r0, #-0]
    9428:	21000028 	tstcs	r0, r8, lsr #32
    942c:	0000304b 	andeq	r3, r0, fp, asr #32
    9430:	a4015c01 	strge	r5, [r1], #-3073	; 0xc01
    9434:	e6000000 	str	r0, [r0], -r0
    9438:	22000028 	andcs	r0, r0, #40	; 0x28
    943c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    9440:	3a015d01 	bcc	6084c <__Stack_Size+0x6044c>
    9444:	0d000000 	stceq	0, cr0, [r0, #-0]
    9448:	00000029 	andeq	r0, r0, r9, lsr #32
    944c:	002d5f1e 	eoreq	r5, sp, lr, lsl pc
    9450:	01770100 	cmneq	r7, r0, lsl #2
    9454:	0000003a 	andeq	r0, r0, sl, lsr r0
    9458:	08002fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp, sp}
    945c:	0000000c 	andeq	r0, r0, ip
    9460:	50239c01 	eorpl	r9, r3, r1, lsl #24
    9464:	01000015 	tsteq	r0, r5, lsl r0
    9468:	2fdc0189 	svccs	0x00dc0189
    946c:	00140800 	andseq	r0, r4, r0, lsl #16
    9470:	9c010000 	stcls	0, cr0, [r1], {-0}
    9474:	0000063e 	andeq	r0, r0, lr, lsr r6
    9478:	00303e20 	eorseq	r3, r0, r0, lsr #28
    947c:	01890100 	orreq	r0, r9, r0, lsl #2
    9480:	0000003a 	andeq	r0, r0, sl, lsr r0
    9484:	0000292c 	andeq	r2, r0, ip, lsr #18
    9488:	00231a20 	eoreq	r1, r3, r0, lsr #20
    948c:	01890100 	orreq	r0, r9, r0, lsl #2
    9490:	0000003a 	andeq	r0, r0, sl, lsr r0
    9494:	0000294d 	andeq	r2, r0, sp, asr #18
    9498:	0c582500 	cfldr64eq	mvdx2, [r8], {-0}
    949c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    94a0:	002ff001 	eoreq	pc, pc, r1
    94a4:	00001008 	andeq	r1, r0, r8
    94a8:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    94ac:	00002ddc 	ldrdeq	r2, [r0], -ip
    94b0:	0001a501 	andeq	sl, r1, r1, lsl #10
    94b4:	10080030 	andne	r0, r8, r0, lsr r0
    94b8:	01000000 	mrseq	r0, (UNDEF: 0)
    94bc:	2ef3239c 	mrccs	3, 7, r2, cr3, cr12, {4}
    94c0:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    94c4:	00301001 	eorseq	r1, r0, r1
    94c8:	00001808 	andeq	r1, r0, r8, lsl #16
    94cc:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    94d0:	20000006 	andcs	r0, r0, r6
    94d4:	00003067 	andeq	r3, r0, r7, rrx
    94d8:	5e01b801 	cdppl	8, 0, cr11, cr1, cr1, {0}
    94dc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    94e0:	24000029 	strcs	r0, [r0], #-41	; 0x29
    94e4:	000010ec 	andeq	r1, r0, ip, ror #1
    94e8:	c401b801 	strgt	fp, [r1], #-2049	; 0x801
    94ec:	01000000 	mrseq	r0, (UNDEF: 0)
    94f0:	da230051 	ble	8c963c <__Stack_Size+0x8c923c>
    94f4:	0100002e 	tsteq	r0, lr, lsr #32
    94f8:	302801d6 	ldrdcc	r0, [r8], -r6	; <UNPREDICTABLE>
    94fc:	00200800 	eoreq	r0, r0, r0, lsl #16
    9500:	9c010000 	stcls	0, cr0, [r1], {-0}
    9504:	000006de 	ldrdeq	r0, [r0], -lr
    9508:	002db120 	eoreq	fp, sp, r0, lsr #2
    950c:	01d60100 	bicseq	r0, r6, r0, lsl #2
    9510:	0000003a 	andeq	r0, r0, sl, lsr r0
    9514:	000029a8 	andeq	r2, r0, r8, lsr #19
    9518:	0010ec20 	andseq	lr, r0, r0, lsr #24
    951c:	01d60100 	bicseq	r0, r6, r0, lsl #2
    9520:	000000c4 	andeq	r0, r0, r4, asr #1
    9524:	000029c9 	andeq	r2, r0, r9, asr #19
    9528:	0022cf21 	eoreq	ip, r2, r1, lsr #30
    952c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    9530:	0000003a 	andeq	r0, r0, sl, lsr r0
    9534:	00002a03 	andeq	r2, r0, r3, lsl #20
    9538:	2d0e2300 	stccs	3, cr2, [lr, #-0]
    953c:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    9540:	00304801 	eorseq	r4, r0, r1, lsl #16
    9544:	00004c08 	andeq	r4, r0, r8, lsl #24
    9548:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    954c:	20000007 	andcs	r0, r0, r7
    9550:	00002db1 			; <UNDEFINED> instruction: 0x00002db1
    9554:	3a01fe01 	bcc	88d60 <__Stack_Size+0x88960>
    9558:	4b000000 	blmi	9560 <__Stack_Size+0x9160>
    955c:	2000002a 	andcs	r0, r0, sl, lsr #32
    9560:	00002fe0 	andeq	r2, r0, r0, ror #31
    9564:	5e01fe01 	cdppl	14, 0, cr15, cr1, cr1, {0}
    9568:	6c000000 	stcvs	0, cr0, [r0], {-0}
    956c:	2000002a 	andcs	r0, r0, sl, lsr #32
    9570:	00002cbf 			; <UNDEFINED> instruction: 0x00002cbf
    9574:	5e01ff01 	cdppl	15, 0, cr15, cr1, cr1, {0}
    9578:	8d000000 	stchi	0, cr0, [r0, #-0]
    957c:	2100002a 	tstcs	r0, sl, lsr #32
    9580:	00002bf5 	strdeq	r2, [r0], -r5
    9584:	3a020101 	bcc	89990 <__Stack_Size+0x89590>
    9588:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    958c:	2100002a 	tstcs	r0, sl, lsr #32
    9590:	00002f80 	andeq	r2, r0, r0, lsl #31
    9594:	3a020101 	bcc	899a0 <__Stack_Size+0x895a0>
    9598:	eb000000 	bl	95a0 <__Stack_Size+0x91a0>
    959c:	2100002a 	tstcs	r0, sl, lsr #32
    95a0:	0000305b 	andeq	r3, r0, fp, asr r0
    95a4:	3a020101 	bcc	899b0 <__Stack_Size+0x895b0>
    95a8:	1b000000 	blne	95b0 <__Stack_Size+0x91b0>
    95ac:	2100002b 	tstcs	r0, fp, lsr #32
    95b0:	00002f1c 	andeq	r2, r0, ip, lsl pc
    95b4:	3a020201 	bcc	89dc0 <__Stack_Size+0x899c0>
    95b8:	3f000000 	svccc	0x00000000
    95bc:	0000002b 	andeq	r0, r0, fp, lsr #32
    95c0:	002f851f 	eoreq	r8, pc, pc, lsl r5	; <UNPREDICTABLE>
    95c4:	02280100 	eoreq	r0, r8, #0, 2
    95c8:	000000a4 	andeq	r0, r0, r4, lsr #1
    95cc:	08003094 	stmdaeq	r0, {r2, r4, r7, ip, sp}
    95d0:	0000001c 	andeq	r0, r0, ip, lsl r0
    95d4:	07c09c01 	strbeq	r9, [r0, r1, lsl #24]
    95d8:	b1200000 	teqlt	r0, r0
    95dc:	0100002d 	tsteq	r0, sp, lsr #32
    95e0:	003a0228 	eorseq	r0, sl, r8, lsr #4
    95e4:	2b840000 	blcs	fe1095ec <SCS_BASE+0x1e0fb5ec>
    95e8:	da210000 	ble	8495f0 <__Stack_Size+0x8491f0>
    95ec:	01000023 	tsteq	r0, r3, lsr #32
    95f0:	00a4022a 	adceq	r0, r4, sl, lsr #4
    95f4:	2ba50000 	blcs	fe9495fc <SCS_BASE+0x1e93b5fc>
    95f8:	74220000 	strtvc	r0, [r2], #-0
    95fc:	0100706d 	tsteq	r0, sp, rrx
    9600:	003a022b 	eorseq	r0, sl, fp, lsr #4
    9604:	2bcc0000 	blcs	ff30960c <SCS_BASE+0x1f2fb60c>
    9608:	4d210000 	stcmi	0, cr0, [r1, #-0]
    960c:	0100002e 	tsteq	r0, lr, lsr #32
    9610:	003a022b 	eorseq	r0, sl, fp, lsr #4
    9614:	2bfb0000 	blcs	ffec961c <SCS_BASE+0x1febb61c>
    9618:	23000000 	movwcs	r0, #0
    961c:	00002e59 	andeq	r2, r0, r9, asr lr
    9620:	b0024e01 	andlt	r4, r2, r1, lsl #28
    9624:	18080030 	stmdane	r8, {r4, r5}
    9628:	01000000 	mrseq	r0, (UNDEF: 0)
    962c:	0007f79c 	muleq	r7, ip, r7
    9630:	2db12000 	ldccs	0, cr2, [r1]
    9634:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    9638:	00003a02 	andeq	r3, r0, r2, lsl #20
    963c:	002c4400 	eoreq	r4, ip, r0, lsl #8
    9640:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    9644:	50010070 	andpl	r0, r1, r0, ror r0
    9648:	00003a02 	andeq	r3, r0, r2, lsl #20
    964c:	002c6500 	eoreq	r6, ip, r0, lsl #10
    9650:	ab230000 	blge	8c9658 <__Stack_Size+0x8c9258>
    9654:	0100002f 	tsteq	r0, pc, lsr #32
    9658:	30c80266 	sbccc	r0, r8, r6, ror #4
    965c:	00180800 	andseq	r0, r8, r0, lsl #16
    9660:	9c010000 	stcls	0, cr0, [r1], {-0}
    9664:	0000082e 	andeq	r0, r0, lr, lsr #16
    9668:	002db120 	eoreq	fp, sp, r0, lsr #2
    966c:	02660100 	rsbeq	r0, r6, #0, 2
    9670:	0000003a 	andeq	r0, r0, sl, lsr r0
    9674:	00002c87 	andeq	r2, r0, r7, lsl #25
    9678:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    967c:	02680100 	rsbeq	r0, r8, #0, 2
    9680:	0000003a 	andeq	r0, r0, sl, lsr r0
    9684:	00002ca8 	andeq	r2, r0, r8, lsr #25
    9688:	2df31f00 	ldclcs	15, cr1, [r3]
    968c:	84010000 	strhi	r0, [r1], #-0
    9690:	0000a402 	andeq	sl, r0, r2, lsl #8
    9694:	0030e000 	eorseq	lr, r0, r0
    9698:	00001c08 	andeq	r1, r0, r8, lsl #24
    969c:	899c0100 	ldmibhi	ip, {r8}
    96a0:	20000008 	andcs	r0, r0, r8
    96a4:	00002db1 			; <UNDEFINED> instruction: 0x00002db1
    96a8:	3a028401 	bcc	aa6b4 <__Stack_Size+0xaa2b4>
    96ac:	d7000000 	strle	r0, [r0, -r0]
    96b0:	2100002c 	tstcs	r0, ip, lsr #32
    96b4:	000023da 	ldrdeq	r2, [r0], -sl
    96b8:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    96bc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    96c0:	2200002c 	andcs	r0, r0, #44	; 0x2c
    96c4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    96c8:	3a028801 	bcc	ab6d4 <__Stack_Size+0xab2d4>
    96cc:	1f000000 	svcne	0x00000000
    96d0:	2100002d 	tstcs	r0, sp, lsr #32
    96d4:	00002e4d 	andeq	r2, r0, sp, asr #28
    96d8:	3a028801 	bcc	ab6e4 <__Stack_Size+0xab2e4>
    96dc:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    96e0:	0000002d 	andeq	r0, r0, sp, lsr #32
    96e4:	002f581f 	eoreq	r5, pc, pc, lsl r8	; <UNPREDICTABLE>
    96e8:	02ac0100 	adceq	r0, ip, #0, 2
    96ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    96f0:	080030fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip, sp}
    96f4:	00000030 	andeq	r0, r0, r0, lsr r0
    96f8:	08e49c01 	stmiaeq	r4!, {r0, sl, fp, ip, pc}^
    96fc:	b1200000 	teqlt	r0, r0
    9700:	0100002d 	tsteq	r0, sp, lsr #32
    9704:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    9708:	2d970000 	ldccs	0, cr0, [r7]
    970c:	d3210000 	teqle	r1, #0
    9710:	0100002f 	tsteq	r0, pc, lsr #32
    9714:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    9718:	2dea0000 	stclcs	0, cr0, [sl]
    971c:	cf210000 	svcgt	0x00210000
    9720:	01000022 	tsteq	r0, r2, lsr #32
    9724:	003a02af 	eorseq	r0, sl, pc, lsr #5
    9728:	2e370000 	cdpcs	0, 3, cr0, cr7, cr0, {0}
    972c:	4d210000 	stcmi	0, cr0, [r1, #-0]
    9730:	0100002e 	tsteq	r0, lr, lsr #32
    9734:	003a02af 	eorseq	r0, sl, pc, lsr #5
    9738:	2e860000 	cdpcs	0, 8, cr0, cr6, cr0, {0}
    973c:	1f000000 	svcne	0x00000000
    9740:	00002caa 	andeq	r2, r0, sl, lsr #25
    9744:	3a02da01 	bcc	bff50 <__Stack_Size+0xbfb50>
    9748:	2c000000 	stccs	0, cr0, [r0], {-0}
    974c:	14080031 	strne	r0, [r8], #-49	; 0x31
    9750:	01000000 	mrseq	r0, (UNDEF: 0)
    9754:	00092f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    9758:	2db12000 	ldccs	0, cr2, [r1]
    975c:	da010000 	ble	49764 <__Stack_Size+0x49364>
    9760:	00003a02 	andeq	r3, r0, r2, lsl #20
    9764:	002f0300 	eoreq	r0, pc, r0, lsl #6
    9768:	2d012100 	stfcss	f2, [r1, #-0]
    976c:	dc010000 	stcle	0, cr0, [r1], {-0}
    9770:	00003a02 	andeq	r3, r0, r2, lsl #20
    9774:	002f2400 	eoreq	r2, pc, r0, lsl #8
    9778:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    977c:	dd010070 	stcle	0, cr0, [r1, #-448]	; 0xfffffe40
    9780:	00003a02 	andeq	r3, r0, r2, lsl #20
    9784:	002f4300 	eoreq	r4, pc, r0, lsl #6
    9788:	00260000 	eoreq	r0, r6, r0
    978c:	05000017 	streq	r0, [r0, #-23]
    9790:	1a5f2629 	bne	17d303c <__Stack_Size+0x17d2c3c>
    9794:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    9798:	002dcd26 	eoreq	ip, sp, r6, lsr #26
    979c:	262c0500 	strtcs	r0, [ip], -r0, lsl #10
    97a0:	00002ebc 			; <UNDEFINED> instruction: 0x00002ebc
    97a4:	84272b05 	strthi	r2, [r7], #-2821	; 0xb05
    97a8:	0500002e 	streq	r0, [r0, #-46]	; 0x2e
    97ac:	00095c2e 	andeq	r5, r9, lr, lsr #24
    97b0:	003a2800 	eorseq	r2, sl, r0, lsl #16
    97b4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    97b8:	00002d2f 	andeq	r2, r0, pc, lsr #26
    97bc:	003a2f05 	eorseq	r2, sl, r5, lsl #30
    97c0:	c2000000 	andgt	r0, r0, #0
    97c4:	04000002 	streq	r0, [r0], #-2
    97c8:	00231700 	eoreq	r1, r3, r0, lsl #14
    97cc:	9e010400 	cfcpysls	mvf0, mvf1
    97d0:	01000001 	tsteq	r0, r1
    97d4:	0000311c 	andeq	r3, r0, ip, lsl r1
    97d8:	000007e4 	andeq	r0, r0, r4, ror #15
    97dc:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
    97e0:	000000c8 	andeq	r0, r0, r8, asr #1
    97e4:	00001e2a 	andeq	r1, r0, sl, lsr #28
    97e8:	c1050402 	tstgt	r5, r2, lsl #8
    97ec:	02000005 	andeq	r0, r0, #5
    97f0:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    97f4:	01020000 	mrseq	r0, (UNDEF: 2)
    97f8:	00068a06 	andeq	r8, r6, r6, lsl #20
    97fc:	33750300 	cmncc	r5, #0, 6
    9800:	27020032 	smladxcs	r2, r2, r0, r0
    9804:	00000045 	andeq	r0, r0, r5, asr #32
    9808:	23070402 	movwcs	r0, #29698	; 0x7402
    980c:	02000006 	andeq	r0, r0, #6
    9810:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
    9814:	75030000 	strvc	r0, [r3, #-0]
    9818:	29020038 	stmdbcs	r2, {r3, r4, r5}
    981c:	0000005d 	andeq	r0, r0, sp, asr r0
    9820:	88080102 	stmdahi	r8, {r1, r8}
    9824:	04000006 	streq	r0, [r0], #-6
    9828:	00000a50 	andeq	r0, r0, r0, asr sl
    982c:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    9830:	45050000 	strmi	r0, [r5, #-0]
    9834:	06000000 	streq	r0, [r0], -r0
    9838:	89390201 	ldmdbhi	r9!, {r0, r9}
    983c:	07000000 	streq	r0, [r0, -r0]
    9840:	00000c09 	andeq	r0, r0, r9, lsl #24
    9844:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    9848:	00010054 	andeq	r0, r1, r4, asr r0
    984c:	00179d04 	andseq	r9, r7, r4, lsl #26
    9850:	74390200 	ldrtvc	r0, [r9], #-512	; 0x200
    9854:	06000000 	streq	r0, [r0], -r0
    9858:	a93b0201 	ldmdbge	fp!, {r0, r9}
    985c:	07000000 	streq	r0, [r0, -r0]
    9860:	00000dd4 	ldrdeq	r0, [r0], -r4
    9864:	20060700 	andcs	r0, r6, r0, lsl #14
    9868:	00010000 	andeq	r0, r1, r0
    986c:	000c0f04 	andeq	r0, ip, r4, lsl #30
    9870:	943b0200 	ldrtls	r0, [fp], #-512	; 0x200
    9874:	02000000 	andeq	r0, r0, #0
    9878:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    987c:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
    9880:	de01a303 	cdple	3, 0, cr10, cr1, cr3, {0}
    9884:	0a000000 	beq	988c <__Stack_Size+0x948c>
    9888:	03005243 	movweq	r5, #579	; 0x243
    988c:	006401a5 	rsbeq	r0, r4, r5, lsr #3
    9890:	0a000000 	beq	9898 <__Stack_Size+0x9498>
    9894:	00525343 	subseq	r5, r2, r3, asr #6
    9898:	6401a603 	strvs	sl, [r1], #-1539	; 0x603
    989c:	04000000 	streq	r0, [r0], #-0
    98a0:	31050b00 	tstcc	r5, r0, lsl #22
    98a4:	a7030000 	strge	r0, [r3, -r0]
    98a8:	0000bb01 	andeq	fp, r0, r1, lsl #22
    98ac:	30d60c00 	sbcscc	r0, r6, r0, lsl #24
    98b0:	43010000 	movwmi	r0, #4096	; 0x1000
    98b4:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
    98b8:	0000001a 	andeq	r0, r0, sl, lsl r0
    98bc:	01309c01 	teqeq	r0, r1, lsl #24
    98c0:	4c0d0000 	stcmi	0, cr0, [sp], {-0}
    98c4:	a0080031 	andge	r0, r8, r1, lsr r0
    98c8:	19000002 	stmdbne	r0, {r1}
    98cc:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    98d0:	31015101 	tstcc	r1, r1, lsl #2
    98d4:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    98d8:	00244840 	eoreq	r4, r4, r0, asr #16
    98dc:	00315a0f 	eorseq	r5, r1, pc, lsl #20
    98e0:	0002a008 	andeq	sl, r2, r8
    98e4:	51010e00 	tstpl	r1, r0, lsl #28
    98e8:	010e3001 	tsteq	lr, r1
    98ec:	48400350 	stmdami	r0, {r4, r6, r8, r9}^
    98f0:	0c000024 	stceq	0, cr0, [r0], {36}	; 0x24
    98f4:	000013f8 	strdeq	r1, [r0], -r8
    98f8:	315a5101 	cmpcc	sl, r1, lsl #2
    98fc:	000a0800 	andeq	r0, sl, r0, lsl #16
    9900:	9c010000 	stcls	0, cr0, [r1], {-0}
    9904:	00000153 	andeq	r0, r0, r3, asr r1
    9908:	0010ec10 	andseq	lr, r0, r0, lsl ip
    990c:	a9510100 	ldmdbge	r1, {r8}^
    9910:	01000000 	mrseq	r0, (UNDEF: 0)
    9914:	110c0050 	qaddne	r0, r0, ip
    9918:	01000031 	tsteq	r0, r1, lsr r0
    991c:	00316461 	eorseq	r6, r1, r1, ror #8
    9920:	00000c08 	andeq	r0, r0, r8, lsl #24
    9924:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    9928:	10000001 	andne	r0, r0, r1
    992c:	000010ec 	andeq	r1, r0, ip, ror #1
    9930:	00a96101 	adceq	r6, r9, r1, lsl #2
    9934:	50010000 	andpl	r0, r1, r0
    9938:	313e0c00 	teqcc	lr, r0, lsl #24
    993c:	7a010000 	bvc	49944 <__Stack_Size+0x49544>
    9940:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
    9944:	00000014 	andeq	r0, r0, r4, lsl r0
    9948:	01aa9c01 			; <UNDEFINED> instruction: 0x01aa9c01
    994c:	ef110000 	svc	0x00110000
    9950:	01000030 	tsteq	r0, r0, lsr r0
    9954:	00003a7a 	andeq	r3, r0, sl, ror sl
    9958:	002f6e00 	eoreq	r6, pc, r0, lsl #28
    995c:	22cf1200 	sbccs	r1, pc, #0, 4
    9960:	7c010000 	stcvc	0, cr0, [r1], {-0}
    9964:	0000003a 	andeq	r0, r0, sl, lsr r0
    9968:	00002f8f 	andeq	r2, r0, pc, lsl #31
    996c:	31a60c00 			; <UNDEFINED> instruction: 0x31a60c00
    9970:	95010000 	strls	r0, [r1, #-0]
    9974:	08003184 	stmdaeq	r0, {r2, r7, r8, ip, sp}
    9978:	0000000c 	andeq	r0, r0, ip
    997c:	01cd9c01 	biceq	r9, sp, r1, lsl #24
    9980:	ec100000 	ldc	0, cr0, [r0], {-0}
    9984:	01000010 	tsteq	r0, r0, lsl r0
    9988:	0000a995 	muleq	r0, r5, r9
    998c:	00500100 	subseq	r0, r0, r0, lsl #2
    9990:	00316f0c 	eorseq	r6, r1, ip, lsl #30
    9994:	90ad0100 	adcls	r0, sp, r0, lsl #2
    9998:	2c080031 	stccs	0, cr0, [r8], {49}	; 0x31
    999c:	01000000 	mrseq	r0, (UNDEF: 0)
    99a0:	0002229c 	muleq	r2, ip, r2
    99a4:	30e11100 	rsccc	r1, r1, r0, lsl #2
    99a8:	ad010000 	stcge	0, cr0, [r1, #-0]
    99ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    99b0:	00002fb9 			; <UNDEFINED> instruction: 0x00002fb9
    99b4:	00319811 	eorseq	r9, r1, r1, lsl r8
    99b8:	53ad0100 			; <UNDEFINED> instruction: 0x53ad0100
    99bc:	da000000 	ble	99c4 <__Stack_Size+0x95c4>
    99c0:	1200002f 	andne	r0, r0, #47	; 0x2f
    99c4:	000022cf 	andeq	r2, r0, pc, asr #5
    99c8:	003aaf01 	eorseq	sl, sl, r1, lsl #30
    99cc:	30140000 	andscc	r0, r4, r0
    99d0:	b0130000 	andslt	r0, r3, r0
    99d4:	b7080031 	smladxlt	r8, r1, r0, r0
    99d8:	13000002 	movwne	r0, #2
    99dc:	080031b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, sp}
    99e0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    99e4:	30b30c00 	adcscc	r0, r3, r0, lsl #24
    99e8:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    99ec:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
    99f0:	00000028 	andeq	r0, r0, r8, lsr #32
    99f4:	02419c01 	subeq	r9, r1, #256	; 0x100
    99f8:	dc130000 	ldcle	0, cr0, [r3], {-0}
    99fc:	b7080031 	smladxlt	r8, r1, r0, r0
    9a00:	00000002 	andeq	r0, r0, r2
    9a04:	00315114 	eorseq	r5, r1, r4, lsl r1
    9a08:	89f20100 	ldmibhi	r2!, {r8}^
    9a0c:	e4000000 	str	r0, [r0], #-0
    9a10:	14080031 	strne	r0, [r8], #-49	; 0x31
    9a14:	01000000 	mrseq	r0, (UNDEF: 0)
    9a18:	0002799c 	muleq	r2, ip, r9
    9a1c:	30fc1100 	rscscc	r1, ip, r0, lsl #2
    9a20:	f2010000 	vhadd.s8	d0, d1, d0
    9a24:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a28:	00003049 	andeq	r3, r0, r9, asr #32
    9a2c:	0023da12 	eoreq	sp, r3, r2, lsl sl
    9a30:	89f40100 	ldmibhi	r4!, {r8}^
    9a34:	6a000000 	bvs	9a3c <__Stack_Size+0x963c>
    9a38:	00000030 	andeq	r0, r0, r0, lsr r0
    9a3c:	0030c815 	eorseq	ip, r0, r5, lsl r8
    9a40:	01100100 	tsteq	r0, r0, lsl #2
    9a44:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
    9a48:	00000010 	andeq	r0, r0, r0, lsl r0
    9a4c:	02a09c01 	adceq	r9, r0, #256	; 0x100
    9a50:	fc160000 	ldc2	0, cr0, [r6], {-0}
    9a54:	01000030 	tsteq	r0, r0, lsr r0
    9a58:	003a0110 	eorseq	r0, sl, r0, lsl r1
    9a5c:	30a30000 	adccc	r0, r3, r0
    9a60:	17000000 	strne	r0, [r0, -r0]
    9a64:	00003181 	andeq	r3, r0, r1, lsl #3
    9a68:	b7011505 	strlt	r1, [r1, -r5, lsl #10]
    9a6c:	18000002 	stmdane	r0, {r1}
    9a70:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a74:	0000a918 	andeq	sl, r0, r8, lsl r9
    9a78:	69190000 	ldmdbvs	r9, {}	; <UNPREDICTABLE>
    9a7c:	04000031 	streq	r0, [r0], #-49	; 0x31
    9a80:	3163191b 	cmncc	r3, fp, lsl r9
    9a84:	1c040000 	stcne	0, cr0, [r4], {-0}
    9a88:	00086d00 	andeq	r6, r8, r0, lsl #26
    9a8c:	8b000400 	blhi	aa94 <__Stack_Size+0xa694>
    9a90:	04000024 	streq	r0, [r0], #-36	; 0x24
    9a94:	00019e01 	andeq	r9, r1, r1, lsl #28
    9a98:	341f0100 	ldrcc	r0, [pc], #-256	; 9aa0 <__Stack_Size+0x96a0>
    9a9c:	07e40000 	strbeq	r0, [r4, r0]!
    9aa0:	32080000 	andcc	r0, r8, #0
    9aa4:	033c0800 	teqeq	ip, #0, 16
    9aa8:	1f150000 	svcne	0x00150000
    9aac:	04020000 	streq	r0, [r2], #-0
    9ab0:	0005c105 	andeq	ip, r5, r5, lsl #2
    9ab4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    9ab8:	00000592 	muleq	r0, r2, r5
    9abc:	8a060102 	bhi	189ecc <__Stack_Size+0x189acc>
    9ac0:	03000006 	movweq	r0, #6
    9ac4:	00323375 	eorseq	r3, r2, r5, ror r3
    9ac8:	00452702 	subeq	r2, r5, r2, lsl #14
    9acc:	04020000 	streq	r0, [r2], #-0
    9ad0:	00062307 	andeq	r2, r6, r7, lsl #6
    9ad4:	31750300 	cmncc	r5, r0, lsl #6
    9ad8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    9adc:	00000057 	andeq	r0, r0, r7, asr r0
    9ae0:	6c070202 	sfmvs	f0, 4, [r7], {2}
    9ae4:	03000007 	movweq	r0, #7
    9ae8:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    9aec:	00006829 	andeq	r6, r0, r9, lsr #16
    9af0:	08010200 	stmdaeq	r1, {r9}
    9af4:	00000688 	andeq	r0, r0, r8, lsl #13
    9af8:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    9afc:	7a2d0200 	bvc	b4a304 <__Stack_Size+0xb49f04>
    9b00:	04000000 	streq	r0, [r0], #-0
    9b04:	00000068 	andeq	r0, r0, r8, rrx
    9b08:	000a5005 	andeq	r5, sl, r5
    9b0c:	8a2f0200 	bhi	bca314 <__Stack_Size+0xbc9f14>
    9b10:	06000000 	streq	r0, [r0], -r0
    9b14:	00000045 	andeq	r0, r0, r5, asr #32
    9b18:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    9b1c:	9a310200 	bls	c4a324 <__Stack_Size+0xc49f24>
    9b20:	06000000 	streq	r0, [r0], -r0
    9b24:	00000068 	andeq	r0, r0, r8, rrx
    9b28:	39020107 	stmdbcc	r2, {r0, r1, r2, r8}
    9b2c:	000000b4 	strheq	r0, [r0], -r4
    9b30:	000c0908 	andeq	r0, ip, r8, lsl #18
    9b34:	53090000 	movwpl	r0, #36864	; 0x9000
    9b38:	01005445 	tsteq	r0, r5, asr #8
    9b3c:	179d0500 	ldrne	r0, [sp, r0, lsl #10]
    9b40:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    9b44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    9b48:	00320b05 	eorseq	r0, r2, r5, lsl #22
    9b4c:	9f390200 	svcls	0x00390200
    9b50:	07000000 	streq	r0, [r0, -r0]
    9b54:	df3b0201 	svcle	0x003b0201
    9b58:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9b5c:	00000dd4 	ldrdeq	r0, [r0], -r4
    9b60:	20060800 	andcs	r0, r6, r0, lsl #16
    9b64:	00010000 	andeq	r0, r1, r0
    9b68:	000c0f05 	andeq	r0, ip, r5, lsl #30
    9b6c:	ca3b0200 	bgt	eca374 <__Stack_Size+0xec9f74>
    9b70:	07000000 	streq	r0, [r0, -r0]
    9b74:	ff3e0201 			; <UNDEFINED> instruction: 0xff3e0201
    9b78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9b7c:	00001106 	andeq	r1, r0, r6, lsl #2
    9b80:	14ee0800 	strbtne	r0, [lr], #2048	; 0x800
    9b84:	00010000 	andeq	r0, r1, r0
    9b88:	00120f05 	andseq	r0, r2, r5, lsl #30
    9b8c:	ea3e0200 	b	f8a394 <__Stack_Size+0xf89f94>
    9b90:	02000000 	andeq	r0, r0, #0
    9b94:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    9b98:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    9b9c:	9c01aa03 	stcls	10, cr10, [r1], {3}
    9ba0:	0b000001 	bleq	9bac <__Stack_Size+0x97ac>
    9ba4:	03005243 	movweq	r5, #579	; 0x243
    9ba8:	007f01ac 	rsbseq	r0, pc, ip, lsr #3
    9bac:	0c000000 	stceq	0, cr0, [r0], {-0}
    9bb0:	00001933 	andeq	r1, r0, r3, lsr r9
    9bb4:	7f01ad03 	svcvc	0x0001ad03
    9bb8:	04000000 	streq	r0, [r0], #-0
    9bbc:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    9bc0:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    9bc4:	0000007f 	andeq	r0, r0, pc, ror r0
    9bc8:	32bf0c08 	adcscc	r0, pc, #8, 24	; 0x800
    9bcc:	af030000 	svcge	0x00030000
    9bd0:	00007f01 	andeq	r7, r0, r1, lsl #30
    9bd4:	c30c0c00 	movwgt	r0, #52224	; 0xcc00
    9bd8:	03000031 	movweq	r0, #49	; 0x31
    9bdc:	007f01b0 	ldrhteq	r0, [pc], #-16
    9be0:	0c100000 	ldceq	0, cr0, [r0], {-0}
    9be4:	000032e1 	andeq	r3, r0, r1, ror #5
    9be8:	7f01b103 	svcvc	0x0001b103
    9bec:	14000000 	strne	r0, [r0], #-0
    9bf0:	0032f20c 	eorseq	pc, r2, ip, lsl #4
    9bf4:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    9bf8:	0000007f 	andeq	r0, r0, pc, ror r0
    9bfc:	32740c18 	rsbscc	r0, r4, #24, 24	; 0x1800
    9c00:	b3030000 	movwlt	r0, #12288	; 0x3000
    9c04:	00007f01 	andeq	r7, r0, r1, lsl #30
    9c08:	140c1c00 	strne	r1, [ip], #-3072	; 0xc00
    9c0c:	03000032 	movweq	r0, #50	; 0x32
    9c10:	007f01b4 	ldrhteq	r0, [pc], #-20
    9c14:	0b200000 	bleq	809c1c <__Stack_Size+0x80981c>
    9c18:	00525343 	subseq	r5, r2, r3, asr #6
    9c1c:	7f01b503 	svcvc	0x0001b503
    9c20:	24000000 	strcs	r0, [r0], #-0
    9c24:	31b70d00 			; <UNDEFINED> instruction: 0x31b70d00
    9c28:	b6030000 	strlt	r0, [r3], -r0
    9c2c:	00011101 	andeq	r1, r1, r1, lsl #2
    9c30:	04140e00 	ldreq	r0, [r4], #-3584	; 0xe00
    9c34:	0001ed19 	andeq	lr, r1, r9, lsl sp
    9c38:	33860f00 	orrcc	r0, r6, #0, 30
    9c3c:	1b040000 	blne	109c44 <__Stack_Size+0x109844>
    9c40:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c44:	32650f00 	rsbcc	r0, r5, #0, 30
    9c48:	1c040000 	stcne	0, cr0, [r4], {-0}
    9c4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c50:	33de0f04 	bicscc	r0, lr, #4, 30
    9c54:	1d040000 	stcne	0, cr0, [r4, #-0]
    9c58:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c5c:	33a20f08 			; <UNDEFINED> instruction: 0x33a20f08
    9c60:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    9c64:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c68:	33270f0c 	teqcc	r7, #12, 30	; 0x30
    9c6c:	1f040000 	svcne	0x00040000
    9c70:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c74:	32050010 	andcc	r0, r5, #16
    9c78:	04000032 	streq	r0, [r0], #-50	; 0x32
    9c7c:	0001a820 	andeq	sl, r1, r0, lsr #16
    9c80:	11361000 	teqne	r6, r0
    9c84:	7c010000 	stcvc	0, cr0, [r1], {-0}
    9c88:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
    9c8c:	0000003c 	andeq	r0, r0, ip, lsr r0
    9c90:	64119c01 	ldrvs	r9, [r1], #-3073	; 0xc01
    9c94:	01000016 	tsteq	r0, r6, lsl r0
    9c98:	0032449f 	mlaseq	r2, pc, r4, r4	; <UNPREDICTABLE>
    9c9c:	00003808 	andeq	r3, r0, r8, lsl #16
    9ca0:	2c9c0100 	ldfcss	f0, [ip], {0}
    9ca4:	12000002 	andne	r0, r0, #2
    9ca8:	000033c5 	andeq	r3, r0, r5, asr #7
    9cac:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    9cb0:	50010000 	andpl	r0, r1, r0
    9cb4:	33091100 	movwcc	r1, #37120	; 0x9100
    9cb8:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9cbc:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
    9cc0:	00000014 	andeq	r0, r0, r4, lsl r0
    9cc4:	02609c01 	rsbeq	r9, r0, #256	; 0x100
    9cc8:	13130000 	tstne	r3, #0
    9ccc:	01000033 	tsteq	r0, r3, lsr r0
    9cd0:	00005ee9 	andeq	r5, r0, r9, ror #29
    9cd4:	0030c400 	eorseq	ip, r0, r0, lsl #8
    9cd8:	22cf1400 	sbccs	r1, pc, #0, 8
    9cdc:	eb010000 	bl	49ce4 <__Stack_Size+0x498e4>
    9ce0:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ce4:	000030e5 	andeq	r3, r0, r5, ror #1
    9ce8:	346a1500 	strbtcc	r1, [sl], #-1280	; 0x500
    9cec:	06010000 	streq	r0, [r1], -r0
    9cf0:	00329001 	eorseq	r9, r2, r1
    9cf4:	00000c08 	andeq	r0, r0, r8, lsl #24
    9cf8:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    9cfc:	16000002 	strne	r0, [r0], -r2
    9d00:	000010ec 	andeq	r1, r0, ip, ror #1
    9d04:	df010601 	svcle	0x00010601
    9d08:	01000000 	mrseq	r0, (UNDEF: 0)
    9d0c:	34150050 	ldrcc	r0, [r5], #-80	; 0x50
    9d10:	01000012 	tsteq	r0, r2, lsl r0
    9d14:	329c011f 	addscc	r0, ip, #-1073741817	; 0xc0000007
    9d18:	00140800 	andseq	r0, r4, r0, lsl #16
    9d1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9d20:	000002cc 	andeq	r0, r0, ip, asr #5
    9d24:	00334117 	eorseq	r4, r3, r7, lsl r1
    9d28:	011f0100 	tsteq	pc, r0, lsl #2
    9d2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d30:	0000310f 	andeq	r3, r0, pc, lsl #2
    9d34:	00324417 	eorseq	r4, r2, r7, lsl r4
    9d38:	011f0100 	tsteq	pc, r0, lsl #2
    9d3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d40:	00003130 	andeq	r3, r0, r0, lsr r1
    9d44:	0022cf18 	eoreq	ip, r2, r8, lsl pc
    9d48:	01210100 	teqeq	r1, r0, lsl #2
    9d4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d50:	00003151 	andeq	r3, r0, r1, asr r1
    9d54:	19981500 	ldmibne	r8, {r8, sl, ip}
    9d58:	3c010000 	stccc	0, cr0, [r1], {-0}
    9d5c:	0032b001 	eorseq	fp, r2, r1
    9d60:	00000c08 	andeq	r0, r0, r8, lsl #24
    9d64:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    9d68:	16000002 	strne	r0, [r0], -r2
    9d6c:	000010ec 	andeq	r1, r0, ip, ror #1
    9d70:	df013c01 	svcle	0x00013c01
    9d74:	01000000 	mrseq	r0, (UNDEF: 0)
    9d78:	0c150050 	ldceq	0, cr0, [r5], {80}	; 0x50
    9d7c:	01000011 	tsteq	r0, r1, lsl r0
    9d80:	32bc014f 	adcscc	r0, ip, #-1073741805	; 0xc0000013
    9d84:	00140800 	andseq	r0, r4, r0, lsl #16
    9d88:	9c010000 	stcls	0, cr0, [r1], {-0}
    9d8c:	00000328 	andeq	r0, r0, r8, lsr #6
    9d90:	0033cd17 	eorseq	ip, r3, r7, lsl sp
    9d94:	014f0100 	mrseq	r0, (UNDEF: 95)
    9d98:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d9c:	0000318e 	andeq	r3, r0, lr, lsl #3
    9da0:	0022cf18 	eoreq	ip, r2, r8, lsl pc
    9da4:	01510100 	cmpeq	r1, r0, lsl #2
    9da8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9dac:	000031af 	andeq	r3, r0, pc, lsr #3
    9db0:	18621900 	stmdane	r2!, {r8, fp, ip}^
    9db4:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9db8:	00005e01 	andeq	r5, r0, r1, lsl #28
    9dbc:	0032d000 	eorseq	sp, r2, r0
    9dc0:	00001008 	andeq	r1, r0, r8
    9dc4:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    9dc8:	00001699 	muleq	r0, r9, r6
    9dcc:	e0018401 	and	r8, r1, r1, lsl #8
    9dd0:	14080032 	strne	r0, [r8], #-50	; 0x32
    9dd4:	01000000 	mrseq	r0, (UNDEF: 0)
    9dd8:	0003759c 	muleq	r3, ip, r5
    9ddc:	33711700 	cmncc	r1, #0, 14
    9de0:	84010000 	strhi	r0, [r1], #-0
    9de4:	00003a01 	andeq	r3, r0, r1, lsl #20
    9de8:	0031d900 	eorseq	sp, r1, r0, lsl #18
    9dec:	22cf1800 	sbccs	r1, pc, #0, 16
    9df0:	86010000 	strhi	r0, [r1], -r0
    9df4:	00003a01 	andeq	r3, r0, r1, lsl #20
    9df8:	0031fa00 	eorseq	pc, r1, r0, lsl #20
    9dfc:	e6150000 	ldr	r0, [r5], -r0
    9e00:	01000016 	tsteq	r0, r6, lsl r0
    9e04:	32f401a5 	rscscc	r0, r4, #1073741865	; 0x40000029
    9e08:	00140800 	andseq	r0, r4, r0, lsl #16
    9e0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e10:	000003ac 	andeq	r0, r0, ip, lsr #7
    9e14:	0031cc17 	eorseq	ip, r1, r7, lsl ip
    9e18:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    9e1c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e20:	00003224 	andeq	r3, r0, r4, lsr #4
    9e24:	0022cf18 	eoreq	ip, r2, r8, lsl pc
    9e28:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    9e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e30:	00003245 	andeq	r3, r0, r5, asr #4
    9e34:	12d71500 	sbcsne	r1, r7, #0, 10
    9e38:	c6010000 	strgt	r0, [r1], -r0
    9e3c:	00330801 	eorseq	r0, r3, r1, lsl #16
    9e40:	00001408 	andeq	r1, r0, r8, lsl #8
    9e44:	e39c0100 	orrs	r0, ip, #0, 2
    9e48:	17000003 	strne	r0, [r0, -r3]
    9e4c:	000031cc 	andeq	r3, r0, ip, asr #3
    9e50:	3a01c601 	bcc	7b65c <__Stack_Size+0x7b25c>
    9e54:	6f000000 	svcvs	0x00000000
    9e58:	18000032 	stmdane	r0, {r1, r4, r5}
    9e5c:	000022cf 	andeq	r2, r0, pc, asr #5
    9e60:	3a01c801 	bcc	7be6c <__Stack_Size+0x7ba6c>
    9e64:	90000000 	andls	r0, r0, r0
    9e68:	00000032 	andeq	r0, r0, r2, lsr r0
    9e6c:	0033b215 	eorseq	fp, r3, r5, lsl r2
    9e70:	01e90100 	mvneq	r0, r0, lsl #2
    9e74:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
    9e78:	00000018 	andeq	r0, r0, r8, lsl r0
    9e7c:	04189c01 	ldreq	r9, [r8], #-3073	; 0xc01
    9e80:	7d170000 	ldcvc	0, cr0, [r7, #-0]
    9e84:	01000034 	tsteq	r0, r4, lsr r0
    9e88:	005e01e9 	subseq	r0, lr, r9, ror #3
    9e8c:	32ba0000 	adcscc	r0, sl, #0
    9e90:	ec160000 	ldc	0, cr0, [r6], {-0}
    9e94:	01000010 	tsteq	r0, r0, lsl r0
    9e98:	00df01e9 	sbcseq	r0, pc, r9, ror #3
    9e9c:	51010000 	mrspl	r0, (UNDEF: 1)
    9ea0:	32a31500 	adccc	r1, r3, #0, 10
    9ea4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    9ea8:	00333402 	eorseq	r3, r3, r2, lsl #8
    9eac:	00000c08 	andeq	r0, r0, r8, lsl #24
    9eb0:	3d9c0100 	ldfccs	f0, [ip]
    9eb4:	16000004 	strne	r0, [r0], -r4
    9eb8:	00003360 	andeq	r3, r0, r0, ror #6
    9ebc:	3a020801 	bcc	8bec8 <__Stack_Size+0x8bac8>
    9ec0:	01000000 	mrseq	r0, (UNDEF: 0)
    9ec4:	d5150050 	ldrle	r0, [r5, #-80]	; 0x50
    9ec8:	01000031 	tsteq	r0, r1, lsr r0
    9ecc:	3340021d 	movtcc	r0, #541	; 0x21d
    9ed0:	00140800 	andseq	r0, r4, r0, lsl #16
    9ed4:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ed8:	00000474 	andeq	r0, r0, r4, ror r4
    9edc:	00322817 	eorseq	r2, r2, r7, lsl r8
    9ee0:	021d0100 	andseq	r0, sp, #0, 2
    9ee4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ee8:	000032f4 	strdeq	r3, [r0], -r4
    9eec:	0022cf18 	eoreq	ip, r2, r8, lsl pc
    9ef0:	021f0100 	andseq	r0, pc, #0, 2
    9ef4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ef8:	00003315 	andeq	r3, r0, r5, lsl r3
    9efc:	33ee1500 	mvncc	r1, #0, 10
    9f00:	3c010000 	stccc	0, cr0, [r1], {-0}
    9f04:	00335402 	eorseq	r5, r3, r2, lsl #8
    9f08:	00002008 	andeq	r2, r0, r8
    9f0c:	999c0100 	ldmibls	ip, {r8}
    9f10:	16000004 	strne	r0, [r0], -r4
    9f14:	000031fc 	strdeq	r3, [r0], -ip
    9f18:	5e023c01 	cdppl	12, 0, cr3, cr2, cr1, {0}
    9f1c:	01000000 	mrseq	r0, (UNDEF: 0)
    9f20:	b4150050 	ldrlt	r0, [r5], #-80	; 0x50
    9f24:	01000032 	tsteq	r0, r2, lsr r0
    9f28:	33740263 	cmncc	r4, #805306374	; 0x30000006
    9f2c:	000c0800 	andeq	r0, ip, r0, lsl #16
    9f30:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f34:	000004be 			; <UNDEFINED> instruction: 0x000004be
    9f38:	0010ec16 	andseq	lr, r0, r6, lsl ip
    9f3c:	02630100 	rsbeq	r0, r3, #0, 2
    9f40:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9f44:	15005001 	strne	r5, [r0, #-1]
    9f48:	0000334f 	andeq	r3, r0, pc, asr #6
    9f4c:	80027901 	andhi	r7, r2, r1, lsl #18
    9f50:	10080033 	andne	r0, r8, r3, lsr r0
    9f54:	01000000 	mrseq	r0, (UNDEF: 0)
    9f58:	0004e59c 	muleq	r4, ip, r5
    9f5c:	328a1700 	addcc	r1, sl, #0, 14
    9f60:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9f64:	00003a02 	andeq	r3, r0, r2, lsl #20
    9f68:	00333f00 	eorseq	r3, r3, r0, lsl #30
    9f6c:	41150000 	tstmi	r5, r0
    9f70:	01000034 	tsteq	r0, r4, lsr r0
    9f74:	3390028c 	orrscc	r0, r0, #140, 4	; 0xc0000008
    9f78:	000c0800 	andeq	r0, ip, r0, lsl #16
    9f7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f80:	0000050a 	andeq	r0, r0, sl, lsl #10
    9f84:	0010ec16 	andseq	lr, r0, r6, lsl ip
    9f88:	028c0100 	addeq	r0, ip, #0, 2
    9f8c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9f90:	15005001 	strne	r5, [r0, #-1]
    9f94:	0000340d 	andeq	r3, r0, sp, lsl #8
    9f98:	9c029c01 	stcls	12, cr9, [r2], {1}
    9f9c:	84080033 	strhi	r0, [r8], #-51	; 0x33
    9fa0:	01000000 	mrseq	r0, (UNDEF: 0)
    9fa4:	00056f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    9fa8:	33971600 	orrscc	r1, r7, #0, 12
    9fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    9fb0:	00056f02 	andeq	r6, r5, r2, lsl #30
    9fb4:	1a500100 	bne	140a3bc <__Stack_Size+0x1409fbc>
    9fb8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    9fbc:	3a029e01 	bcc	b17c8 <__Stack_Size+0xb13c8>
    9fc0:	60000000 	andvs	r0, r0, r0
    9fc4:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    9fc8:	0000329b 	muleq	r0, fp, r2
    9fcc:	3a029e01 	bcc	b17d8 <__Stack_Size+0xb13d8>
    9fd0:	e4000000 	str	r0, [r0], #-0
    9fd4:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    9fd8:	000032d7 	ldrdeq	r3, [r0], -r7
    9fdc:	3a029e01 	bcc	b17e8 <__Stack_Size+0xb13e8>
    9fe0:	14000000 	strne	r0, [r0], #-0
    9fe4:	18000034 	stmdane	r0, {r2, r4, r5}
    9fe8:	000033bf 			; <UNDEFINED> instruction: 0x000033bf
    9fec:	3a029e01 	bcc	b17f8 <__Stack_Size+0xb13f8>
    9ff0:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    9ff4:	00000034 	andeq	r0, r0, r4, lsr r0
    9ff8:	01ed041b 	mvneq	r0, fp, lsl r4
    9ffc:	4f150000 	svcmi	0x00150000
    a000:	01000032 	tsteq	r0, r2, lsr r0
    a004:	34200300 	strtcc	r0, [r0], #-768	; 0x300
    a008:	00180800 	andseq	r0, r8, r0, lsl #16
    a00c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a010:	000005aa 	andeq	r0, r0, sl, lsr #11
    a014:	00348417 	eorseq	r8, r4, r7, lsl r4
    a018:	03000100 	movweq	r0, #256	; 0x100
    a01c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a020:	000034c4 	andeq	r3, r0, r4, asr #9
    a024:	0010ec16 	andseq	lr, r0, r6, lsl ip
    a028:	03000100 	movweq	r0, #256	; 0x100
    a02c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a030:	15005101 	strne	r5, [r0, #-257]	; 0x101
    a034:	0000196c 	andeq	r1, r0, ip, ror #18
    a038:	38032101 	stmdacc	r3, {r0, r8, sp}
    a03c:	18080034 	stmdane	r8, {r2, r4, r5}
    a040:	01000000 	mrseq	r0, (UNDEF: 0)
    a044:	0005df9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    a048:	32191700 	andscc	r1, r9, #0, 14
    a04c:	21010000 	mrscs	r0, (UNDEF: 1)
    a050:	00003a03 	andeq	r3, r0, r3, lsl #20
    a054:	0034fe00 	eorseq	pc, r4, r0, lsl #28
    a058:	10ec1600 	rscne	r1, ip, r0, lsl #12
    a05c:	21010000 	mrscs	r0, (UNDEF: 1)
    a060:	0000df03 	andeq	sp, r0, r3, lsl #30
    a064:	00510100 	subseq	r0, r1, r0, lsl #2
    a068:	00152815 	andseq	r2, r5, r5, lsl r8
    a06c:	03430100 	movteq	r0, #12544	; 0x3100
    a070:	08003450 	stmdaeq	r0, {r4, r6, sl, ip, sp}
    a074:	00000018 	andeq	r0, r0, r8, lsl r0
    a078:	06149c01 	ldreq	r9, [r4], -r1, lsl #24
    a07c:	c8170000 	ldmdagt	r7, {}	; <UNPREDICTABLE>
    a080:	01000032 	tsteq	r0, r2, lsr r0
    a084:	003a0343 	eorseq	r0, sl, r3, asr #6
    a088:	35380000 	ldrcc	r0, [r8, #-0]!
    a08c:	ec160000 	ldc	0, cr0, [r6], {-0}
    a090:	01000010 	tsteq	r0, r0, lsl r0
    a094:	00df0343 	sbcseq	r0, pc, r3, asr #6
    a098:	51010000 	mrspl	r0, (UNDEF: 1)
    a09c:	23b31500 			; <UNDEFINED> instruction: 0x23b31500
    a0a0:	63010000 	movwvs	r0, #4096	; 0x1000
    a0a4:	00346803 	eorseq	r6, r4, r3, lsl #16
    a0a8:	00001808 	andeq	r1, r0, r8, lsl #16
    a0ac:	499c0100 	ldmibmi	ip, {r8}
    a0b0:	17000006 	strne	r0, [r0, -r6]
    a0b4:	00003219 	andeq	r3, r0, r9, lsl r2
    a0b8:	3a036301 	bcc	e2cc4 <__Stack_Size+0xe28c4>
    a0bc:	72000000 	andvc	r0, r0, #0
    a0c0:	16000035 			; <UNDEFINED> instruction: 0x16000035
    a0c4:	000010ec 	andeq	r1, r0, ip, ror #1
    a0c8:	df036301 	svcle	0x00036301
    a0cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a0d0:	81150051 	tsthi	r5, r1, asr r0
    a0d4:	01000031 	tsteq	r0, r1, lsr r0
    a0d8:	34800384 	strcc	r0, [r0], #900	; 0x384
    a0dc:	00180800 	andseq	r0, r8, r0, lsl #16
    a0e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a0e4:	0000067e 	andeq	r0, r0, lr, ror r6
    a0e8:	0032c817 	eorseq	ip, r2, r7, lsl r8
    a0ec:	03840100 	orreq	r0, r4, #0, 2
    a0f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a0f4:	000035ac 	andeq	r3, r0, ip, lsr #11
    a0f8:	0010ec16 	andseq	lr, r0, r6, lsl ip
    a0fc:	03840100 	orreq	r0, r4, #0, 2
    a100:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a104:	15005101 	strne	r5, [r0, #-257]	; 0x101
    a108:	000026f3 	strdeq	r2, [r0], -r3
    a10c:	98039c01 	stmdals	r3, {r0, sl, fp, ip, pc}
    a110:	0c080034 	stceq	0, cr0, [r8], {52}	; 0x34
    a114:	01000000 	mrseq	r0, (UNDEF: 0)
    a118:	0006a39c 	muleq	r6, ip, r3
    a11c:	10ec1600 	rscne	r1, ip, r0, lsl #12
    a120:	9c010000 	stcls	0, cr0, [r1], {-0}
    a124:	0000df03 	andeq	sp, r0, r3, lsl #30
    a128:	00500100 	subseq	r0, r0, r0, lsl #2
    a12c:	00344f15 	eorseq	r4, r4, r5, lsl pc
    a130:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    a134:	080034a4 	stmdaeq	r0, {r2, r5, r7, sl, ip, sp}
    a138:	0000000c 	andeq	r0, r0, ip
    a13c:	06c89c01 	strbeq	r9, [r8], r1, lsl #24
    a140:	ec160000 	ldc	0, cr0, [r6], {-0}
    a144:	01000010 	tsteq	r0, r0, lsl r0
    a148:	00df03ac 	sbcseq	r0, pc, ip, lsr #7
    a14c:	50010000 	andpl	r0, r1, r0
    a150:	327c1500 	rsbscc	r1, ip, #0, 10
    a154:	c1010000 	mrsgt	r0, (UNDEF: 1)
    a158:	0034b003 	eorseq	fp, r4, r3
    a15c:	00000c08 	andeq	r0, r0, r8, lsl #24
    a160:	ed9c0100 	ldfs	f0, [ip]
    a164:	16000006 	strne	r0, [r0], -r6
    a168:	00003475 	andeq	r3, r0, r5, ror r4
    a16c:	5e03c101 	mvfpls	f4, f1
    a170:	01000000 	mrseq	r0, (UNDEF: 0)
    a174:	961c0050 			; <UNDEFINED> instruction: 0x961c0050
    a178:	01000017 	tsteq	r0, r7, lsl r0
    a17c:	00b403dd 	ldrsbteq	r0, [r4], sp
    a180:	34bc0000 	ldrtcc	r0, [ip], #0
    a184:	00280800 	eoreq	r0, r8, r0, lsl #16
    a188:	9c010000 	stcls	0, cr0, [r1], {-0}
    a18c:	00000748 	andeq	r0, r0, r8, asr #14
    a190:	00333817 	eorseq	r3, r3, r7, lsl r8
    a194:	03dd0100 	bicseq	r0, sp, #0, 2
    a198:	0000005e 	andeq	r0, r0, lr, asr r0
    a19c:	000035e6 	andeq	r3, r0, r6, ror #11
    a1a0:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    a1a4:	03df0100 	bicseq	r0, pc, #0, 2
    a1a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1ac:	00003607 	andeq	r3, r0, r7, lsl #12
    a1b0:	0032e818 	eorseq	lr, r2, r8, lsl r8
    a1b4:	03e00100 	mvneq	r0, #0, 2
    a1b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    a1bc:	00003650 	andeq	r3, r0, r0, asr r6
    a1c0:	0023da18 	eoreq	sp, r3, r8, lsl sl
    a1c4:	03e10100 	mvneq	r0, #0, 2
    a1c8:	000000b4 	strheq	r0, [r0], -r4
    a1cc:	00003686 	andeq	r3, r0, r6, lsl #13
    a1d0:	176f1d00 	strbne	r1, [pc, -r0, lsl #26]!
    a1d4:	c6010000 	strgt	r0, [r1], -r0
    a1d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a1dc:	080034e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp}
    a1e0:	0000002e 	andeq	r0, r0, lr, lsr #32
    a1e4:	07b29c01 	ldreq	r9, [r2, r1, lsl #24]!
    a1e8:	fa1e0000 	blx	78a1f0 <__Stack_Size+0x789df0>
    a1ec:	01000032 	tsteq	r0, r2, lsr r0
    a1f0:	00007fc8 	andeq	r7, r0, r8, asr #31
    a1f4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    a1f8:	00229b14 	eoreq	r9, r2, r4, lsl fp
    a1fc:	ffc90100 			; <UNDEFINED> instruction: 0xffc90100
    a200:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    a204:	14000036 	strne	r0, [r0], #-54	; 0x36
    a208:	0000337c 	andeq	r3, r0, ip, ror r3
    a20c:	00b4ca01 	adcseq	ip, r4, r1, lsl #20
    a210:	36ee0000 	strbtcc	r0, [lr], r0
    a214:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
    a218:	ed080034 	stc	0, cr0, [r8, #-208]	; 0xffffff30
    a21c:	a1000006 	tstge	r0, r6
    a220:	20000007 	andcs	r0, r0, r7
    a224:	08025001 	stmdaeq	r2, {r0, ip, lr}
    a228:	06210031 			; <UNDEFINED> instruction: 0x06210031
    a22c:	ed080035 	stc	0, cr0, [r8, #-212]	; 0xffffff2c
    a230:	20000006 	andcs	r0, r0, r6
    a234:	08025001 	stmdaeq	r2, {r0, ip, lr}
    a238:	22000031 	andcs	r0, r0, #49	; 0x31
    a23c:	00001ba0 	andeq	r1, r0, r0, lsr #23
    a240:	12041001 	andne	r1, r4, #1
    a244:	12080035 	andne	r0, r8, #53	; 0x35
    a248:	01000000 	mrseq	r0, (UNDEF: 0)
    a24c:	32041c9c 	andcc	r1, r4, #156, 24	; 0x9c00
    a250:	24010000 	strcs	r0, [r1], #-0
    a254:	0000bf04 	andeq	fp, r0, r4, lsl #30
    a258:	00352400 	eorseq	r2, r5, r0, lsl #8
    a25c:	00001408 	andeq	r1, r0, r8, lsl #8
    a260:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    a264:	17000007 	strne	r0, [r0, -r7]
    a268:	0000347d 	andeq	r3, r0, sp, ror r4
    a26c:	5e042401 	cdppl	4, 0, cr2, cr4, cr1, {0}
    a270:	01000000 	mrseq	r0, (UNDEF: 0)
    a274:	18000037 	stmdane	r0, {r0, r1, r2, r4, r5}
    a278:	000023da 	ldrdeq	r2, [r0], -sl
    a27c:	bf042601 	svclt	0x00042601
    a280:	22000000 	andcs	r0, r0, #0
    a284:	00000037 	andeq	r0, r0, r7, lsr r0
    a288:	0031e615 	eorseq	lr, r1, r5, lsl r6
    a28c:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    a290:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
    a294:	0000000c 	andeq	r0, r0, ip
    a298:	08249c01 	stmdaeq	r4!, {r0, sl, fp, ip, pc}
    a29c:	7d160000 	ldcvc	0, cr0, [r6, #-0]
    a2a0:	01000034 	tsteq	r0, r4, lsr r0
    a2a4:	005e0447 	subseq	r0, lr, r7, asr #8
    a2a8:	50010000 	andpl	r0, r1, r0
    a2ac:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    a2b0:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    a2b4:	0a240000 	beq	90a2bc <__Stack_Size+0x909ebc>
    a2b8:	0f000001 	svceq	0x00000001
    a2bc:	33fc1e00 	mvnscc	r1, #0, 28
    a2c0:	6f010000 	svcvs	0x00010000
    a2c4:	00000845 	andeq	r0, r0, r5, asr #16
    a2c8:	49d40305 	ldmibmi	r4, {r0, r2, r8, r9}^
    a2cc:	24040800 	strcs	r0, [r4], #-2048	; 0x800
    a2d0:	23000008 	movwcs	r0, #8
    a2d4:	0000006f 	andeq	r0, r0, pc, rrx
    a2d8:	0000085a 	andeq	r0, r0, sl, asr r8
    a2dc:	00010a24 	andeq	r0, r1, r4, lsr #20
    a2e0:	1e000300 	cdpne	3, 0, cr0, cr0, cr0, {0}
    a2e4:	00003492 	muleq	r0, r2, r4
    a2e8:	086b7001 	stmdaeq	fp!, {r0, ip, sp, lr}^
    a2ec:	03050000 	movweq	r0, #20480	; 0x5000
    a2f0:	080049e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, lr}
    a2f4:	00084a04 	andeq	r4, r8, r4, lsl #20
    a2f8:	09550000 	ldmdbeq	r5, {}^	; <UNPREDICTABLE>
    a2fc:	00040000 	andeq	r0, r4, r0
    a300:	000026b2 			; <UNDEFINED> instruction: 0x000026b2
    a304:	019e0104 	orrseq	r0, lr, r4, lsl #2
    a308:	6c010000 	stcvs	0, cr0, [r1], {-0}
    a30c:	e4000036 	str	r0, [r0], #-54	; 0x36
    a310:	44000007 	strmi	r0, [r0], #-7
    a314:	ba080035 	blt	20a3f0 <__Stack_Size+0x209ff0>
    a318:	b5000002 	strlt	r0, [r0, #-2]
    a31c:	02000020 	andeq	r0, r0, #32
    a320:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    a324:	02020000 	andeq	r0, r2, #0
    a328:	00059205 	andeq	r9, r5, r5, lsl #4
    a32c:	06010200 	streq	r0, [r1], -r0, lsl #4
    a330:	0000068a 	andeq	r0, r0, sl, lsl #13
    a334:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    a338:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    a33c:	02000000 	andeq	r0, r0, #0
    a340:	06230704 	strteq	r0, [r3], -r4, lsl #14
    a344:	75030000 	strvc	r0, [r3, #-0]
    a348:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    a34c:	00005728 	andeq	r5, r0, r8, lsr #14
    a350:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a354:	0000076c 	andeq	r0, r0, ip, ror #14
    a358:	00387503 	eorseq	r7, r8, r3, lsl #10
    a35c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    a360:	01020000 	mrseq	r0, (UNDEF: 2)
    a364:	00068808 	andeq	r8, r6, r8, lsl #16
    a368:	02220400 	eoreq	r0, r2, #0, 8
    a36c:	30020000 	andcc	r0, r2, r0
    a370:	0000007a 	andeq	r0, r0, sl, ror r0
    a374:	00005705 	andeq	r5, r0, r5, lsl #14
    a378:	02010600 	andeq	r0, r1, #0, 12
    a37c:	00009439 	andeq	r9, r0, r9, lsr r4
    a380:	0c090700 	stceq	7, cr0, [r9], {-0}
    a384:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a388:	00544553 	subseq	r4, r4, r3, asr r5
    a38c:	9d040001 	stcls	0, cr0, [r4, #-4]
    a390:	02000017 	andeq	r0, r0, #23
    a394:	00007f39 	andeq	r7, r0, r9, lsr pc
    a398:	320b0400 	andcc	r0, fp, #0, 8
    a39c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    a3a0:	0000007f 	andeq	r0, r0, pc, ror r0
    a3a4:	3b020106 	blcc	8a7c4 <__Stack_Size+0x8a3c4>
    a3a8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    a3ac:	000dd407 	andeq	sp, sp, r7, lsl #8
    a3b0:	06070000 	streq	r0, [r7], -r0
    a3b4:	01000020 	tsteq	r0, r0, lsr #32
    a3b8:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    a3bc:	3b020000 	blcc	8a3c4 <__Stack_Size+0x89fc4>
    a3c0:	000000aa 	andeq	r0, r0, sl, lsr #1
    a3c4:	1a070402 	bne	1cb3d4 <__Stack_Size+0x1cafd4>
    a3c8:	09000006 	stmdbeq	r0, {r1, r2}
    a3cc:	01eb0324 	mvneq	r0, r4, lsr #6
    a3d0:	000001c3 	andeq	r0, r0, r3, asr #3
    a3d4:	3152430a 	cmpcc	r2, sl, lsl #6
    a3d8:	01ed0300 	mvneq	r0, r0, lsl #6
    a3dc:	0000006f 	andeq	r0, r0, pc, rrx
    a3e0:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    a3e4:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    a3e8:	00004c01 	andeq	r4, r0, r1, lsl #24
    a3ec:	430a0200 	movwmi	r0, #41472	; 0xa200
    a3f0:	03003252 	movweq	r3, #594	; 0x252
    a3f4:	006f01ef 	rsbeq	r0, pc, pc, ror #3
    a3f8:	0b040000 	bleq	10a400 <__Stack_Size+0x10a000>
    a3fc:	00000556 	andeq	r0, r0, r6, asr r5
    a400:	4c01f003 	stcmi	0, cr15, [r1], {3}
    a404:	06000000 	streq	r0, [r0], -r0
    a408:	0052530a 	subseq	r5, r2, sl, lsl #6
    a40c:	6f01f103 	svcvs	0x0001f103
    a410:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a414:	0005600b 	andeq	r6, r5, fp
    a418:	01f20300 	mvnseq	r0, r0, lsl #6
    a41c:	0000004c 	andeq	r0, r0, ip, asr #32
    a420:	52440a0a 	subpl	r0, r4, #40960	; 0xa000
    a424:	01f30300 	mvnseq	r0, r0, lsl #6
    a428:	0000006f 	andeq	r0, r0, pc, rrx
    a42c:	056a0b0c 	strbeq	r0, [sl, #-2828]!	; 0xb0c
    a430:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    a434:	00004c01 	andeq	r4, r0, r1, lsl #24
    a438:	a30b0e00 	movwge	r0, #48640	; 0xbe00
    a43c:	03000018 	movweq	r0, #24
    a440:	006f01f5 	strdeq	r0, [pc], #-21	; <UNPREDICTABLE>
    a444:	0b100000 	bleq	40a44c <__Stack_Size+0x40a04c>
    a448:	00000574 	andeq	r0, r0, r4, ror r5
    a44c:	4c01f603 	stcmi	6, cr15, [r1], {3}
    a450:	12000000 	andne	r0, r0, #0
    a454:	00121b0b 	andseq	r1, r2, fp, lsl #22
    a458:	01f70300 	mvnseq	r0, r0, lsl #6
    a45c:	0000006f 	andeq	r0, r0, pc, rrx
    a460:	057e0b14 	ldrbeq	r0, [lr, #-2836]!	; 0xb14
    a464:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    a468:	00004c01 	andeq	r4, r0, r1, lsl #24
    a46c:	6a0b1600 	bvs	2cfc74 <__Stack_Size+0x2cf874>
    a470:	03000014 	movweq	r0, #20
    a474:	006f01f9 	strdeq	r0, [pc], #-25	; <UNPREDICTABLE>
    a478:	0b180000 	bleq	60a480 <__Stack_Size+0x60a080>
    a47c:	00000588 	andeq	r0, r0, r8, lsl #11
    a480:	4c01fa03 	stcmi	10, cr15, [r1], {3}
    a484:	1a000000 	bne	a48c <__Stack_Size+0xa08c>
    a488:	0019300b 	andseq	r3, r9, fp
    a48c:	01fb0300 	mvnseq	r0, r0, lsl #6
    a490:	0000006f 	andeq	r0, r0, pc, rrx
    a494:	07da0b1c 	bfieq	r0, ip, #22, #5
    a498:	fc030000 	stc2	0, cr0, [r3], {-0}
    a49c:	00004c01 	andeq	r4, r0, r1, lsl #24
    a4a0:	4f0b1e00 	svcmi	0x000b1e00
    a4a4:	03000017 	movweq	r0, #23
    a4a8:	006f01fd 	strdeq	r0, [pc], #-29	; <UNPREDICTABLE>
    a4ac:	0b200000 	bleq	80a4b4 <__Stack_Size+0x80a0b4>
    a4b0:	0000059c 	muleq	r0, ip, r5
    a4b4:	4c01fe03 	stcmi	14, cr15, [r1], {3}
    a4b8:	22000000 	andcs	r0, r0, #0
    a4bc:	19380c00 	ldmdbne	r8!, {sl, fp}
    a4c0:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    a4c4:	0000d101 	andeq	sp, r0, r1, lsl #2
    a4c8:	04120d00 	ldreq	r0, [r2], #-3328	; 0xd00
    a4cc:	0002441a 	andeq	r4, r2, sl, lsl r4
    a4d0:	13680e00 	cmnne	r8, #0, 28
    a4d4:	1c040000 	stcne	0, cr0, [r4], {-0}
    a4d8:	0000004c 	andeq	r0, r0, ip, asr #32
    a4dc:	15640e00 	strbne	r0, [r4, #-3584]!	; 0xe00
    a4e0:	1d040000 	stcne	0, cr0, [r4, #-0]
    a4e4:	0000004c 	andeq	r0, r0, ip, asr #32
    a4e8:	1a280e02 	bne	a0dcf8 <__Stack_Size+0xa0d8f8>
    a4ec:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    a4f0:	0000004c 	andeq	r0, r0, ip, asr #32
    a4f4:	1a6e0e04 	bne	1b8dd0c <__Stack_Size+0x1b8d90c>
    a4f8:	1f040000 	svcne	0x00040000
    a4fc:	0000004c 	andeq	r0, r0, ip, asr #32
    a500:	160d0e06 	strne	r0, [sp], -r6, lsl #28
    a504:	20040000 	andcs	r0, r4, r0
    a508:	0000004c 	andeq	r0, r0, ip, asr #32
    a50c:	11c20e08 	bicne	r0, r2, r8, lsl #28
    a510:	21040000 	mrscs	r0, (UNDEF: 4)
    a514:	0000004c 	andeq	r0, r0, ip, asr #32
    a518:	16a80e0a 	strtne	r0, [r8], sl, lsl #28
    a51c:	22040000 	andcs	r0, r4, #0
    a520:	0000004c 	andeq	r0, r0, ip, asr #32
    a524:	12760e0c 	rsbsne	r0, r6, #12, 28	; 0xc0
    a528:	23040000 	movwcs	r0, #16384	; 0x4000
    a52c:	0000004c 	andeq	r0, r0, ip, asr #32
    a530:	12220e0e 	eorne	r0, r2, #14, 28	; 0xe0
    a534:	24040000 	strcs	r0, [r4], #-0
    a538:	0000004c 	andeq	r0, r0, ip, asr #32
    a53c:	41040010 	tstmi	r4, r0, lsl r0
    a540:	04000018 	streq	r0, [r0], #-24
    a544:	0001cf25 	andeq	ip, r1, r5, lsr #30
    a548:	040c0d00 	streq	r0, [ip], #-3328	; 0xd00
    a54c:	0002a028 	andeq	sl, r2, r8, lsr #32
    a550:	36630e00 	strbtcc	r0, [r3], -r0, lsl #28
    a554:	2a040000 	bcs	10a55c <__Stack_Size+0x10a15c>
    a558:	0000004c 	andeq	r0, r0, ip, asr #32
    a55c:	34d10e00 	ldrbcc	r0, [r1], #3584	; 0xe00
    a560:	2b040000 	blcs	10a568 <__Stack_Size+0x10a168>
    a564:	0000004c 	andeq	r0, r0, ip, asr #32
    a568:	35bc0e02 	ldrcc	r0, [ip, #3586]!	; 0xe02
    a56c:	2c040000 	stccs	0, cr0, [r4], {-0}
    a570:	0000004c 	andeq	r0, r0, ip, asr #32
    a574:	35600e04 	strbcc	r0, [r0, #-3588]!	; 0xe04
    a578:	2d040000 	stccs	0, cr0, [r4, #-0]
    a57c:	0000004c 	andeq	r0, r0, ip, asr #32
    a580:	35520e06 	ldrbcc	r0, [r2, #-3590]	; 0xe06
    a584:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    a588:	0000004c 	andeq	r0, r0, ip, asr #32
    a58c:	34de0e08 	ldrbcc	r0, [lr], #3592	; 0xe08
    a590:	2f040000 	svccs	0x00040000
    a594:	0000004c 	andeq	r0, r0, ip, asr #32
    a598:	1204000a 	andne	r0, r4, #10
    a59c:	04000035 	streq	r0, [r0], #-53	; 0x35
    a5a0:	00024f30 	andeq	r4, r2, r0, lsr pc
    a5a4:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xd00
    a5a8:	0002f019 	andeq	pc, r2, r9, lsl r0	; <UNPREDICTABLE>
    a5ac:	33860e00 	orrcc	r0, r6, #0, 28
    a5b0:	1b050000 	blne	14a5b8 <__Stack_Size+0x14a1b8>
    a5b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a5b8:	32650e00 	rsbcc	r0, r5, #0, 28
    a5bc:	1c050000 	stcne	0, cr0, [r5], {-0}
    a5c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a5c4:	33de0e04 	bicscc	r0, lr, #4, 28	; 0x40
    a5c8:	1d050000 	stcne	0, cr0, [r5, #-0]
    a5cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    a5d0:	33a20e08 			; <UNDEFINED> instruction: 0x33a20e08
    a5d4:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    a5d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    a5dc:	33270e0c 	teqcc	r7, #12, 28	; 0xc0
    a5e0:	1f050000 	svcne	0x00050000
    a5e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a5e8:	32040010 	andcc	r0, r4, #16
    a5ec:	05000032 	streq	r0, [r0, #-50]	; 0x32
    a5f0:	0002ab20 	andeq	sl, r2, r0, lsr #22
    a5f4:	35cb0f00 	strbcc	r0, [fp, #3840]	; 0xf00
    a5f8:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    a5fc:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
    a600:	00000060 	andeq	r0, r0, r0, rrx
    a604:	03979c01 	orrseq	r9, r7, #256	; 0x100
    a608:	8e100000 	cdphi	0, 1, cr0, cr0, cr0, {0}
    a60c:	01000036 	tsteq	r0, r6, lsr r0
    a610:	0003973e 	andeq	r9, r3, lr, lsr r7
    a614:	00376100 	eorseq	r6, r7, r0, lsl #2
    a618:	35661100 	strbcc	r1, [r6, #-256]!	; 0x100
    a61c:	09120800 	ldmdbeq	r2, {fp}
    a620:	03390000 	teqeq	r9, #0
    a624:	01120000 	tsteq	r2, r0
    a628:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    a62c:	0a035001 	beq	de638 <__Stack_Size+0xde238>
    a630:	11004000 	mrsne	r4, (UNDEF: 0)
    a634:	08003576 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, ip, sp}
    a638:	00000929 	andeq	r0, r0, r9, lsr #18
    a63c:	00000353 	andeq	r0, r0, r3, asr r3
    a640:	01510112 	cmpeq	r1, r2, lsl r1
    a644:	50011231 	andpl	r1, r1, r1, lsr r2
    a648:	10000a03 	andne	r0, r0, r3, lsl #20
    a64c:	35841300 	strcc	r1, [r4, #768]	; 0x300
    a650:	09290800 	stmdbeq	r9!, {fp}
    a654:	036d0000 	cmneq	sp, #0
    a658:	01120000 	tsteq	r2, r0
    a65c:	12300151 	eorsne	r0, r0, #1073741844	; 0x40000014
    a660:	0a035001 	beq	de66c <__Stack_Size+0xde26c>
    a664:	11001000 	mrsne	r1, (UNDEF: 0)
    a668:	0800358e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, ip, sp}
    a66c:	00000912 	andeq	r0, r0, r2, lsl r9
    a670:	00000387 	andeq	r0, r0, r7, lsl #7
    a674:	01510112 	cmpeq	r1, r2, lsl r1
    a678:	50011231 	andpl	r1, r1, r1, lsr r2
    a67c:	80000a03 	andhi	r0, r0, r3, lsl #20
    a680:	359c1400 	ldrcc	r1, [ip, #1024]	; 0x400
    a684:	09120800 	ldmdbeq	r2, {fp}
    a688:	01120000 	tsteq	r2, r0
    a68c:	00300151 	eorseq	r0, r0, r1, asr r1
    a690:	c3041500 	movwgt	r1, #17664	; 0x4500
    a694:	0f000001 	svceq	0x00000001
    a698:	000011e9 	andeq	r1, r0, r9, ror #3
    a69c:	35a46a01 	strcc	r6, [r4, #2561]!	; 0xa01
    a6a0:	003e0800 	eorseq	r0, lr, r0, lsl #16
    a6a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a6a8:	000003dc 	ldrdeq	r0, [r0], -ip
    a6ac:	00368e16 	eorseq	r8, r6, r6, lsl lr
    a6b0:	976a0100 	strbls	r0, [sl, -r0, lsl #2]!
    a6b4:	01000003 	tsteq	r0, r3
    a6b8:	36d21650 			; <UNDEFINED> instruction: 0x36d21650
    a6bc:	6a010000 	bvs	4a6c4 <__Stack_Size+0x4a2c4>
    a6c0:	000003dc 	ldrdeq	r0, [r0], -ip
    a6c4:	cf175101 	svcgt	0x00175101
    a6c8:	01000022 	tsteq	r0, r2, lsr #32
    a6cc:	00004c6c 	andeq	r4, r0, ip, ror #24
    a6d0:	0037bf00 	eorseq	fp, r7, r0, lsl #30
    a6d4:	04150000 	ldreq	r0, [r5], #-0
    a6d8:	00000244 	andeq	r0, r0, r4, asr #4
    a6dc:	0035220f 	eorseq	r2, r5, pc, lsl #4
    a6e0:	e2a40100 	adc	r0, r4, #0, 2
    a6e4:	a0080035 	andge	r0, r8, r5, lsr r0
    a6e8:	01000000 	mrseq	r0, (UNDEF: 0)
    a6ec:	00047f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    a6f0:	368e1000 	strcc	r1, [lr], r0
    a6f4:	a4010000 	strge	r0, [r1], #-0
    a6f8:	00000397 	muleq	r0, r7, r3
    a6fc:	0000384f 	andeq	r3, r0, pc, asr #16
    a700:	00350310 	eorseq	r0, r5, r0, lsl r3
    a704:	7fa40100 	svcvc	0x00a40100
    a708:	83000004 	movwhi	r0, #4
    a70c:	17000038 	smladxne	r0, r8, r0, r0
    a710:	000022cf 	andeq	r2, r0, pc, asr #5
    a714:	004ca601 	subeq	sl, ip, r1, lsl #12
    a718:	38b70000 	ldmcc	r7!, {}	; <UNPREDICTABLE>
    a71c:	3a170000 	bcc	5ca724 <__Stack_Size+0x5ca324>
    a720:	01000035 	tsteq	r0, r5, lsr r0
    a724:	00004ca6 	andeq	r4, r0, r6, lsr #25
    a728:	0038e100 	eorseq	lr, r8, r0, lsl #2
    a72c:	36a31700 	strtcc	r1, [r3], r0, lsl #14
    a730:	a6010000 	strge	r0, [r1], -r0
    a734:	0000004c 	andeq	r0, r0, ip, asr #32
    a738:	00003917 	andeq	r3, r0, r7, lsl r9
    a73c:	0034e717 	eorseq	lr, r4, r7, lsl r7
    a740:	4ca60100 	stfmis	f0, [r6]
    a744:	67000000 	strvs	r0, [r0, -r0]
    a748:	18000039 	stmdane	r0, {r0, r3, r4, r5}
    a74c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    a750:	003aa701 	eorseq	sl, sl, r1, lsl #14
    a754:	39920000 	ldmibcc	r2, {}	; <UNPREDICTABLE>
    a758:	97190000 	ldrls	r0, [r9, -r0]
    a75c:	01000033 	tsteq	r0, r3, lsr r0
    a760:	0002f0a8 	andeq	pc, r2, r8, lsr #1
    a764:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    a768:	0036181a 	eorseq	r1, r6, sl, lsl r8
    a76c:	00094008 	andeq	r4, r9, r8
    a770:	50011200 	andpl	r1, r1, r0, lsl #4
    a774:	00549102 	subseq	r9, r4, r2, lsl #2
    a778:	a0041500 	andge	r1, r4, r0, lsl #10
    a77c:	02000002 	andeq	r0, r0, #2
    a780:	06280704 	strteq	r0, [r8], -r4, lsl #14
    a784:	3a1b0000 	bcc	6ca78c <__Stack_Size+0x6ca38c>
    a788:	01000036 	tsteq	r0, r6, lsr r0
    a78c:	36820108 	strcc	r0, [r2], r8, lsl #2
    a790:	00180800 	andseq	r0, r8, r0, lsl #16
    a794:	9c010000 	stcls	0, cr0, [r1], {-0}
    a798:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    a79c:	0036d21c 	eorseq	sp, r6, ip, lsl r2
    a7a0:	01080100 	mrseq	r0, (UNDEF: 24)
    a7a4:	000003dc 	ldrdeq	r0, [r0], -ip
    a7a8:	1b005001 	blne	1e7b4 <__Stack_Size+0x1e3b4>
    a7ac:	0000352b 	andeq	r3, r0, fp, lsr #10
    a7b0:	9a012f01 	bls	563bc <__Stack_Size+0x55fbc>
    a7b4:	12080036 	andne	r0, r8, #54	; 0x36
    a7b8:	01000000 	mrseq	r0, (UNDEF: 0)
    a7bc:	0004d69c 	muleq	r4, ip, r6
    a7c0:	35031c00 	strcc	r1, [r3, #-3072]	; 0xc00
    a7c4:	2f010000 	svccs	0x00010000
    a7c8:	00047f01 	andeq	r7, r4, r1, lsl #30
    a7cc:	00500100 	subseq	r0, r0, r0, lsl #2
    a7d0:	0015201b 	andseq	r2, r5, fp, lsl r0
    a7d4:	014e0100 	mrseq	r0, (UNDEF: 94)
    a7d8:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
    a7dc:	00000018 	andeq	r0, r0, r8, lsl r0
    a7e0:	05099c01 	streq	r9, [r9, #-3073]	; 0xc01
    a7e4:	8e1c0000 	cdphi	0, 1, cr0, cr12, cr0, {0}
    a7e8:	01000036 	tsteq	r0, r6, lsr r0
    a7ec:	0397014e 	orrseq	r0, r7, #-2147483629	; 0x80000013
    a7f0:	50010000 	andpl	r0, r1, r0
    a7f4:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    a7f8:	014e0100 	mrseq	r0, (UNDEF: 94)
    a7fc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    a800:	1b005101 	blne	1ec0c <__Stack_Size+0x1e80c>
    a804:	00003632 	andeq	r3, r0, r2, lsr r6
    a808:	c4016901 	strgt	r6, [r1], #-2305	; 0x901
    a80c:	18080036 	stmdane	r8, {r1, r2, r4, r5}
    a810:	01000000 	mrseq	r0, (UNDEF: 0)
    a814:	00053c9c 	muleq	r5, ip, ip
    a818:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    a81c:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    a820:	00039701 	andeq	r9, r3, r1, lsl #14
    a824:	1c500100 	ldfnee	f0, [r0], {-0}
    a828:	000010ec 	andeq	r1, r0, ip, ror #1
    a82c:	bf016901 	svclt	0x00016901
    a830:	01000000 	mrseq	r0, (UNDEF: 0)
    a834:	411b0051 	tstmi	fp, r1, asr r0
    a838:	01000035 	tsteq	r0, r5, lsr r0
    a83c:	36dc018c 	ldrbcc	r0, [ip], ip, lsl #3
    a840:	001e0800 	andseq	r0, lr, r0, lsl #16
    a844:	9c010000 	stcls	0, cr0, [r1], {-0}
    a848:	000005a1 	andeq	r0, r0, r1, lsr #11
    a84c:	00368e1c 	eorseq	r8, r6, ip, lsl lr
    a850:	018c0100 	orreq	r0, ip, r0, lsl #2
    a854:	00000397 	muleq	r0, r7, r3
    a858:	931d5001 	tstls	sp, #1
    a85c:	01000035 	tsteq	r0, r5, lsr r0
    a860:	005e018c 	subseq	r0, lr, ip, lsl #3
    a864:	39bd0000 	ldmibcc	sp!, {}	; <UNPREDICTABLE>
    a868:	ec1d0000 	ldc	0, cr0, [sp], {-0}
    a86c:	01000010 	tsteq	r0, r0, lsl r0
    a870:	00bf018c 	adcseq	r0, pc, ip, lsl #3
    a874:	39de0000 	ldmibcc	lr, {}^	; <UNPREDICTABLE>
    a878:	091e0000 	ldmdbeq	lr, {}	; <UNPREDICTABLE>
    a87c:	01000042 	tsteq	r0, r2, asr #32
    a880:	004c018e 	subeq	r0, ip, lr, lsl #3
    a884:	3a180000 	bcc	60a88c <__Stack_Size+0x60a48c>
    a888:	b91e0000 	ldmdblt	lr, {}	; <UNPREDICTABLE>
    a88c:	01000024 	tsteq	r0, r4, lsr #32
    a890:	004c018e 	subeq	r0, ip, lr, lsl #3
    a894:	3a450000 	bcc	114a89c <__Stack_Size+0x114a49c>
    a898:	1b000000 	blne	a8a0 <__Stack_Size+0xa4a0>
    a89c:	000034a0 	andeq	r3, r0, r0, lsr #9
    a8a0:	fa01b701 	blx	784ac <__Stack_Size+0x780ac>
    a8a4:	12080036 	andne	r0, r8, #54	; 0x36
    a8a8:	01000000 	mrseq	r0, (UNDEF: 0)
    a8ac:	0005e49c 	muleq	r5, ip, r4
    a8b0:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    a8b4:	b7010000 	strlt	r0, [r1, -r0]
    a8b8:	00039701 	andeq	r9, r3, r1, lsl #14
    a8bc:	1d500100 	ldfnee	f0, [r0, #-0]
    a8c0:	000034f4 	strdeq	r3, [r0], -r4
    a8c4:	4c01b701 	stcmi	7, cr11, [r1], {1}
    a8c8:	8d000000 	stchi	0, cr0, [r0, #-0]
    a8cc:	1c00003a 	stcne	0, cr0, [r0], {58}	; 0x3a
    a8d0:	000010ec 	andeq	r1, r0, ip, ror #1
    a8d4:	bf01b701 	svclt	0x0001b701
    a8d8:	01000000 	mrseq	r0, (UNDEF: 0)
    a8dc:	d41b0052 	ldrle	r0, [fp], #-82	; 0x52
    a8e0:	0100001f 	tsteq	r0, pc, lsl r0
    a8e4:	370c01d4 			; <UNDEFINED> instruction: 0x370c01d4
    a8e8:	00040800 	andeq	r0, r4, r0, lsl #16
    a8ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    a8f0:	00000617 	andeq	r0, r0, r7, lsl r6
    a8f4:	00368e1c 	eorseq	r8, r6, ip, lsl lr
    a8f8:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a8fc:	00000397 	muleq	r0, r7, r3
    a900:	2b1c5001 	blcs	71e90c <__Stack_Size+0x71e50c>
    a904:	0100000a 	tsteq	r0, sl
    a908:	004c01d4 	ldrdeq	r0, [ip], #-20	; 0xffffffec
    a90c:	51010000 	mrspl	r0, (UNDEF: 1)
    a910:	20fb1f00 	rscscs	r1, fp, r0, lsl #30
    a914:	e6010000 	str	r0, [r1], -r0
    a918:	00004c01 	andeq	r4, r0, r1, lsl #24
    a91c:	00371000 	eorseq	r1, r7, r0
    a920:	00000608 	andeq	r0, r0, r8, lsl #12
    a924:	429c0100 	addsmi	r0, ip, #0, 2
    a928:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    a92c:	0000368e 	andeq	r3, r0, lr, lsl #13
    a930:	9701e601 	strls	lr, [r1, -r1, lsl #12]
    a934:	c7000003 	strgt	r0, [r0, -r3]
    a938:	0000003a 	andeq	r0, r0, sl, lsr r0
    a93c:	0035da1b 	eorseq	sp, r5, fp, lsl sl
    a940:	01fb0100 	mvnseq	r0, r0, lsl #2
    a944:	08003716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, ip, sp}
    a948:	0000001e 	andeq	r0, r0, lr, lsl r0
    a94c:	06759c01 	ldrbteq	r9, [r5], -r1, lsl #24
    a950:	8e1c0000 	cdphi	0, 1, cr0, cr12, cr0, {0}
    a954:	01000036 	tsteq	r0, r6, lsr r0
    a958:	039701fb 	orrseq	r0, r7, #-1073741762	; 0xc000003e
    a95c:	50010000 	andpl	r0, r1, r0
    a960:	00360c1c 	eorseq	r0, r6, ip, lsl ip
    a964:	01fb0100 	mvnseq	r0, r0, lsl #2
    a968:	0000004c 	andeq	r0, r0, ip, asr #32
    a96c:	1b005101 	blne	1ed78 <__Stack_Size+0x1e978>
    a970:	00003693 	muleq	r0, r3, r6
    a974:	34021601 	strcc	r1, [r2], #-1537	; 0x601
    a978:	18080037 	stmdane	r8, {r0, r1, r2, r4, r5}
    a97c:	01000000 	mrseq	r0, (UNDEF: 0)
    a980:	0006a89c 	muleq	r6, ip, r8
    a984:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    a988:	16010000 	strne	r0, [r1], -r0
    a98c:	00039702 	andeq	r9, r3, r2, lsl #14
    a990:	1c500100 	ldfnee	f0, [r0], {-0}
    a994:	000010ec 	andeq	r1, r0, ip, ror #1
    a998:	bf021601 	svclt	0x00021601
    a99c:	01000000 	mrseq	r0, (UNDEF: 0)
    a9a0:	a91b0051 	ldmdbge	fp, {r0, r4, r6}
    a9a4:	01000035 	tsteq	r0, r5, lsr r0
    a9a8:	374c0233 	smlaldxcc	r0, ip, r3, r2
    a9ac:	00160800 	andseq	r0, r6, r0, lsl #16
    a9b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a9b4:	000006dd 	ldrdeq	r0, [r0], -sp
    a9b8:	00368e1c 	eorseq	r8, r6, ip, lsl lr
    a9bc:	02330100 	eorseq	r0, r3, #0, 2
    a9c0:	00000397 	muleq	r0, r7, r3
    a9c4:	281d5001 	ldmdacs	sp, {r0, ip, lr}
    a9c8:	0100001a 	tsteq	r0, sl, lsl r0
    a9cc:	004c0233 	subeq	r0, ip, r3, lsr r2
    a9d0:	3ae80000 	bcc	ffa0a9d8 <SCS_BASE+0x1f9fc9d8>
    a9d4:	1b000000 	blne	a9dc <__Stack_Size+0xa5dc>
    a9d8:	000036aa 	andeq	r3, r0, sl, lsr #13
    a9dc:	62024601 	andvs	r4, r2, #1048576	; 0x100000
    a9e0:	0c080037 	stceq	0, cr0, [r8], {55}	; 0x37
    a9e4:	01000000 	mrseq	r0, (UNDEF: 0)
    a9e8:	0007029c 	muleq	r7, ip, r2
    a9ec:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    a9f0:	46010000 	strmi	r0, [r1], -r0
    a9f4:	00039702 	andeq	r9, r3, r2, lsl #14
    a9f8:	00500100 	subseq	r0, r0, r0, lsl #2
    a9fc:	0036ba1b 	eorseq	fp, r6, fp, lsl sl
    aa00:	02590100 	subseq	r0, r9, #0, 2
    aa04:	0800376e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, ip, sp}
    aa08:	00000018 	andeq	r0, r0, r8, lsl r0
    aa0c:	07359c01 	ldreq	r9, [r5, -r1, lsl #24]!
    aa10:	8e1c0000 	cdphi	0, 1, cr0, cr12, cr0, {0}
    aa14:	01000036 	tsteq	r0, r6, lsr r0
    aa18:	03970259 	orrseq	r0, r7, #-1879048187	; 0x90000005
    aa1c:	50010000 	andpl	r0, r1, r0
    aa20:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    aa24:	02590100 	subseq	r0, r9, #0, 2
    aa28:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa2c:	1f005101 	svcne	0x00005101
    aa30:	0000359e 	muleq	r0, lr, r5
    aa34:	4c027701 	stcmi	7, cr7, [r2], {1}
    aa38:	86000000 	strhi	r0, [r0], -r0
    aa3c:	0c080037 	stceq	0, cr0, [r8], {55}	; 0x37
    aa40:	01000000 	mrseq	r0, (UNDEF: 0)
    aa44:	00077e9c 	muleq	r7, ip, lr
    aa48:	368e1d00 	strcc	r1, [lr], r0, lsl #26
    aa4c:	77010000 	strvc	r0, [r1, -r0]
    aa50:	00039702 	andeq	r9, r3, r2, lsl #14
    aa54:	003b0900 	eorseq	r0, fp, r0, lsl #18
    aa58:	356f1c00 	strbcc	r1, [pc, #-3072]!	; 9e60 <__Stack_Size+0x9a60>
    aa5c:	77010000 	strvc	r0, [r1, -r0]
    aa60:	00005e02 	andeq	r5, r0, r2, lsl #28
    aa64:	1e510100 	rdfnes	f0, f1, f0
    aa68:	000036cb 	andeq	r3, r0, fp, asr #13
    aa6c:	4c027901 	stcmi	9, cr7, [r2], {1}
    aa70:	2a000000 	bcs	aa78 <__Stack_Size+0xa678>
    aa74:	0000003b 	andeq	r0, r0, fp, lsr r0
    aa78:	0034af1f 	eorseq	sl, r4, pc, lsl pc
    aa7c:	02950100 	addseq	r0, r5, #0, 2
    aa80:	0000004c 	andeq	r0, r0, ip, asr #32
    aa84:	08003792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip, sp}
    aa88:	00000006 	andeq	r0, r0, r6
    aa8c:	07a99c01 	streq	r9, [r9, r1, lsl #24]!
    aa90:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
    aa94:	01000036 	tsteq	r0, r6, lsr r0
    aa98:	03970295 	orrseq	r0, r7, #1342177289	; 0x50000009
    aa9c:	3b490000 	blcc	124aaa4 <__Stack_Size+0x124a6a4>
    aaa0:	1b000000 	blne	aaa8 <__Stack_Size+0xa6a8>
    aaa4:	00003577 	andeq	r3, r0, r7, ror r5
    aaa8:	9802ab01 	stmdals	r2, {r0, r8, r9, fp, sp, pc}
    aaac:	1c080037 	stcne	0, cr0, [r8], {55}	; 0x37
    aab0:	01000000 	mrseq	r0, (UNDEF: 0)
    aab4:	0007dc9c 	muleq	r7, ip, ip
    aab8:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    aabc:	ab010000 	blge	4aac4 <__Stack_Size+0x4a6c4>
    aac0:	00039702 	andeq	r9, r3, r2, lsl #14
    aac4:	1c500100 	ldfnee	f0, [r0], {-0}
    aac8:	00001368 	andeq	r1, r0, r8, ror #6
    aacc:	4c02ab01 	stcmi	11, cr10, [r2], {1}
    aad0:	01000000 	mrseq	r0, (UNDEF: 0)
    aad4:	341f0051 	ldrcc	r0, [pc], #-81	; aadc <__Stack_Size+0xa6dc>
    aad8:	01000021 	tsteq	r0, r1, lsr #32
    aadc:	009402d0 			; <UNDEFINED> instruction: 0x009402d0
    aae0:	37b40000 	ldrcc	r0, [r4, r0]!
    aae4:	000c0800 	andeq	r0, ip, r0, lsl #16
    aae8:	9c010000 	stcls	0, cr0, [r1], {-0}
    aaec:	00000825 	andeq	r0, r0, r5, lsr #16
    aaf0:	00368e1d 	eorseq	r8, r6, sp, lsl lr
    aaf4:	02d00100 	sbcseq	r0, r0, #0, 2
    aaf8:	00000397 	muleq	r0, r7, r3
    aafc:	00003b6a 	andeq	r3, r0, sl, ror #22
    ab00:	0034c41c 	eorseq	ip, r4, ip, lsl r4
    ab04:	02d00100 	sbcseq	r0, r0, #0, 2
    ab08:	0000004c 	andeq	r0, r0, ip, asr #32
    ab0c:	da1e5101 	ble	79ef18 <__Stack_Size+0x79eb18>
    ab10:	01000023 	tsteq	r0, r3, lsr #32
    ab14:	009402d2 			; <UNDEFINED> instruction: 0x009402d2
    ab18:	3b8b0000 	blcc	fe2cab20 <SCS_BASE+0x1e2bcb20>
    ab1c:	1b000000 	blne	ab24 <__Stack_Size+0xa724>
    ab20:	00003620 	andeq	r3, r0, r0, lsr #12
    ab24:	c002fd01 	andgt	pc, r2, r1, lsl #26
    ab28:	08080037 	stmdaeq	r8, {r0, r1, r2, r4, r5}
    ab2c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab30:	00085a9c 	muleq	r8, ip, sl
    ab34:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    ab38:	fd010000 	stc2	0, cr0, [r1, #-0]
    ab3c:	00039702 	andeq	r9, r3, r2, lsl #14
    ab40:	1d500100 	ldfnee	f0, [r0, #-0]
    ab44:	000034c4 	andeq	r3, r0, r4, asr #9
    ab48:	4c02fd01 	stcmi	13, cr15, [r2], {1}
    ab4c:	b3000000 	movwlt	r0, #0
    ab50:	0000003b 	andeq	r0, r0, fp, lsr r0
    ab54:	0035f81f 	eorseq	pc, r5, pc, lsl r8	; <UNPREDICTABLE>
    ab58:	03180100 	tsteq	r8, #0, 2
    ab5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    ab60:	080037c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip, sp}
    ab64:	00000026 	andeq	r0, r0, r6, lsr #32
    ab68:	08d19c01 	ldmeq	r1, {r0, sl, fp, ip, pc}^
    ab6c:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
    ab70:	01000036 	tsteq	r0, r6, lsr r0
    ab74:	03970318 	orrseq	r0, r7, #24, 6	; 0x60000000
    ab78:	3bd40000 	blcc	ff50ab80 <SCS_BASE+0x1f4fcb80>
    ab7c:	931d0000 	tstls	sp, #0
    ab80:	01000035 	tsteq	r0, r5, lsr r0
    ab84:	005e0318 	subseq	r0, lr, r8, lsl r3
    ab88:	3bf50000 	blcc	ffd4ab90 <SCS_BASE+0x1fd3cb90>
    ab8c:	da1e0000 	ble	78ab94 <__Stack_Size+0x78a794>
    ab90:	01000023 	tsteq	r0, r3, lsr #32
    ab94:	009f031a 	addseq	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
    ab98:	3c160000 	ldccc	0, cr0, [r6], {-0}
    ab9c:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    aba0:	01000042 	tsteq	r0, r2, asr #32
    aba4:	004c031b 	subeq	r0, ip, fp, lsl r3
    aba8:	b91e0000 	ldmdblt	lr, {}	; <UNPREDICTABLE>
    abac:	01000024 	tsteq	r0, r4, lsr #32
    abb0:	004c031b 	subeq	r0, ip, fp, lsl r3
    abb4:	3c350000 	ldccc	0, cr0, [r5], #-0
    abb8:	951e0000 	ldrls	r0, [lr, #-0]
    abbc:	01000022 	tsteq	r0, r2, lsr #32
    abc0:	004c031b 	subeq	r0, ip, fp, lsl r3
    abc4:	3c660000 	stclcc	0, cr0, [r6], #-0
    abc8:	1b000000 	blne	abd0 <__Stack_Size+0xa7d0>
    abcc:	00003649 	andeq	r3, r0, r9, asr #12
    abd0:	ee035101 	adfs	f5, f3, f1
    abd4:	10080037 	andne	r0, r8, r7, lsr r0
    abd8:	01000000 	mrseq	r0, (UNDEF: 0)
    abdc:	0009129c 	muleq	r9, ip, r2
    abe0:	368e1c00 	strcc	r1, [lr], r0, lsl #24
    abe4:	51010000 	mrspl	r0, (UNDEF: 1)
    abe8:	00039703 	andeq	r9, r3, r3, lsl #14
    abec:	1d500100 	ldfnee	f0, [r0, #-0]
    abf0:	00003593 	muleq	r0, r3, r5
    abf4:	5e035101 	adfpls	f5, f3, f1
    abf8:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    abfc:	2000003c 	andcs	r0, r0, ip, lsr r0
    ac00:	00004209 	andeq	r4, r0, r9, lsl #4
    ac04:	4c035301 	stcmi	3, cr5, [r3], {1}
    ac08:	00000000 	andeq	r0, r0, r0
    ac0c:	00318121 	eorseq	r8, r1, r1, lsr #2
    ac10:	01150500 	tsteq	r5, r0, lsl #10
    ac14:	00000929 	andeq	r0, r0, r9, lsr #18
    ac18:	00003a22 	andeq	r3, r0, r2, lsr #20
    ac1c:	00bf2200 	adcseq	r2, pc, r0, lsl #4
    ac20:	21000000 	mrscs	r0, (UNDEF: 0)
    ac24:	000023b3 			; <UNDEFINED> instruction: 0x000023b3
    ac28:	40011405 	andmi	r1, r1, r5, lsl #8
    ac2c:	22000009 	andcs	r0, r0, #9
    ac30:	0000003a 	andeq	r0, r0, sl, lsr r0
    ac34:	0000bf22 	andeq	fp, r0, r2, lsr #30
    ac38:	0d210000 	stceq	0, cr0, [r1, #-0]
    ac3c:	05000034 	streq	r0, [r0, #-52]	; 0x34
    ac40:	09520110 	ldmdbeq	r2, {r4, r8}^
    ac44:	52220000 	eorpl	r0, r2, #0
    ac48:	00000009 	andeq	r0, r0, r9
    ac4c:	02f00415 	rscseq	r0, r0, #352321536	; 0x15000000
    ac50:	07000000 	streq	r0, [r0, -r0]
    ac54:	04000002 	streq	r0, [r0], #-2
    ac58:	00289f00 	eoreq	r9, r8, r0, lsl #30
    ac5c:	9e010400 	cfcpysls	mvf0, mvf1
    ac60:	01000001 	tsteq	r0, r1
    ac64:	0000371d 	andeq	r3, r0, sp, lsl r7
    ac68:	000007e4 	andeq	r0, r0, r4, ror #15
    ac6c:	08003800 	stmdaeq	r0, {fp, ip, sp}
    ac70:	0000008c 	andeq	r0, r0, ip, lsl #1
    ac74:	0000227c 	andeq	r2, r0, ip, ror r2
    ac78:	c1050402 	tstgt	r5, r2, lsl #8
    ac7c:	02000005 	andeq	r0, r0, #5
    ac80:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    ac84:	01020000 	mrseq	r0, (UNDEF: 2)
    ac88:	00068a06 	andeq	r8, r6, r6, lsl #20
    ac8c:	33750300 	cmncc	r5, #0, 6
    ac90:	27020032 	smladxcs	r2, r2, r0, r0
    ac94:	00000045 	andeq	r0, r0, r5, asr #32
    ac98:	23070402 	movwcs	r0, #29698	; 0x7402
    ac9c:	02000006 	andeq	r0, r0, #6
    aca0:	076c0702 	strbeq	r0, [ip, -r2, lsl #14]!
    aca4:	75030000 	strvc	r0, [r3, #-0]
    aca8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    acac:	0000005d 	andeq	r0, r0, sp, asr r0
    acb0:	88080102 	stmdahi	r8, {r1, r8}
    acb4:	04000006 	streq	r0, [r0], #-6
    acb8:	00000a50 	andeq	r0, r0, r0, asr sl
    acbc:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    acc0:	45050000 	strmi	r0, [r5, #-0]
    acc4:	04000000 	streq	r0, [r0], #-0
    acc8:	00002fcd 	andeq	r2, r0, sp, asr #31
    accc:	007f3302 	rsbseq	r3, pc, r2, lsl #6
    acd0:	6f060000 	svcvs	0x00060000
    acd4:	07000000 	streq	r0, [r0, -r0]
    acd8:	99390201 	ldmdbls	r9!, {r0, r9}
    acdc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ace0:	00000c09 	andeq	r0, r0, r9, lsl #24
    ace4:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    ace8:	00010054 	andeq	r0, r1, r4, asr r0
    acec:	00179d04 	andseq	r9, r7, r4, lsl #26
    acf0:	84390200 	ldrthi	r0, [r9], #-512	; 0x200
    acf4:	07000000 	streq	r0, [r0, -r0]
    acf8:	b93b0201 	ldmdblt	fp!, {r0, r9}
    acfc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ad00:	00000dd4 	ldrdeq	r0, [r0], -r4
    ad04:	20060800 	andcs	r0, r6, r0, lsl #16
    ad08:	00010000 	andeq	r0, r1, r0
    ad0c:	000c0f04 	andeq	r0, ip, r4, lsl #30
    ad10:	a43b0200 	ldrtge	r0, [fp], #-512	; 0x200
    ad14:	02000000 	andeq	r0, r0, #0
    ad18:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    ad1c:	100a0000 	andne	r0, sl, r0
    ad20:	09020203 	stmdbeq	r2, {r0, r1, r9}
    ad24:	0b000001 	bleq	ad30 <__Stack_Size+0xa930>
    ad28:	00003743 	andeq	r3, r0, r3, asr #14
    ad2c:	64020403 	strvs	r0, [r2], #-1027	; 0x403
    ad30:	00000000 	andeq	r0, r0, r0
    ad34:	0037700b 	eorseq	r7, r7, fp
    ad38:	02050300 	andeq	r0, r5, #0, 6
    ad3c:	00000064 	andeq	r0, r0, r4, rrx
    ad40:	41560c04 	cmpmi	r6, r4, lsl #24
    ad44:	0603004c 	streq	r0, [r3], -ip, asr #32
    ad48:	00006402 	andeq	r6, r0, r2, lsl #8
    ad4c:	170b0800 	strne	r0, [fp, -r0, lsl #16]
    ad50:	03000037 	movweq	r0, #55	; 0x37
    ad54:	00740207 	rsbseq	r0, r4, r7, lsl #4
    ad58:	000c0000 	andeq	r0, ip, r0
    ad5c:	0037750d 	eorseq	r7, r7, sp, lsl #10
    ad60:	02080300 	andeq	r0, r8, #0, 6
    ad64:	000000cb 	andeq	r0, r0, fp, asr #1
    ad68:	0037580e 	eorseq	r5, r7, lr, lsl #16
    ad6c:	002b0100 	eoreq	r0, fp, r0, lsl #2
    ad70:	18080038 	stmdane	r8, {r3, r4, r5}
    ad74:	01000000 	mrseq	r0, (UNDEF: 0)
    ad78:	0001389c 	muleq	r1, ip, r8
    ad7c:	37850f00 	strcc	r0, [r5, r0, lsl #30]
    ad80:	2b010000 	blcs	4ad88 <__Stack_Size+0x4a988>
    ad84:	0000003a 	andeq	r0, r0, sl, lsr r0
    ad88:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    ad8c:	000012bb 			; <UNDEFINED> instruction: 0x000012bb
    ad90:	38184201 	ldmdacc	r8, {r0, r9, lr}
    ad94:	000c0800 	andeq	r0, ip, r0, lsl #16
    ad98:	9c010000 	stcls	0, cr0, [r1], {-0}
    ad9c:	0000015b 	andeq	r0, r0, fp, asr r1
    ada0:	0012c60f 	andseq	ip, r2, pc, lsl #12
    ada4:	3a420100 	bcc	108b1ac <__Stack_Size+0x108adac>
    ada8:	01000000 	mrseq	r0, (UNDEF: 0)
    adac:	a80e0050 	stmdage	lr, {r4, r6}
    adb0:	0100001a 	tsteq	r0, sl, lsl r0
    adb4:	00382455 	eorseq	r2, r8, r5, asr r4
    adb8:	00002808 	andeq	r2, r0, r8, lsl #16
    adbc:	809c0100 	addshi	r0, ip, r0, lsl #2
    adc0:	10000001 	andne	r0, r0, r1
    adc4:	00003748 	andeq	r3, r0, r8, asr #14
    adc8:	003a5501 	eorseq	r5, sl, r1, lsl #10
    adcc:	3cca0000 	stclcc	0, cr0, [sl], {0}
    add0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    add4:	00001785 	andeq	r1, r0, r5, lsl #15
    add8:	384c7001 	stmdacc	ip, {r0, ip, sp, lr}^
    addc:	00180800 	andseq	r0, r8, r0, lsl #16
    ade0:	9c010000 	stcls	0, cr0, [r1], {-0}
    ade4:	000001a3 	andeq	r0, r0, r3, lsr #3
    ade8:	0010ec0f 	andseq	lr, r0, pc, lsl #24
    adec:	b9700100 	ldmdblt	r0!, {r8}^
    adf0:	01000000 	mrseq	r0, (UNDEF: 0)
    adf4:	e1110050 	tst	r1, r0, asr r0
    adf8:	01000036 	tsteq	r0, r6, lsr r0
    adfc:	00003a86 	andeq	r3, r0, r6, lsl #21
    ae00:	00386400 	eorseq	r6, r8, r0, lsl #8
    ae04:	00000c08 	andeq	r0, r0, r8, lsl #24
    ae08:	129c0100 	addsne	r0, ip, #0, 2
    ae0c:	000036f4 	strdeq	r3, [r0], -r4
    ae10:	00999601 	addseq	r9, r9, r1, lsl #12
    ae14:	38700000 	ldmdacc	r0!, {}^	; <UNPREDICTABLE>
    ae18:	001c0800 	andseq	r0, ip, r0, lsl #16
    ae1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae20:	00370a10 	eorseq	r0, r7, r0, lsl sl
    ae24:	53960100 	orrspl	r0, r6, #0, 2
    ae28:	05000000 	streq	r0, [r0, #-0]
    ae2c:	1300003d 	movwne	r0, #61	; 0x3d
    ae30:	000032e8 	andeq	r3, r0, r8, ror #5
    ae34:	003a9801 	eorseq	r9, sl, r1, lsl #16
    ae38:	3d260000 	stccc	0, cr0, [r6, #-0]
    ae3c:	74140000 	ldrvc	r0, [r4], #-0
    ae40:	0100706d 	tsteq	r0, sp, rrx
    ae44:	00003a98 	muleq	r0, r8, sl
    ae48:	003d4500 	eorseq	r4, sp, r0, lsl #10
    ae4c:	23da1300 	bicscs	r1, sl, #0, 6
    ae50:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    ae54:	00000099 	muleq	r0, r9, r0
    ae58:	00003d72 	andeq	r3, r0, r2, ror sp
    ae5c:	1f3e0000 	svcne	0x003e0000
    ae60:	00040000 	andeq	r0, r4, r0
    ae64:	000029c7 	andeq	r2, r0, r7, asr #19
    ae68:	019e0104 	orrseq	r0, lr, r4, lsl #2
    ae6c:	8b010000 	blhi	4ae74 <__Stack_Size+0x4aa74>
    ae70:	e400003a 	str	r0, [r0], #-58	; 0x3a
    ae74:	8c000007 	stchi	0, cr0, [r0], {7}
    ae78:	44080038 	strmi	r0, [r8], #-56	; 0x38
    ae7c:	3100000a 	tstcc	r0, sl
    ae80:	02000023 	andeq	r0, r0, #35	; 0x23
    ae84:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    ae88:	02020000 	andeq	r0, r2, #0
    ae8c:	00059205 	andeq	r9, r5, r5, lsl #4
    ae90:	06010200 	streq	r0, [r1], -r0, lsl #4
    ae94:	0000068a 	andeq	r0, r0, sl, lsl #13
    ae98:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    ae9c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    aea0:	02000000 	andeq	r0, r0, #0
    aea4:	06230704 	strteq	r0, [r3], -r4, lsl #14
    aea8:	75030000 	strvc	r0, [r3, #-0]
    aeac:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    aeb0:	00005728 	andeq	r5, r0, r8, lsr #14
    aeb4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    aeb8:	0000076c 	andeq	r0, r0, ip, ror #14
    aebc:	00387503 	eorseq	r7, r8, r3, lsl #10
    aec0:	00682902 	rsbeq	r2, r8, r2, lsl #18
    aec4:	01020000 	mrseq	r0, (UNDEF: 2)
    aec8:	00068808 	andeq	r8, r6, r8, lsl #16
    aecc:	0a500400 	beq	140bed4 <__Stack_Size+0x140bad4>
    aed0:	2f020000 	svccs	0x00020000
    aed4:	0000007a 	andeq	r0, r0, sl, ror r0
    aed8:	00004505 	andeq	r4, r0, r5, lsl #10
    aedc:	02220400 	eoreq	r0, r2, #0, 8
    aee0:	30020000 	andcc	r0, r2, r0
    aee4:	0000008a 	andeq	r0, r0, sl, lsl #1
    aee8:	00005705 	andeq	r5, r0, r5, lsl #14
    aeec:	02010600 	andeq	r0, r1, #0, 12
    aef0:	0000a439 	andeq	sl, r0, r9, lsr r4
    aef4:	0c090700 	stceq	7, cr0, [r9], {-0}
    aef8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    aefc:	00544553 	subseq	r4, r4, r3, asr r5
    af00:	9d040001 	stcls	0, cr0, [r4, #-4]
    af04:	02000017 	andeq	r0, r0, #23
    af08:	00008f39 	andeq	r8, r0, r9, lsr pc
    af0c:	320b0400 	andcc	r0, fp, #0, 8
    af10:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    af14:	0000008f 	andeq	r0, r0, pc, lsl #1
    af18:	3b020106 	blcc	8b338 <__Stack_Size+0x8af38>
    af1c:	000000cf 	andeq	r0, r0, pc, asr #1
    af20:	000dd407 	andeq	sp, sp, r7, lsl #8
    af24:	06070000 	streq	r0, [r7], -r0
    af28:	01000020 	tsteq	r0, r0, lsr #32
    af2c:	0c0f0400 	cfstrseq	mvf0, [pc], {-0}
    af30:	3b020000 	blcc	8af38 <__Stack_Size+0x8ab38>
    af34:	000000ba 	strheq	r0, [r0], -sl
    af38:	1a070402 	bne	1cbf48 <__Stack_Size+0x1cbb48>
    af3c:	09000006 	stmdbeq	r0, {r1, r2}
    af40:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
    af44:	000002f2 	strdeq	r0, [r0], -r2
    af48:	3152430a 	cmpcc	r2, sl, lsl #6
    af4c:	020d0300 	andeq	r0, sp, #0, 6
    af50:	0000007f 	andeq	r0, r0, pc, ror r0
    af54:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    af58:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    af5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    af60:	430a0200 	movwmi	r0, #41472	; 0xa200
    af64:	03003252 	movweq	r3, #594	; 0x252
    af68:	007f020f 	rsbseq	r0, pc, pc, lsl #4
    af6c:	0b040000 	bleq	10af74 <__Stack_Size+0x10ab74>
    af70:	00000556 	andeq	r0, r0, r6, asr r5
    af74:	4c021003 	stcmi	0, cr1, [r2], {3}
    af78:	06000000 	streq	r0, [r0], -r0
    af7c:	00038b0b 	andeq	r8, r3, fp, lsl #22
    af80:	02110300 	andseq	r0, r1, #0, 6
    af84:	0000007f 	andeq	r0, r0, pc, ror r0
    af88:	05600b08 	strbeq	r0, [r0, #-2824]!	; 0xb08
    af8c:	12030000 	andne	r0, r3, #0
    af90:	00004c02 	andeq	r4, r0, r2, lsl #24
    af94:	260b0a00 	strcs	r0, [fp], -r0, lsl #20
    af98:	03000003 	movweq	r0, #3
    af9c:	007f0213 	rsbseq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    afa0:	0b0c0000 	bleq	30afa8 <__Stack_Size+0x30aba8>
    afa4:	0000056a 	andeq	r0, r0, sl, ror #10
    afa8:	4c021403 	cfstrsmi	mvf1, [r2], {3}
    afac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    afb0:	0052530a 	subseq	r5, r2, sl, lsl #6
    afb4:	7f021503 	svcvc	0x00021503
    afb8:	10000000 	andne	r0, r0, r0
    afbc:	0005740b 	andeq	r7, r5, fp, lsl #8
    afc0:	02160300 	andseq	r0, r6, #0, 6
    afc4:	0000004c 	andeq	r0, r0, ip, asr #32
    afc8:	47450a12 	smlaldmi	r0, r5, r2, sl
    afcc:	17030052 	smlsdne	r3, r2, r0, r0
    afd0:	00007f02 	andeq	r7, r0, r2, lsl #30
    afd4:	7e0b1400 	cfcpysvc	mvf1, mvf11
    afd8:	03000005 	movweq	r0, #5
    afdc:	004c0218 	subeq	r0, ip, r8, lsl r2
    afe0:	0b160000 	bleq	58afe8 <__Stack_Size+0x58abe8>
    afe4:	00000251 	andeq	r0, r0, r1, asr r2
    afe8:	7f021903 	svcvc	0x00021903
    afec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    aff0:	0005880b 	andeq	r8, r5, fp, lsl #16
    aff4:	021a0300 	andseq	r0, sl, #0, 6
    aff8:	0000004c 	andeq	r0, r0, ip, asr #32
    affc:	02570b1a 	subseq	r0, r7, #26624	; 0x6800
    b000:	1b030000 	blne	cb008 <__Stack_Size+0xcac08>
    b004:	00007f02 	andeq	r7, r0, r2, lsl #30
    b008:	da0b1c00 	ble	2d2010 <__Stack_Size+0x2d1c10>
    b00c:	03000007 	movweq	r0, #7
    b010:	004c021c 	subeq	r0, ip, ip, lsl r2
    b014:	0b1e0000 	bleq	78b01c <__Stack_Size+0x78ac1c>
    b018:	0000033a 	andeq	r0, r0, sl, lsr r3
    b01c:	7f021d03 	svcvc	0x00021d03
    b020:	20000000 	andcs	r0, r0, r0
    b024:	00059c0b 	andeq	r9, r5, fp, lsl #24
    b028:	021e0300 	andseq	r0, lr, #0, 6
    b02c:	0000004c 	andeq	r0, r0, ip, asr #32
    b030:	4e430a22 	vmlami.f32	s1, s6, s5
    b034:	1f030054 	svcne	0x00030054
    b038:	00007f02 	andeq	r7, r0, r2, lsl #30
    b03c:	a60b2400 	strge	r2, [fp], -r0, lsl #8
    b040:	03000005 	movweq	r0, #5
    b044:	004c0220 	subeq	r0, ip, r0, lsr #4
    b048:	0a260000 	beq	98b050 <__Stack_Size+0x98ac50>
    b04c:	00435350 	subeq	r5, r3, r0, asr r3
    b050:	7f022103 	svcvc	0x00022103
    b054:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    b058:	0006af0b 	andeq	sl, r6, fp, lsl #30
    b05c:	02220300 	eoreq	r0, r2, #0, 6
    b060:	0000004c 	andeq	r0, r0, ip, asr #32
    b064:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    b068:	23030052 	movwcs	r0, #12370	; 0x3052
    b06c:	00007f02 	andeq	r7, r0, r2, lsl #30
    b070:	ba0b2c00 	blt	2d6078 <__Stack_Size+0x2d5c78>
    b074:	03000006 	movweq	r0, #6
    b078:	004c0224 	subeq	r0, ip, r4, lsr #4
    b07c:	0a2e0000 	beq	b8b084 <__Stack_Size+0xb8ac84>
    b080:	00524352 	subseq	r4, r2, r2, asr r3
    b084:	7f022503 	svcvc	0x00022503
    b088:	30000000 	andcc	r0, r0, r0
    b08c:	0006c50b 	andeq	ip, r6, fp, lsl #10
    b090:	02260300 	eoreq	r0, r6, #0, 6
    b094:	0000004c 	andeq	r0, r0, ip, asr #32
    b098:	023d0b32 	eorseq	r0, sp, #51200	; 0xc800
    b09c:	27030000 	strcs	r0, [r3, -r0]
    b0a0:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0a4:	d00b3400 	andle	r3, fp, r0, lsl #8
    b0a8:	03000006 	movweq	r0, #6
    b0ac:	004c0228 	subeq	r0, ip, r8, lsr #4
    b0b0:	0b360000 	bleq	d8b0b8 <__Stack_Size+0xd8acb8>
    b0b4:	00000242 	andeq	r0, r0, r2, asr #4
    b0b8:	7f022903 	svcvc	0x00022903
    b0bc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    b0c0:	0006db0b 	andeq	sp, r6, fp, lsl #22
    b0c4:	022a0300 	eoreq	r0, sl, #0, 6
    b0c8:	0000004c 	andeq	r0, r0, ip, asr #32
    b0cc:	02470b3a 	subeq	r0, r7, #59392	; 0xe800
    b0d0:	2b030000 	blcs	cb0d8 <__Stack_Size+0xcacd8>
    b0d4:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0d8:	e60b3c00 	str	r3, [fp], -r0, lsl #24
    b0dc:	03000006 	movweq	r0, #6
    b0e0:	004c022c 	subeq	r0, ip, ip, lsr #4
    b0e4:	0b3e0000 	bleq	f8b0ec <__Stack_Size+0xf8acec>
    b0e8:	0000024c 	andeq	r0, r0, ip, asr #4
    b0ec:	7f022d03 	svcvc	0x00022d03
    b0f0:	40000000 	andmi	r0, r0, r0
    b0f4:	0006f10b 	andeq	pc, r6, fp, lsl #2
    b0f8:	022e0300 	eoreq	r0, lr, #0, 6
    b0fc:	0000004c 	andeq	r0, r0, ip, asr #32
    b100:	01880b42 	orreq	r0, r8, r2, asr #22
    b104:	2f030000 	svccs	0x00030000
    b108:	00007f02 	andeq	r7, r0, r2, lsl #30
    b10c:	fc0b4400 	stc2	4, cr4, [fp], {-0}
    b110:	03000006 	movweq	r0, #6
    b114:	004c0230 	subeq	r0, ip, r0, lsr r2
    b118:	0a460000 	beq	118b120 <__Stack_Size+0x118ad20>
    b11c:	00524344 	subseq	r4, r2, r4, asr #6
    b120:	7f023103 	svcvc	0x00023103
    b124:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    b128:	0007070b 	andeq	r0, r7, fp, lsl #14
    b12c:	02320300 	eorseq	r0, r2, #0, 6
    b130:	0000004c 	andeq	r0, r0, ip, asr #32
    b134:	05ca0b4a 	strbeq	r0, [sl, #2890]	; 0xb4a
    b138:	33030000 	movwcc	r0, #12288	; 0x3000
    b13c:	00007f02 	andeq	r7, r0, r2, lsl #30
    b140:	120b4c00 	andne	r4, fp, #0, 24
    b144:	03000007 	movweq	r0, #7
    b148:	004c0234 	subeq	r0, ip, r4, lsr r2
    b14c:	004e0000 	subeq	r0, lr, r0
    b150:	00016f0c 	andeq	r6, r1, ip, lsl #30
    b154:	02350300 	eorseq	r0, r5, #0, 6
    b158:	000000e1 	andeq	r0, r0, r1, ror #1
    b15c:	1b040a0d 	blne	10d998 <__Stack_Size+0x10d598>
    b160:	00000343 	andeq	r0, r0, r3, asr #6
    b164:	0011560e 	andseq	r5, r1, lr, lsl #12
    b168:	4c1d0400 	cfldrsmi	mvf0, [sp], {-0}
    b16c:	00000000 	andeq	r0, r0, r0
    b170:	00156d0e 	andseq	r6, r5, lr, lsl #26
    b174:	4c1e0400 	cfldrsmi	mvf0, [lr], {-0}
    b178:	02000000 	andeq	r0, r0, #0
    b17c:	0016ce0e 	andseq	ip, r6, lr, lsl #28
    b180:	4c1f0400 	cfldrsmi	mvf0, [pc], {-0}
    b184:	04000000 	streq	r0, [r0], #-0
    b188:	00133b0e 	andseq	r3, r3, lr, lsl #22
    b18c:	4c200400 	cfstrsmi	mvf0, [r0], #-0
    b190:	06000000 	streq	r0, [r0], -r0
    b194:	0014850e 	andseq	r8, r4, lr, lsl #10
    b198:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    b19c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b1a0:	19a30400 	stmibne	r3!, {sl}
    b1a4:	22040000 	andcs	r0, r4, #0
    b1a8:	000002fe 	strdeq	r0, [r0], -lr
    b1ac:	2504100d 	strcs	r1, [r4, #-13]
    b1b0:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    b1b4:	0017ba0e 	andseq	fp, r7, lr, lsl #20
    b1b8:	4c270400 	cfstrsmi	mvf0, [r7], #-0
    b1bc:	00000000 	andeq	r0, r0, r0
    b1c0:	0013760e 	andseq	r7, r3, lr, lsl #12
    b1c4:	4c280400 	cfstrsmi	mvf0, [r8], #-0
    b1c8:	02000000 	andeq	r0, r0, #0
    b1cc:	0018510e 	andseq	r5, r8, lr, lsl #2
    b1d0:	4c290400 	cfstrsmi	mvf0, [r9], #-0
    b1d4:	04000000 	streq	r0, [r0], #-0
    b1d8:	0013220e 	andseq	r2, r3, lr, lsl #4
    b1dc:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    b1e0:	06000000 	streq	r0, [r0], -r0
    b1e4:	0011910e 	andseq	r9, r1, lr, lsl #2
    b1e8:	4c2b0400 	cfstrsmi	mvf0, [fp], #-0
    b1ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b1f0:	0014ad0e 	andseq	sl, r4, lr, lsl #26
    b1f4:	4c2c0400 	cfstrsmi	mvf0, [ip], #-0
    b1f8:	0a000000 	beq	b200 <__Stack_Size+0xae00>
    b1fc:	0012ab0e 	andseq	sl, r2, lr, lsl #22
    b200:	4c2d0400 	cfstrsmi	mvf0, [sp], #-0
    b204:	0c000000 	stceq	0, cr0, [r0], {-0}
    b208:	00163e0e 	andseq	r3, r6, lr, lsl #28
    b20c:	4c2e0400 	cfstrsmi	mvf0, [lr], #-0
    b210:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b214:	11750400 	cmnne	r5, r0, lsl #8
    b218:	2f040000 	svccs	0x00040000
    b21c:	0000034e 	andeq	r0, r0, lr, asr #6
    b220:	32040a0d 	andcc	r0, r4, #53248	; 0xd000
    b224:	00000407 	andeq	r0, r0, r7, lsl #8
    b228:	003d850e 	eorseq	r8, sp, lr, lsl #10
    b22c:	4c340400 	cfldrsmi	mvf0, [r4], #-0
    b230:	00000000 	andeq	r0, r0, r0
    b234:	003e750e 	eorseq	r7, lr, lr, lsl #10
    b238:	4c350400 	cfldrsmi	mvf0, [r5], #-0
    b23c:	02000000 	andeq	r0, r0, #0
    b240:	003e100e 	eorseq	r1, lr, lr
    b244:	4c360400 	cfldrsmi	mvf0, [r6], #-0
    b248:	04000000 	streq	r0, [r0], #-0
    b24c:	003b660e 	eorseq	r6, fp, lr, lsl #12
    b250:	4c370400 	cfldrsmi	mvf0, [r7], #-0
    b254:	06000000 	streq	r0, [r0], -r0
    b258:	003ff50e 	eorseq	pc, pc, lr, lsl #10
    b25c:	4c380400 	cfldrsmi	mvf0, [r8], #-0
    b260:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b264:	385a0400 	ldmdacc	sl, {sl}^
    b268:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    b26c:	000003c2 	andeq	r0, r0, r2, asr #7
    b270:	3c040e0d 	stccc	14, cr0, [r4], {13}
    b274:	0000046f 	andeq	r0, r0, pc, ror #8
    b278:	003e670e 	eorseq	r6, lr, lr, lsl #14
    b27c:	4c3e0400 	cfldrsmi	mvf0, [lr], #-0
    b280:	00000000 	andeq	r0, r0, r0
    b284:	0039ab0e 	eorseq	sl, r9, lr, lsl #22
    b288:	4c3f0400 	cfldrsmi	mvf0, [pc], #-0	; b290 <__Stack_Size+0xae90>
    b28c:	02000000 	andeq	r0, r0, #0
    b290:	003b480e 	eorseq	r4, fp, lr, lsl #16
    b294:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    b298:	04000000 	streq	r0, [r0], #-0
    b29c:	003f330e 	eorseq	r3, pc, lr, lsl #6
    b2a0:	4c410400 	cfstrdmi	mvd0, [r1], {-0}
    b2a4:	06000000 	streq	r0, [r0], -r0
    b2a8:	003c2f0e 	eorseq	r2, ip, lr, lsl #30
    b2ac:	4c420400 	cfstrdmi	mvd0, [r2], {-0}
    b2b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b2b4:	003aef0e 	eorseq	lr, sl, lr, lsl #30
    b2b8:	4c430400 	cfstrdmi	mvd0, [r3], {-0}
    b2bc:	0a000000 	beq	b2c4 <__Stack_Size+0xaec4>
    b2c0:	003ee50e 	eorseq	lr, lr, lr, lsl #10
    b2c4:	4c440400 	cfstrdmi	mvd0, [r4], {-0}
    b2c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    b2cc:	3bbc0400 	blcc	fef0c2d4 <SCS_BASE+0x1eefe2d4>
    b2d0:	45040000 	strmi	r0, [r4, #-0]
    b2d4:	00000412 	andeq	r0, r0, r2, lsl r4
    b2d8:	00402a0f 	subeq	r2, r0, pc, lsl #20
    b2dc:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    b2e0:	0004ac01 	andeq	sl, r4, r1, lsl #24
    b2e4:	39631000 	stmdbcc	r3!, {ip}^
    b2e8:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    b2ec:	0004ac05 	andeq	sl, r4, r5, lsl #24
    b2f0:	386c1000 	stmdacc	ip!, {ip}^
    b2f4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    b2f8:	00004c05 	andeq	r4, r0, r5, lsl #24
    b2fc:	39491100 	stmdbcc	r9, {r8, ip}^
    b300:	1a010000 	bne	4b308 <__Stack_Size+0x4af08>
    b304:	00004c05 	andeq	r4, r0, r5, lsl #24
    b308:	04120000 	ldreq	r0, [r2], #-0
    b30c:	000002f2 	strdeq	r0, [r0], -r2
    b310:	0039e413 	eorseq	lr, r9, r3, lsl r4
    b314:	0bed0100 	bleq	ffb4b71c <SCS_BASE+0x1fb3d71c>
    b318:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
    b31c:	00000032 	andeq	r0, r0, r2, lsr r0
    b320:	05279c01 	streq	r9, [r7, #-3073]!	; 0xc01
    b324:	63140000 	tstvs	r4, #0
    b328:	01000039 	tsteq	r0, r9, lsr r0
    b32c:	04ac0bed 	strteq	r0, [ip], #3053	; 0xbed
    b330:	50010000 	andpl	r0, r1, r0
    b334:	003e7515 	eorseq	r7, lr, r5, lsl r5
    b338:	0bed0100 	bleq	ffb4b740 <SCS_BASE+0x1fb3d740>
    b33c:	0000004c 	andeq	r0, r0, ip, asr #32
    b340:	00003db1 			; <UNDEFINED> instruction: 0x00003db1
    b344:	003e1015 	eorseq	r1, lr, r5, lsl r0
    b348:	0bed0100 	bleq	ffb4b750 <SCS_BASE+0x1fb3d750>
    b34c:	0000004c 	andeq	r0, r0, ip, asr #32
    b350:	00003dd2 	ldrdeq	r3, [r0], -r2
    b354:	003ff515 	eorseq	pc, pc, r5, lsl r5	; <UNPREDICTABLE>
    b358:	0bee0100 	bleq	ffb8b760 <SCS_BASE+0x1fb7d760>
    b35c:	0000004c 	andeq	r0, r0, ip, asr #32
    b360:	00003df3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    b364:	003d7316 	eorseq	r7, sp, r6, lsl r3
    b368:	0bf00100 	bleq	ffc0b770 <SCS_BASE+0x1fbfd770>
    b36c:	0000004c 	andeq	r0, r0, ip, asr #32
    b370:	00003e14 	andeq	r3, r0, r4, lsl lr
    b374:	003ac016 	eorseq	ip, sl, r6, lsl r0
    b378:	0bf00100 	bleq	ffc0b780 <SCS_BASE+0x1fbfd780>
    b37c:	0000004c 	andeq	r0, r0, ip, asr #32
    b380:	00003e4f 	andeq	r3, r0, pc, asr #28
    b384:	383c1300 	ldmdacc	ip!, {r8, r9, ip}
    b388:	1b010000 	blne	4b390 <__Stack_Size+0x4af90>
    b38c:	0038be0c 	eorseq	fp, r8, ip, lsl #28
    b390:	00003a08 	andeq	r3, r0, r8, lsl #20
    b394:	ac9c0100 	ldfges	f0, [ip], {0}
    b398:	14000005 	strne	r0, [r0], #-5
    b39c:	00003963 	andeq	r3, r0, r3, ror #18
    b3a0:	ac0c1b01 	stcge	11, cr1, [ip], {1}
    b3a4:	01000004 	tsteq	r0, r4
    b3a8:	3e751550 	mrccc	5, 3, r1, cr5, cr0, {2}
    b3ac:	1b010000 	blne	4b3b4 <__Stack_Size+0x4afb4>
    b3b0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b3b4:	003e7900 	eorseq	r7, lr, r0, lsl #18
    b3b8:	3e101500 	cfmul32cc	mvfx1, mvfx0, mvfx0
    b3bc:	1b010000 	blne	4b3c4 <__Stack_Size+0x4afc4>
    b3c0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b3c4:	003e9a00 	eorseq	r9, lr, r0, lsl #20
    b3c8:	3ff51500 	svccc	0x00f51500
    b3cc:	1c010000 	stcne	0, cr0, [r1], {-0}
    b3d0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b3d4:	003ebb00 	eorseq	fp, lr, r0, lsl #22
    b3d8:	3d731600 	ldclcc	6, cr1, [r3, #-0]
    b3dc:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    b3e0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b3e4:	003edc00 	eorseq	sp, lr, r0, lsl #24
    b3e8:	3ac01600 	bcc	ff010bf0 <SCS_BASE+0x1f002bf0>
    b3ec:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    b3f0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b3f4:	003f0600 	eorseq	r0, pc, r0, lsl #12
    b3f8:	6d741700 	ldclvs	7, cr1, [r4, #-0]
    b3fc:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    b400:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b404:	003f3000 	eorseq	r3, pc, r0
    b408:	c3180000 	tstgt	r8, #0
    b40c:	01000018 	tsteq	r0, r8, lsl r0
    b410:	0038f886 	eorseq	pc, r8, r6, lsl #17
    b414:	0000c808 	andeq	ip, r0, r8, lsl #16
    b418:	b89c0100 	ldmlt	ip, {r8}
    b41c:	19000006 	stmdbne	r0, {r1, r2}
    b420:	00003963 	andeq	r3, r0, r3, ror #18
    b424:	04ac8601 	strteq	r8, [ip], #1537	; 0x601
    b428:	3f630000 	svccc	0x00630000
    b42c:	201a0000 	andscs	r0, sl, r0
    b430:	17080039 	smladxne	r8, r9, r0, r0
    b434:	e800001f 	stmda	r0, {r0, r1, r2, r3, r4}
    b438:	1b000005 	blne	b454 <__Stack_Size+0xb054>
    b43c:	31015101 	tstcc	r1, r1, lsl #2
    b440:	0150011b 	cmpeq	r0, fp, lsl r1
    b444:	501a0031 	andspl	r0, sl, r1, lsr r0
    b448:	2e080039 	mcrcs	0, 0, r0, cr8, cr9, {1}
    b44c:	0200001f 	andeq	r0, r0, #31
    b450:	1b000006 	blne	b470 <__Stack_Size+0xb070>
    b454:	31015101 	tstcc	r1, r1, lsl #2
    b458:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    b45c:	0008000a 	andeq	r0, r8, sl
    b460:	00395e1a 	eorseq	r5, r9, sl, lsl lr
    b464:	001f1708 	andseq	r1, pc, r8, lsl #14
    b468:	00061a00 	andeq	r1, r6, r0, lsl #20
    b46c:	51011b00 	tstpl	r1, r0, lsl #22
    b470:	011b3101 	tsteq	fp, r1, lsl #2
    b474:	00320150 	eorseq	r0, r2, r0, asr r1
    b478:	00396a1c 	eorseq	r6, r9, ip, lsl sl
    b47c:	001f1708 	andseq	r1, pc, r8, lsl #14
    b480:	00062d00 	andeq	r2, r6, r0, lsl #26
    b484:	51011b00 	tstpl	r1, r0, lsl #22
    b488:	1a003001 	bne	17494 <__Stack_Size+0x17094>
    b48c:	08003972 	stmdaeq	r0, {r1, r4, r5, r6, r8, fp, ip, sp}
    b490:	00001f17 	andeq	r1, r0, r7, lsl pc
    b494:	00000645 	andeq	r0, r0, r5, asr #12
    b498:	0151011b 	cmpeq	r1, fp, lsl r1
    b49c:	50011b31 	andpl	r1, r1, r1, lsr fp
    b4a0:	1a003401 	bne	184ac <__Stack_Size+0x180ac>
    b4a4:	0800397e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, ip, sp}
    b4a8:	00001f17 	andeq	r1, r0, r7, lsl pc
    b4ac:	0000065d 	andeq	r0, r0, sp, asr r6
    b4b0:	0151011b 	cmpeq	r1, fp, lsl r1
    b4b4:	50011b31 	andpl	r1, r1, r1, lsr fp
    b4b8:	1a003801 	bne	194c4 <__Stack_Size+0x190c4>
    b4bc:	0800398a 	stmdaeq	r0, {r1, r3, r7, r8, fp, ip, sp}
    b4c0:	00001f17 	andeq	r1, r0, r7, lsl pc
    b4c4:	00000675 	andeq	r0, r0, r5, ror r6
    b4c8:	0151011b 	cmpeq	r1, fp, lsl r1
    b4cc:	50011b31 	andpl	r1, r1, r1, lsr fp
    b4d0:	1a004001 	bne	1b4dc <__Stack_Size+0x1b0dc>
    b4d4:	08003996 	stmdaeq	r0, {r1, r2, r4, r7, r8, fp, ip, sp}
    b4d8:	00001f17 	andeq	r1, r0, r7, lsl pc
    b4dc:	0000068e 	andeq	r0, r0, lr, lsl #13
    b4e0:	0151011b 	cmpeq	r1, fp, lsl r1
    b4e4:	50011b31 	andpl	r1, r1, r1, lsr fp
    b4e8:	00200802 	eoreq	r0, r0, r2, lsl #16
    b4ec:	0039a41a 	eorseq	sl, r9, sl, lsl r4
    b4f0:	001f2e08 	andseq	r2, pc, r8, lsl #28
    b4f4:	0006a800 	andeq	sl, r6, r0, lsl #16
    b4f8:	51011b00 	tstpl	r1, r0, lsl #22
    b4fc:	011b3101 	tsteq	fp, r1, lsl #2
    b500:	000a0350 	andeq	r0, sl, r0, asr r3
    b504:	b21d0020 	andslt	r0, sp, #32
    b508:	2e080039 	mcrcs	0, 0, r0, cr8, cr9, {1}
    b50c:	1b00001f 	blne	b590 <__Stack_Size+0xb190>
    b510:	30015101 	andcc	r5, r1, r1, lsl #2
    b514:	d1180000 	tstle	r8, r0
    b518:	01000014 	tsteq	r0, r4, lsl r0
    b51c:	0039c0c6 	eorseq	ip, r9, r6, asr #1
    b520:	00003c08 	andeq	r3, r0, r8, lsl #24
    b524:	e89c0100 	ldm	ip, {r8}
    b528:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    b52c:	00003963 	andeq	r3, r0, r3, ror #18
    b530:	04acc601 	strteq	ip, [ip], #1537	; 0x601
    b534:	50010000 	andpl	r0, r1, r0
    b538:	003b191e 	eorseq	r1, fp, lr, lsl r9
    b53c:	e8c60100 	stmia	r6, {r8}^
    b540:	01000006 	tsteq	r0, r6
    b544:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    b548:	00000343 	andeq	r0, r0, r3, asr #6
    b54c:	00390818 	eorseq	r0, r9, r8, lsl r8
    b550:	fced0100 	stc2l	1, cr0, [sp]
    b554:	74080039 	strvc	r0, [r8], #-57	; 0x39
    b558:	01000000 	mrseq	r0, (UNDEF: 0)
    b55c:	00074b9c 	muleq	r7, ip, fp
    b560:	39631e00 	stmdbcc	r3!, {r9, sl, fp, ip}^
    b564:	ed010000 	stc	0, cr0, [r1, #-0]
    b568:	000004ac 	andeq	r0, r0, ip, lsr #9
    b56c:	f01e5001 			; <UNDEFINED> instruction: 0xf01e5001
    b570:	0100003c 	tsteq	r0, ip, lsr r0
    b574:	00074bed 	andeq	r4, r7, sp, ror #23
    b578:	1f510100 	svcne	0x00510100
    b57c:	00003e38 	andeq	r3, r0, r8, lsr lr
    b580:	004cef01 	subeq	lr, ip, r1, lsl #30
    b584:	403e0000 	eorsmi	r0, lr, r0
    b588:	c01f0000 	andsgt	r0, pc, r0
    b58c:	0100003a 	tsteq	r0, sl, lsr r0
    b590:	00004cef 	andeq	r4, r0, pc, ror #25
    b594:	00405d00 	subeq	r5, r0, r0, lsl #26
    b598:	3fc81f00 	svccc	0x00c81f00
    b59c:	ef010000 	svc	0x00010000
    b5a0:	0000004c 	andeq	r0, r0, ip, asr #32
    b5a4:	00004087 	andeq	r4, r0, r7, lsl #1
    b5a8:	b7041200 	strlt	r1, [r4, -r0, lsl #4]
    b5ac:	20000003 	andcs	r0, r0, r3
    b5b0:	000039c0 	andeq	r3, r0, r0, asr #19
    b5b4:	70014801 	andvc	r4, r1, r1, lsl #16
    b5b8:	8808003a 	stmdahi	r8, {r1, r3, r4, r5}
    b5bc:	01000000 	mrseq	r0, (UNDEF: 0)
    b5c0:	0007b49c 	muleq	r7, ip, r4
    b5c4:	39631400 	stmdbcc	r3!, {sl, ip}^
    b5c8:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    b5cc:	0004ac01 	andeq	sl, r4, r1, lsl #24
    b5d0:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    b5d4:	00003cf0 	strdeq	r3, [r0], -r0
    b5d8:	4b014801 	blmi	5d5e4 <__Stack_Size+0x5d1e4>
    b5dc:	01000007 	tsteq	r0, r7
    b5e0:	3e381651 	mrccc	6, 1, r1, cr8, cr1, {2}
    b5e4:	4a010000 	bmi	4b5ec <__Stack_Size+0x4b1ec>
    b5e8:	00004c01 	andeq	r4, r0, r1, lsl #24
    b5ec:	0040c300 	subeq	ip, r0, r0, lsl #6
    b5f0:	3ac01600 	bcc	ff010df8 <SCS_BASE+0x1f002df8>
    b5f4:	4a010000 	bmi	4b5fc <__Stack_Size+0x4b1fc>
    b5f8:	00004c01 	andeq	r4, r0, r1, lsl #24
    b5fc:	0040e200 	subeq	lr, r0, r0, lsl #4
    b600:	3fc81600 	svccc	0x00c81600
    b604:	4a010000 	bmi	4b60c <__Stack_Size+0x4b20c>
    b608:	00004c01 	andeq	r4, r0, r1, lsl #24
    b60c:	00414300 	subeq	r4, r1, r0, lsl #6
    b610:	40200000 	eormi	r0, r0, r0
    b614:	0100003a 	tsteq	r0, sl, lsr r0
    b618:	3af801a4 	bcc	ffe0bcb0 <SCS_BASE+0x1fdfdcb0>
    b61c:	00840800 	addeq	r0, r4, r0, lsl #16
    b620:	9c010000 	stcls	0, cr0, [r1], {-0}
    b624:	00000817 	andeq	r0, r0, r7, lsl r8
    b628:	00396314 	eorseq	r6, r9, r4, lsl r3
    b62c:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    b630:	000004ac 	andeq	r0, r0, ip, lsr #9
    b634:	f0145001 			; <UNDEFINED> instruction: 0xf0145001
    b638:	0100003c 	tsteq	r0, ip, lsr r0
    b63c:	074b01a4 	strbeq	r0, [fp, -r4, lsr #3]
    b640:	51010000 	mrspl	r0, (UNDEF: 1)
    b644:	003e3816 	eorseq	r3, lr, r6, lsl r8
    b648:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b64c:	0000004c 	andeq	r0, r0, ip, asr #32
    b650:	00004178 	andeq	r4, r0, r8, ror r1
    b654:	003ac016 	eorseq	ip, sl, r6, lsl r0
    b658:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b65c:	0000004c 	andeq	r0, r0, ip, asr #32
    b660:	00004197 	muleq	r0, r7, r1
    b664:	003fc816 	eorseq	ip, pc, r6, lsl r8	; <UNPREDICTABLE>
    b668:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b66c:	0000004c 	andeq	r0, r0, ip, asr #32
    b670:	000041f8 	strdeq	r4, [r0], -r8
    b674:	15c92000 	strbne	r2, [r9]
    b678:	00010000 	andeq	r0, r1, r0
    b67c:	003b7c02 	eorseq	r7, fp, r2, lsl #24
    b680:	00006808 	andeq	r6, r0, r8, lsl #16
    b684:	7c9c0100 	ldfvcs	f0, [ip], {0}
    b688:	14000008 	strne	r0, [r0], #-8
    b68c:	00003963 	andeq	r3, r0, r3, ror #18
    b690:	ac020001 	stcge	0, cr0, [r2], {1}
    b694:	01000004 	tsteq	r0, r4
    b698:	3cf01550 	cfldr64cc	mvdx1, [r0], #320	; 0x140
    b69c:	00010000 	andeq	r0, r1, r0
    b6a0:	00074b02 	andeq	r4, r7, r2, lsl #22
    b6a4:	00422d00 	subeq	r2, r2, r0, lsl #26
    b6a8:	3e381600 	cfmsuba32cc	mvax0, mvax1, mvfx8, mvfx0
    b6ac:	02010000 	andeq	r0, r1, #0
    b6b0:	00004c02 	andeq	r4, r0, r2, lsl #24
    b6b4:	00424e00 	subeq	r4, r2, r0, lsl #28
    b6b8:	3ac01600 	bcc	ff010ec0 <SCS_BASE+0x1f002ec0>
    b6bc:	02010000 	andeq	r0, r1, #0
    b6c0:	00004c02 	andeq	r4, r0, r2, lsl #24
    b6c4:	00426d00 	subeq	r6, r2, r0, lsl #26
    b6c8:	3fc81600 	svccc	0x00c81600
    b6cc:	02010000 	andeq	r0, r1, #0
    b6d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    b6d4:	00429700 	subeq	r9, r2, r0, lsl #14
    b6d8:	97200000 	strls	r0, [r0, -r0]!
    b6dc:	0100003e 	tsteq	r0, lr, lsr r0
    b6e0:	3be402d1 	blcc	ff90c22c <SCS_BASE+0x1f8fe22c>
    b6e4:	00220800 	eoreq	r0, r2, r0, lsl #16
    b6e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    b6ec:	000008af 	andeq	r0, r0, pc, lsr #17
    b6f0:	00396314 	eorseq	r6, r9, r4, lsl r3
    b6f4:	02d10100 	sbcseq	r0, r1, #0, 2
    b6f8:	000004ac 	andeq	r0, r0, ip, lsr #9
    b6fc:	ad145001 	ldcge	0, cr5, [r4, #-4]
    b700:	0100003a 	tsteq	r0, sl, lsr r0
    b704:	08af02d1 	stmiaeq	pc!, {r0, r4, r6, r7, r9}	; <UNPREDICTABLE>
    b708:	51010000 	mrspl	r0, (UNDEF: 1)
    b70c:	6f041200 	svcvs	0x00041200
    b710:	20000004 	andcs	r0, r0, r4
    b714:	00001876 	andeq	r1, r0, r6, ror r8
    b718:	0602ee01 	streq	lr, [r2], -r1, lsl #28
    b71c:	1208003c 	andne	r0, r8, #60	; 0x3c
    b720:	01000000 	mrseq	r0, (UNDEF: 0)
    b724:	0008da9c 	muleq	r8, ip, sl
    b728:	3b191400 	blcc	650730 <__Stack_Size+0x650330>
    b72c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    b730:	0006e802 	andeq	lr, r6, r2, lsl #16
    b734:	00500100 	subseq	r0, r0, r0, lsl #2
    b738:	00116420 	andseq	r6, r1, r0, lsr #8
    b73c:	03000100 	movweq	r0, #256	; 0x100
    b740:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
    b744:	00000014 	andeq	r0, r0, r4, lsl r0
    b748:	08ff9c01 	ldmeq	pc!, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    b74c:	f0140000 			; <UNDEFINED> instruction: 0xf0140000
    b750:	0100003c 	tsteq	r0, ip, lsr r0
    b754:	074b0300 	strbeq	r0, [fp, -r0, lsl #6]
    b758:	50010000 	andpl	r0, r1, r0
    b75c:	37bf2000 	ldrcc	r2, [pc, r0]!
    b760:	15010000 	strne	r0, [r1, #-0]
    b764:	003c2c03 	eorseq	r2, ip, r3, lsl #24
    b768:	00001008 	andeq	r1, r0, r8
    b76c:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    b770:	14000009 	strne	r0, [r0], #-9
    b774:	00003c7b 	andeq	r3, r0, fp, ror ip
    b778:	24031501 	strcs	r1, [r3], #-1281	; 0x501
    b77c:	01000009 	tsteq	r0, r9
    b780:	04120050 	ldreq	r0, [r2], #-80	; 0x50
    b784:	00000407 	andeq	r0, r0, r7, lsl #8
    b788:	003f6d20 	eorseq	r6, pc, r0, lsr #26
    b78c:	03270100 	teqeq	r7, #0, 2
    b790:	08003c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, ip, sp}
    b794:	00000012 	andeq	r0, r0, r2, lsl r0
    b798:	094f9c01 	stmdbeq	pc, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    b79c:	ad140000 	ldcge	0, cr0, [r4, #-0]
    b7a0:	0100003a 	tsteq	r0, sl, lsr r0
    b7a4:	08af0327 	stmiaeq	pc!, {r0, r1, r2, r5, r8, r9}	; <UNPREDICTABLE>
    b7a8:	50010000 	andpl	r0, r1, r0
    b7ac:	19e62000 	stmibne	r6!, {sp}^
    b7b0:	3c010000 	stccc	0, cr0, [r1], {-0}
    b7b4:	003c4e03 	eorseq	r4, ip, r3, lsl #28
    b7b8:	00001808 	andeq	r1, r0, r8, lsl #16
    b7bc:	829c0100 	addshi	r0, ip, #0, 2
    b7c0:	14000009 	strne	r0, [r0], #-9
    b7c4:	00003963 	andeq	r3, r0, r3, ror #18
    b7c8:	ac033c01 	stcge	12, cr3, [r3], {1}
    b7cc:	01000004 	tsteq	r0, r4
    b7d0:	10ec1450 	rscne	r1, ip, r0, asr r4
    b7d4:	3c010000 	stccc	0, cr0, [r1], {-0}
    b7d8:	0000cf03 	andeq	ip, r0, r3, lsl #30
    b7dc:	00510100 	subseq	r0, r1, r0, lsl #2
    b7e0:	00181d20 	andseq	r1, r8, r0, lsr #26
    b7e4:	03570100 	cmpeq	r7, #0, 2
    b7e8:	08003c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp, ip, sp}
    b7ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    b7f0:	09b59c01 	ldmibeq	r5!, {r0, sl, fp, ip, pc}
    b7f4:	63140000 	tstvs	r4, #0
    b7f8:	01000039 	tsteq	r0, r9, lsr r0
    b7fc:	04ac0357 	strteq	r0, [ip], #855	; 0x357
    b800:	50010000 	andpl	r0, r1, r0
    b804:	0010ec14 	andseq	lr, r0, r4, lsl ip
    b808:	03570100 	cmpeq	r7, #0, 2
    b80c:	000000cf 	andeq	r0, r0, pc, asr #1
    b810:	20005101 	andcs	r5, r0, r1, lsl #2
    b814:	00001810 	andeq	r1, r0, r0, lsl r8
    b818:	82037d01 	andhi	r7, r3, #1, 26	; 0x40
    b81c:	1208003c 	andne	r0, r8, #60	; 0x3c
    b820:	01000000 	mrseq	r0, (UNDEF: 0)
    b824:	0009f89c 	muleq	r9, ip, r8
    b828:	39631400 	stmdbcc	r3!, {sl, ip}^
    b82c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    b830:	0004ac03 	andeq	sl, r4, r3, lsl #24
    b834:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    b838:	00003fcf 	andeq	r3, r0, pc, asr #31
    b83c:	4c037d01 	stcmi	13, cr7, [r3], {1}
    b840:	c1000000 	mrsgt	r0, (UNDEF: 0)
    b844:	14000042 	strne	r0, [r0], #-66	; 0x42
    b848:	000010ec 	andeq	r1, r0, ip, ror #1
    b84c:	cf037d01 	svcgt	0x00037d01
    b850:	01000000 	mrseq	r0, (UNDEF: 0)
    b854:	e5200052 	str	r0, [r0, #-82]!	; 0x52
    b858:	0100003b 	tsteq	r0, fp, lsr r0
    b85c:	3c9403a0 	ldccc	3, cr0, [r4], {160}	; 0xa0
    b860:	00040800 	andeq	r0, r4, r0, lsl #16
    b864:	9c010000 	stcls	0, cr0, [r1], {-0}
    b868:	00000a2b 	andeq	r0, r0, fp, lsr #20
    b86c:	00396314 	eorseq	r6, r9, r4, lsl r3
    b870:	03a00100 	moveq	r0, #0, 2
    b874:	000004ac 	andeq	r0, r0, ip, lsr #9
    b878:	63145001 	tstvs	r4, #1
    b87c:	0100003d 	tsteq	r0, sp, lsr r0
    b880:	004c03a0 	subeq	r0, ip, r0, lsr #7
    b884:	51010000 	mrspl	r0, (UNDEF: 1)
    b888:	3a682000 	bcc	1a13890 <__Stack_Size+0x1a13490>
    b88c:	bf010000 	svclt	0x00010000
    b890:	003c9803 	eorseq	r9, ip, r3, lsl #16
    b894:	00000808 	andeq	r0, r0, r8, lsl #16
    b898:	6e9c0100 	fmlvse	f0, f4, f0
    b89c:	1400000a 	strne	r0, [r0], #-10
    b8a0:	00003963 	andeq	r3, r0, r3, ror #18
    b8a4:	ac03bf01 	stcge	15, cr11, [r3], {1}
    b8a8:	01000004 	tsteq	r0, r4
    b8ac:	3bb01450 	blcc	fec109f4 <SCS_BASE+0x1ec029f4>
    b8b0:	bf010000 	svclt	0x00010000
    b8b4:	00004c03 	andeq	r4, r0, r3, lsl #24
    b8b8:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    b8bc:	00003a1f 	andeq	r3, r0, pc, lsl sl
    b8c0:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    b8c4:	fb000000 	blx	b8ce <__Stack_Size+0xb4ce>
    b8c8:	00000042 	andeq	r0, r0, r2, asr #32
    b8cc:	003ef920 	eorseq	pc, lr, r0, lsr #18
    b8d0:	03dc0100 	bicseq	r0, ip, #0, 2
    b8d4:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
    b8d8:	00000012 	andeq	r0, r0, r2, lsl r0
    b8dc:	0ab19c01 	beq	fec728e8 <SCS_BASE+0x1ec648e8>
    b8e0:	63140000 	tstvs	r4, #0
    b8e4:	01000039 	tsteq	r0, r9, lsr r0
    b8e8:	04ac03dc 	strteq	r0, [ip], #988	; 0x3dc
    b8ec:	50010000 	andpl	r0, r1, r0
    b8f0:	00400215 	subeq	r0, r0, r5, lsl r2
    b8f4:	03dc0100 	bicseq	r0, ip, #0, 2
    b8f8:	0000004c 	andeq	r0, r0, ip, asr #32
    b8fc:	0000431c 	andeq	r4, r0, ip, lsl r3
    b900:	0010ec14 	andseq	lr, r0, r4, lsl ip
    b904:	03dc0100 	bicseq	r0, ip, #0, 2
    b908:	000000cf 	andeq	r0, r0, pc, asr #1
    b90c:	20005201 	andcs	r5, r0, r1, lsl #4
    b910:	00003dc8 	andeq	r3, r0, r8, asr #27
    b914:	b203f801 	andlt	pc, r3, #65536	; 0x10000
    b918:	0e08003c 	mcreq	0, 0, r0, cr8, cr12, {1}
    b91c:	01000000 	mrseq	r0, (UNDEF: 0)
    b920:	000ad69c 	muleq	sl, ip, r6
    b924:	39631400 	stmdbcc	r3!, {sl, ip}^
    b928:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    b92c:	0004ac03 	andeq	sl, r4, r3, lsl #24
    b930:	00500100 	subseq	r0, r0, r0, lsl #2
    b934:	003a4c20 	eorseq	r4, sl, r0, lsr #24
    b938:	040e0100 	streq	r0, [lr], #-256	; 0x100
    b93c:	08003cc0 	stmdaeq	r0, {r6, r7, sl, fp, ip, sp}
    b940:	0000001a 	andeq	r0, r0, sl, lsl r0
    b944:	0b3f9c01 	bleq	ff2950 <__Stack_Size+0xff2550>
    b948:	63140000 	tstvs	r4, #0
    b94c:	01000039 	tsteq	r0, r9, lsr r0
    b950:	04ac040e 	strteq	r0, [ip], #1038	; 0x40e
    b954:	50010000 	andpl	r0, r1, r0
    b958:	00386c15 	eorseq	r6, r8, r5, lsl ip
    b95c:	040e0100 	streq	r0, [lr], #-256	; 0x100
    b960:	0000004c 	andeq	r0, r0, ip, asr #32
    b964:	00004356 	andeq	r4, r0, r6, asr r3
    b968:	00047a21 	andeq	r7, r4, r1, lsr #20
    b96c:	003cc000 	eorseq	ip, ip, r0
    b970:	00000e08 	andeq	r0, r0, r8, lsl #28
    b974:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    b978:	00049322 	andeq	r9, r4, r2, lsr #6
    b97c:	00435600 	subeq	r5, r3, r0, lsl #12
    b980:	04872300 	streq	r2, [r7], #768	; 0x300
    b984:	50010000 	andpl	r0, r1, r0
    b988:	003cc024 	eorseq	ip, ip, r4, lsr #32
    b98c:	00000e08 	andeq	r0, r0, r8, lsl #28
    b990:	049f2500 	ldreq	r2, [pc], #1280	; b998 <__Stack_Size+0xb598>
    b994:	43770000 	cmnmi	r7, #0
    b998:	00000000 	andeq	r0, r0, r0
    b99c:	3eb62000 	cdpcc	0, 11, cr2, cr6, cr0, {0}
    b9a0:	2d010000 	stccs	0, cr0, [r1, #-0]
    b9a4:	003cda04 	eorseq	sp, ip, r4, lsl #20
    b9a8:	00003408 	andeq	r3, r0, r8, lsl #8
    b9ac:	ee9c0100 	fmle	f0, f4, f0
    b9b0:	1500000b 	strne	r0, [r0, #-11]
    b9b4:	00003963 	andeq	r3, r0, r3, ror #18
    b9b8:	ac042d01 	stcge	13, cr2, [r4], {1}
    b9bc:	ac000004 	stcge	0, cr0, [r0], {4}
    b9c0:	15000043 	strne	r0, [r0, #-67]	; 0x43
    b9c4:	00003c39 	andeq	r3, r0, r9, lsr ip
    b9c8:	4c042d01 	stcmi	13, cr2, [r4], {1}
    b9cc:	e0000000 	and	r0, r0, r0
    b9d0:	15000043 	strne	r0, [r0, #-67]	; 0x43
    b9d4:	00003e75 	andeq	r3, r0, r5, ror lr
    b9d8:	4c042e01 	stcmi	14, cr2, [r4], {1}
    b9dc:	01000000 	mrseq	r0, (UNDEF: 0)
    b9e0:	15000044 	strne	r0, [r0, #-68]	; 0x44
    b9e4:	00003ff9 	strdeq	r3, [r0], -r9
    b9e8:	4c042e01 	stcmi	14, cr2, [r4], {1}
    b9ec:	22000000 	andcs	r0, r0, #0
    b9f0:	26000044 	strcs	r0, [r0], -r4, asr #32
    b9f4:	0000047a 	andeq	r0, r0, sl, ror r4
    b9f8:	08003cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, ip, sp}
    b9fc:	0000000e 	andeq	r0, r0, lr
    ba00:	cb044101 	blgt	11be0c <__Stack_Size+0x11ba0c>
    ba04:	2300000b 	movwcs	r0, #11
    ba08:	00000493 	muleq	r0, r3, r4
    ba0c:	87235501 	strhi	r5, [r3, -r1, lsl #10]!
    ba10:	01000004 	tsteq	r0, r4
    ba14:	3cf42454 	cfldrdcc	mvd2, [r4], #336	; 0x150
    ba18:	000e0800 	andeq	r0, lr, r0, lsl #16
    ba1c:	9f250000 	svcls	0x00250000
    ba20:	5c000004 	stcpl	0, cr0, [r0], {4}
    ba24:	00000044 	andeq	r0, r0, r4, asr #32
    ba28:	3cee1a00 	vstmiacc	lr!, {s3-s2}
    ba2c:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    ba30:	0be40000 	bleq	ff90ba38 <SCS_BASE+0x1f8fda38>
    ba34:	011b0000 	tsteq	fp, r0
    ba38:	1b310152 	blne	c4bf88 <__Stack_Size+0xc4bb88>
    ba3c:	74025001 	strvc	r5, [r2], #-1
    ba40:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    ba44:	b208003c 	andlt	r0, r8, #60	; 0x3c
    ba48:	00000004 	andeq	r0, r0, r4
    ba4c:	003d3420 	eorseq	r3, sp, r0, lsr #8
    ba50:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    ba54:	08003d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, ip, sp}
    ba58:	00000014 	andeq	r0, r0, r4, lsl r0
    ba5c:	0c519c01 	mrrceq	12, 0, r9, r1, cr1
    ba60:	63140000 	tstvs	r4, #0
    ba64:	01000039 	tsteq	r0, r9, lsr r0
    ba68:	04ac04b1 	strteq	r0, [ip], #1201	; 0x4b1
    ba6c:	50010000 	andpl	r0, r1, r0
    ba70:	00388315 	eorseq	r8, r8, r5, lsl r3
    ba74:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    ba78:	0000004c 	andeq	r0, r0, ip, asr #32
    ba7c:	00004486 	andeq	r4, r0, r6, lsl #9
    ba80:	003fa614 	eorseq	sl, pc, r4, lsl r6	; <UNPREDICTABLE>
    ba84:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    ba88:	0000004c 	andeq	r0, r0, ip, asr #32
    ba8c:	01155201 	tsteq	r5, r1, lsl #4
    ba90:	0100003d 	tsteq	r0, sp, lsr r0
    ba94:	004c04b2 	strheq	r0, [ip], #-66	; 0xffffffbe
    ba98:	44a70000 	strtmi	r0, [r7], #0
    ba9c:	49160000 	ldmdbmi	r6, {}	; <UNPREDICTABLE>
    baa0:	01000039 	tsteq	r0, r9, lsr r0
    baa4:	004c04b4 	strheq	r0, [ip], #-68	; 0xffffffbc
    baa8:	44c80000 	strbmi	r0, [r8], #0
    baac:	20000000 	andcs	r0, r0, r0
    bab0:	00003e20 	andeq	r3, r0, r0, lsr #28
    bab4:	22045b01 	andcs	r5, r4, #1024	; 0x400
    bab8:	1a08003d 	bne	20bbb4 <__Stack_Size+0x20b7b4>
    babc:	01000000 	mrseq	r0, (UNDEF: 0)
    bac0:	000cc89c 	muleq	ip, ip, r8
    bac4:	39631500 	stmdbcc	r3!, {r8, sl, ip}^
    bac8:	5b010000 	blpl	4bad0 <__Stack_Size+0x4b6d0>
    bacc:	0004ac04 	andeq	sl, r4, r4, lsl #24
    bad0:	0044f700 	subeq	pc, r4, r0, lsl #14
    bad4:	38831500 	stmcc	r3, {r8, sl, ip}
    bad8:	5b010000 	blpl	4bae0 <__Stack_Size+0x4b6e0>
    badc:	00004c04 	andeq	r4, r0, r4, lsl #24
    bae0:	00451500 	subeq	r1, r5, r0, lsl #10
    bae4:	3fa61500 	svccc	0x00a61500
    bae8:	5b010000 	blpl	4baf0 <__Stack_Size+0x4b6f0>
    baec:	00004c04 	andeq	r4, r0, r4, lsl #24
    baf0:	00453600 	subeq	r3, r5, r0, lsl #12
    baf4:	3d011500 	cfstr32cc	mvfx1, [r1, #-0]
    baf8:	5c010000 	stcpl	0, cr0, [r1], {-0}
    bafc:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb00:	00455700 	subeq	r5, r5, r0, lsl #14
    bb04:	39491600 	stmdbcc	r9, {r9, sl, ip}^
    bb08:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    bb0c:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb10:	00457800 	subeq	r7, r5, r0, lsl #16
    bb14:	3d2a2800 	stccc	8, cr2, [sl, #-0]
    bb18:	0bee0800 	bleq	ffb8db20 <SCS_BASE+0x1fb7fb20>
    bb1c:	011b0000 	tsteq	fp, r0
    bb20:	00740250 	rsbseq	r0, r4, r0, asr r2
    bb24:	cc200000 	stcgt	0, cr0, [r0], #-0
    bb28:	01000039 	tsteq	r0, r9, lsr r0
    bb2c:	3d3c048d 	cfldrscc	mvf0, [ip, #-564]!	; 0xfffffdcc
    bb30:	00140800 	andseq	r0, r4, r0, lsl #16
    bb34:	9c010000 	stcls	0, cr0, [r1], {-0}
    bb38:	00000d2f 	andeq	r0, r0, pc, lsr #26
    bb3c:	00396315 	eorseq	r6, r9, r5, lsl r3
    bb40:	048d0100 	streq	r0, [sp], #256	; 0x100
    bb44:	000004ac 	andeq	r0, r0, ip, lsr #9
    bb48:	000045b5 			; <UNDEFINED> instruction: 0x000045b5
    bb4c:	00388315 	eorseq	r8, r8, r5, lsl r3
    bb50:	048d0100 	streq	r0, [sp], #256	; 0x100
    bb54:	0000004c 	andeq	r0, r0, ip, asr #32
    bb58:	000045d3 	ldrdeq	r4, [r0], -r3
    bb5c:	003fa615 	eorseq	sl, pc, r5, lsl r6	; <UNPREDICTABLE>
    bb60:	048e0100 	streq	r0, [lr], #256	; 0x100
    bb64:	0000004c 	andeq	r0, r0, ip, asr #32
    bb68:	000045f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    bb6c:	003d0115 	eorseq	r0, sp, r5, lsl r1
    bb70:	048e0100 	streq	r0, [lr], #256	; 0x100
    bb74:	0000004c 	andeq	r0, r0, ip, asr #32
    bb78:	00004615 	andeq	r4, r0, r5, lsl r6
    bb7c:	003d4428 	eorseq	r4, sp, r8, lsr #8
    bb80:	000bee08 	andeq	lr, fp, r8, lsl #28
    bb84:	50011b00 	andpl	r1, r1, r0, lsl #22
    bb88:	00007402 	andeq	r7, r0, r2, lsl #8
    bb8c:	1a4b2000 	bne	12d3b94 <__Stack_Size+0x12d3794>
    bb90:	d6010000 	strle	r0, [r1], -r0
    bb94:	003d5004 	eorseq	r5, sp, r4
    bb98:	00000608 	andeq	r0, r0, r8, lsl #12
    bb9c:	709c0100 	addsvc	r0, ip, r0, lsl #2
    bba0:	1400000d 	strne	r0, [r0], #-13
    bba4:	00003963 	andeq	r3, r0, r3, ror #18
    bba8:	ac04d601 	stcge	6, cr13, [r4], {1}
    bbac:	01000004 	tsteq	r0, r4
    bbb0:	3dea1450 	cfstrdcc	mvd1, [sl, #320]!	; 0x140
    bbb4:	d6010000 	strle	r0, [r1], -r0
    bbb8:	00004c04 	andeq	r4, r0, r4, lsl #24
    bbbc:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    bbc0:	00003b82 	andeq	r3, r0, r2, lsl #23
    bbc4:	4c04d601 	stcmi	6, cr13, [r4], {1}
    bbc8:	01000000 	mrseq	r0, (UNDEF: 0)
    bbcc:	97200052 			; <UNDEFINED> instruction: 0x97200052
    bbd0:	0100003c 	tsteq	r0, ip, lsr r0
    bbd4:	3d5604f2 	cfldrdcc	mvd0, [r6, #-968]	; 0xfffffc38
    bbd8:	00100800 	andseq	r0, r0, r0, lsl #16
    bbdc:	9c010000 	stcls	0, cr0, [r1], {-0}
    bbe0:	00000db5 			; <UNDEFINED> instruction: 0x00000db5
    bbe4:	00396314 	eorseq	r6, r9, r4, lsl r3
    bbe8:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    bbec:	000004ac 	andeq	r0, r0, ip, lsr #9
    bbf0:	6d155001 	ldcvs	0, cr5, [r5, #-4]
    bbf4:	01000015 	tsteq	r0, r5, lsl r0
    bbf8:	004c04f2 	strdeq	r0, [ip], #-66	; 0xffffffbe
    bbfc:	46360000 	ldrtmi	r0, [r6], -r0
    bc00:	b9160000 	ldmdblt	r6, {}	; <UNPREDICTABLE>
    bc04:	01000039 	tsteq	r0, r9, lsr r0
    bc08:	004c04f4 	strdeq	r0, [ip], #-68	; 0xffffffbc
    bc0c:	46570000 	ldrbmi	r0, [r7], -r0
    bc10:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    bc14:	0000047a 	andeq	r0, r0, sl, ror r4
    bc18:	08003d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, ip, sp}
    bc1c:	00000010 	andeq	r0, r0, r0, lsl r0
    bc20:	0de29c01 	stcleq	12, cr9, [r2, #4]!
    bc24:	87230000 	strhi	r0, [r3, -r0]!
    bc28:	01000004 	tsteq	r0, r4
    bc2c:	04932250 	ldreq	r2, [r3], #592	; 0x250
    bc30:	468c0000 	strmi	r0, [ip], r0
    bc34:	9f250000 	svcls	0x00250000
    bc38:	ad000004 	stcge	0, cr0, [r0, #-16]
    bc3c:	00000046 	andeq	r0, r0, r6, asr #32
    bc40:	003c0b20 	eorseq	r0, ip, r0, lsr #22
    bc44:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    bc48:	08003d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, ip, sp}
    bc4c:	0000003c 	andeq	r0, r0, ip, lsr r0
    bc50:	0e679c01 	cdpeq	12, 6, cr9, cr7, cr1, {0}
    bc54:	63140000 	tstvs	r4, #0
    bc58:	01000039 	tsteq	r0, r9, lsr r0
    bc5c:	04ac0545 	strteq	r0, [ip], #1349	; 0x545
    bc60:	50010000 	andpl	r0, r1, r0
    bc64:	003b5615 	eorseq	r5, fp, r5, lsl r6
    bc68:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    bc6c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc70:	000046e2 	andeq	r4, r0, r2, ror #13
    bc74:	00392915 	eorseq	r2, r9, r5, lsl r9
    bc78:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    bc7c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc80:	00004703 	andeq	r4, r0, r3, lsl #14
    bc84:	00397915 	eorseq	r7, r9, r5, lsl r9
    bc88:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    bc8c:	0000004c 	andeq	r0, r0, ip, asr #32
    bc90:	00004724 	andeq	r4, r0, r4, lsr #14
    bc94:	00394916 	eorseq	r4, r9, r6, lsl r9
    bc98:	05480100 	strbeq	r0, [r8, #-256]	; 0x100
    bc9c:	0000004c 	andeq	r0, r0, ip, asr #32
    bca0:	00004745 	andeq	r4, r0, r5, asr #14
    bca4:	003d7316 	eorseq	r7, sp, r6, lsl r3
    bca8:	05490100 	strbeq	r0, [r9, #-256]	; 0x100
    bcac:	0000004c 	andeq	r0, r0, ip, asr #32
    bcb0:	0000477a 	andeq	r4, r0, sl, ror r7
    bcb4:	003ac016 	eorseq	ip, sl, r6, lsl r0
    bcb8:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    bcbc:	0000004c 	andeq	r0, r0, ip, asr #32
    bcc0:	000047a4 	andeq	r4, r0, r4, lsr #15
    bcc4:	3f042000 	svccc	0x00042000
    bcc8:	7f010000 	svcvc	0x00010000
    bccc:	003db205 	eorseq	fp, sp, r5, lsl #4
    bcd0:	00001008 	andeq	r1, r0, r8
    bcd4:	ac9c0100 	ldfges	f0, [ip], {0}
    bcd8:	1400000e 	strne	r0, [r0], #-14
    bcdc:	00003963 	andeq	r3, r0, r3, ror #18
    bce0:	ac057f01 	stcge	15, cr7, [r5], {1}
    bce4:	01000004 	tsteq	r0, r4
    bce8:	39681550 	stmdbcc	r8!, {r4, r6, r8, sl, ip}^
    bcec:	7f010000 	svcvc	0x00010000
    bcf0:	00004c05 	andeq	r4, r0, r5, lsl #24
    bcf4:	0047ce00 	subeq	ip, r7, r0, lsl #28
    bcf8:	3d731600 	ldclcc	6, cr1, [r3, #-0]
    bcfc:	81010000 	mrshi	r0, (UNDEF: 1)
    bd00:	00004c05 	andeq	r4, r0, r5, lsl #24
    bd04:	0047ef00 	subeq	lr, r7, r0, lsl #30
    bd08:	c1200000 	teqgt	r0, r0
    bd0c:	01000038 	tsteq	r0, r8, lsr r0
    bd10:	3dc205a1 	cfstr64cc	mvdx0, [r2, #644]	; 0x284
    bd14:	00140800 	andseq	r0, r4, r0, lsl #16
    bd18:	9c010000 	stcls	0, cr0, [r1], {-0}
    bd1c:	00000ef1 	strdeq	r0, [r0], -r1
    bd20:	00396314 	eorseq	r6, r9, r4, lsl r3
    bd24:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    bd28:	000004ac 	andeq	r0, r0, ip, lsr #9
    bd2c:	68155001 	ldmdavs	r5, {r0, ip, lr}
    bd30:	01000039 	tsteq	r0, r9, lsr r0
    bd34:	004c05a1 	subeq	r0, ip, r1, lsr #11
    bd38:	48240000 	stmdami	r4!, {}	; <UNPREDICTABLE>
    bd3c:	73160000 	tstvc	r6, #0
    bd40:	0100003d 	tsteq	r0, sp, lsr r0
    bd44:	004c05a3 	subeq	r0, ip, r3, lsr #11
    bd48:	48450000 	stmdami	r5, {}^	; <UNPREDICTABLE>
    bd4c:	20000000 	andcs	r0, r0, r0
    bd50:	00003fd6 	ldrdeq	r3, [r0], -r6
    bd54:	d605c301 	strle	ip, [r5], -r1, lsl #6
    bd58:	1008003d 	andne	r0, r8, sp, lsr r0
    bd5c:	01000000 	mrseq	r0, (UNDEF: 0)
    bd60:	000f369c 	muleq	pc, ip, r6	; <UNPREDICTABLE>
    bd64:	39631400 	stmdbcc	r3!, {sl, ip}^
    bd68:	c3010000 	movwgt	r0, #4096	; 0x1000
    bd6c:	0004ac05 	andeq	sl, r4, r5, lsl #24
    bd70:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bd74:	00003968 	andeq	r3, r0, r8, ror #18
    bd78:	4c05c301 	stcmi	3, cr12, [r5], {1}
    bd7c:	7a000000 	bvc	bd84 <__Stack_Size+0xb984>
    bd80:	16000048 	strne	r0, [r0], -r8, asr #32
    bd84:	00003d7c 	andeq	r3, r0, ip, ror sp
    bd88:	4c05c501 	cfstr32mi	mvfx12, [r5], {1}
    bd8c:	9b000000 	blls	bd94 <__Stack_Size+0xb994>
    bd90:	00000048 	andeq	r0, r0, r8, asr #32
    bd94:	003ccd20 	eorseq	ip, ip, r0, lsr #26
    bd98:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    bd9c:	08003de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, ip, sp}
    bda0:	00000014 	andeq	r0, r0, r4, lsl r0
    bda4:	0f7b9c01 	svceq	0x007b9c01
    bda8:	63140000 	tstvs	r4, #0
    bdac:	01000039 	tsteq	r0, r9, lsr r0
    bdb0:	04ac05e5 	strteq	r0, [ip], #1509	; 0x5e5
    bdb4:	50010000 	andpl	r0, r1, r0
    bdb8:	00396815 	eorseq	r6, r9, r5, lsl r8
    bdbc:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    bdc0:	0000004c 	andeq	r0, r0, ip, asr #32
    bdc4:	000048d0 	ldrdeq	r4, [r0], -r0
    bdc8:	003d7c16 	eorseq	r7, sp, r6, lsl ip
    bdcc:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    bdd0:	0000004c 	andeq	r0, r0, ip, asr #32
    bdd4:	000048f1 	strdeq	r4, [r0], -r1
    bdd8:	3a762000 	bcc	1d93de0 <__Stack_Size+0x1d939e0>
    bddc:	02010000 	andeq	r0, r1, #0
    bde0:	003dfa06 	eorseq	pc, sp, r6, lsl #20
    bde4:	00001808 	andeq	r1, r0, r8, lsl #16
    bde8:	ae9c0100 	fmlgee	f0, f4, f0
    bdec:	1400000f 	strne	r0, [r0], #-15
    bdf0:	00003963 	andeq	r3, r0, r3, ror #18
    bdf4:	ac060201 	sfmge	f0, 4, [r6], {1}
    bdf8:	01000004 	tsteq	r0, r4
    bdfc:	10ec1450 	rscne	r1, ip, r0, asr r4
    be00:	02010000 	andeq	r0, r1, #0
    be04:	0000cf06 	andeq	ip, r0, r6, lsl #30
    be08:	00510100 	subseq	r0, r1, r0, lsl #2
    be0c:	003d9120 	eorseq	r9, sp, r0, lsr #2
    be10:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    be14:	08003e12 	stmdaeq	r0, {r1, r4, r9, sl, fp, ip, sp}
    be18:	00000018 	andeq	r0, r0, r8, lsl r0
    be1c:	0fe19c01 	svceq	0x00e19c01
    be20:	63140000 	tstvs	r4, #0
    be24:	01000039 	tsteq	r0, r9, lsr r0
    be28:	04ac061d 	strteq	r0, [ip], #1565	; 0x61d
    be2c:	50010000 	andpl	r0, r1, r0
    be30:	0010ec14 	andseq	lr, r0, r4, lsl ip
    be34:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    be38:	000000cf 	andeq	r0, r0, pc, asr #1
    be3c:	20005101 	andcs	r5, r0, r1, lsl #2
    be40:	000038ed 	andeq	r3, r0, sp, ror #17
    be44:	2a063901 	bcs	19a250 <__Stack_Size+0x199e50>
    be48:	1808003e 	stmdane	r8, {r1, r2, r3, r4, r5}
    be4c:	01000000 	mrseq	r0, (UNDEF: 0)
    be50:	0010149c 	mulseq	r0, ip, r4
    be54:	39631400 	stmdbcc	r3!, {sl, ip}^
    be58:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    be5c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    be60:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    be64:	000010ec 	andeq	r1, r0, ip, ror #1
    be68:	cf063901 	svcgt	0x00063901
    be6c:	01000000 	mrseq	r0, (UNDEF: 0)
    be70:	9f200051 	svcls	0x00200051
    be74:	0100003d 	tsteq	r0, sp, lsr r0
    be78:	3e420655 	mcrcc	6, 2, r0, cr2, cr5, {2}
    be7c:	00180800 	andseq	r0, r8, r0, lsl #16
    be80:	9c010000 	stcls	0, cr0, [r1], {-0}
    be84:	00001047 	andeq	r1, r0, r7, asr #32
    be88:	00396314 	eorseq	r6, r9, r4, lsl r3
    be8c:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    be90:	000004ac 	andeq	r0, r0, ip, lsr #9
    be94:	ec145001 	ldc	0, cr5, [r4], {1}
    be98:	01000010 	tsteq	r0, r0, lsl r0
    be9c:	00cf0655 	sbceq	r0, pc, r5, asr r6	; <UNPREDICTABLE>
    bea0:	51010000 	mrspl	r0, (UNDEF: 1)
    bea4:	39142000 	ldmdbcc	r4, {sp}
    bea8:	74010000 	strvc	r0, [r1], #-0
    beac:	003e5a06 	eorseq	r5, lr, r6, lsl #20
    beb0:	00001008 	andeq	r1, r0, r8
    beb4:	8c9c0100 	ldfhis	f0, [ip], {0}
    beb8:	14000010 	strne	r0, [r0], #-16
    bebc:	00003963 	andeq	r3, r0, r3, ror #18
    bec0:	ac067401 	cfstrsge	mvf7, [r6], {1}
    bec4:	01000004 	tsteq	r0, r4
    bec8:	38071550 	stmdacc	r7, {r4, r6, r8, sl, ip}
    becc:	74010000 	strvc	r0, [r1], #-0
    bed0:	00004c06 	andeq	r4, r0, r6, lsl #24
    bed4:	00492600 	subeq	r2, r9, r0, lsl #12
    bed8:	3d731600 	ldclcc	6, cr1, [r3, #-0]
    bedc:	76010000 	strvc	r0, [r1], -r0
    bee0:	00004c06 	andeq	r4, r0, r6, lsl #24
    bee4:	00494700 	subeq	r4, r9, r0, lsl #14
    bee8:	ac200000 	stcge	0, cr0, [r0], #-0
    beec:	01000038 	tsteq	r0, r8, lsr r0
    bef0:	3e6a0695 	mcrcc	6, 3, r0, cr10, cr5, {4}
    bef4:	00140800 	andseq	r0, r4, r0, lsl #16
    bef8:	9c010000 	stcls	0, cr0, [r1], {-0}
    befc:	000010d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    bf00:	00396314 	eorseq	r6, r9, r4, lsl r3
    bf04:	06950100 	ldreq	r0, [r5], r0, lsl #2
    bf08:	000004ac 	andeq	r0, r0, ip, lsr #9
    bf0c:	07155001 	ldreq	r5, [r5, -r1]
    bf10:	01000038 	tsteq	r0, r8, lsr r0
    bf14:	004c0695 	umaaleq	r0, ip, r5, r6
    bf18:	497c0000 	ldmdbmi	ip!, {}^	; <UNPREDICTABLE>
    bf1c:	73160000 	tstvc	r6, #0
    bf20:	0100003d 	tsteq	r0, sp, lsr r0
    bf24:	004c0697 	umaaleq	r0, ip, r7, r6
    bf28:	499d0000 	ldmibmi	sp, {}	; <UNPREDICTABLE>
    bf2c:	20000000 	andcs	r0, r0, r0
    bf30:	00003815 	andeq	r3, r0, r5, lsl r8
    bf34:	7e06b601 	cfmadd32vc	mvax0, mvfx11, mvfx6, mvfx1
    bf38:	1008003e 	andne	r0, r8, lr, lsr r0
    bf3c:	01000000 	mrseq	r0, (UNDEF: 0)
    bf40:	0011169c 	mulseq	r1, ip, r6
    bf44:	39631400 	stmdbcc	r3!, {sl, ip}^
    bf48:	b6010000 	strlt	r0, [r1], -r0
    bf4c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    bf50:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bf54:	00003807 	andeq	r3, r0, r7, lsl #16
    bf58:	4c06b601 	stcmi	6, cr11, [r6], {1}
    bf5c:	d2000000 	andle	r0, r0, #0
    bf60:	16000049 	strne	r0, [r0], -r9, asr #32
    bf64:	00003d7c 	andeq	r3, r0, ip, ror sp
    bf68:	4c06b801 	stcmi	8, cr11, [r6], {1}
    bf6c:	f3000000 	vhadd.u8	d0, d0, d0
    bf70:	00000049 	andeq	r0, r0, r9, asr #32
    bf74:	00114120 	andseq	r4, r1, r0, lsr #2
    bf78:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    bf7c:	08003e8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, fp, ip, sp}
    bf80:	00000014 	andeq	r0, r0, r4, lsl r0
    bf84:	115b9c01 	cmpne	fp, r1, lsl #24
    bf88:	63140000 	tstvs	r4, #0
    bf8c:	01000039 	tsteq	r0, r9, lsr r0
    bf90:	04ac06d7 	strteq	r0, [ip], #1751	; 0x6d7
    bf94:	50010000 	andpl	r0, r1, r0
    bf98:	00380715 	eorseq	r0, r8, r5, lsl r7
    bf9c:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    bfa0:	0000004c 	andeq	r0, r0, ip, asr #32
    bfa4:	00004a28 	andeq	r4, r0, r8, lsr #20
    bfa8:	003d7c16 	eorseq	r7, sp, r6, lsl ip
    bfac:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    bfb0:	0000004c 	andeq	r0, r0, ip, asr #32
    bfb4:	00004a49 	andeq	r4, r0, r9, asr #20
    bfb8:	3d222000 	stccc	0, cr2, [r2, #-0]
    bfbc:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    bfc0:	003ea206 	eorseq	sl, lr, r6, lsl #4
    bfc4:	00001008 	andeq	r1, r0, r8
    bfc8:	a09c0100 	addsge	r0, ip, r0, lsl #2
    bfcc:	14000011 	strne	r0, [r0], #-17
    bfd0:	00003963 	andeq	r3, r0, r3, ror #18
    bfd4:	ac06f701 	stcge	7, cr15, [r6], {1}
    bfd8:	01000004 	tsteq	r0, r4
    bfdc:	38471550 	stmdacc	r7, {r4, r6, r8, sl, ip}^
    bfe0:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    bfe4:	00004c06 	andeq	r4, r0, r6, lsl #24
    bfe8:	004a7e00 	subeq	r7, sl, r0, lsl #28
    bfec:	3d731600 	ldclcc	6, cr1, [r3, #-0]
    bff0:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    bff4:	00004c06 	andeq	r4, r0, r6, lsl #24
    bff8:	004a9f00 	subeq	r9, sl, r0, lsl #30
    bffc:	dd200000 	stcle	0, cr0, [r0, #-0]
    c000:	0100003a 	tsteq	r0, sl, lsr r0
    c004:	3eb20718 	mrccc	7, 5, r0, cr2, cr8, {0}
    c008:	00140800 	andseq	r0, r4, r0, lsl #16
    c00c:	9c010000 	stcls	0, cr0, [r1], {-0}
    c010:	000011e5 	andeq	r1, r0, r5, ror #3
    c014:	00396314 	eorseq	r6, r9, r4, lsl r3
    c018:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    c01c:	000004ac 	andeq	r0, r0, ip, lsr #9
    c020:	47155001 	ldrmi	r5, [r5, -r1]
    c024:	01000038 	tsteq	r0, r8, lsr r0
    c028:	004c0718 	subeq	r0, ip, r8, lsl r7
    c02c:	4ad40000 	bmi	ff50c034 <SCS_BASE+0x1f4fe034>
    c030:	73160000 	tstvc	r6, #0
    c034:	0100003d 	tsteq	r0, sp, lsr r0
    c038:	004c071a 	subeq	r0, ip, sl, lsl r7
    c03c:	4af50000 	bmi	ffd4c044 <SCS_BASE+0x1fd3e044>
    c040:	20000000 	andcs	r0, r0, r0
    c044:	00003951 	andeq	r3, r0, r1, asr r9
    c048:	c6073901 	strgt	r3, [r7], -r1, lsl #18
    c04c:	1008003e 	andne	r0, r8, lr, lsr r0
    c050:	01000000 	mrseq	r0, (UNDEF: 0)
    c054:	00122a9c 	mulseq	r2, ip, sl
    c058:	39631400 	stmdbcc	r3!, {sl, ip}^
    c05c:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    c060:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c064:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c068:	00003847 	andeq	r3, r0, r7, asr #16
    c06c:	4c073901 	stcmi	9, cr3, [r7], {1}
    c070:	2a000000 	bcs	c078 <__Stack_Size+0xbc78>
    c074:	1600004b 	strne	r0, [r0], -fp, asr #32
    c078:	00003d7c 	andeq	r3, r0, ip, ror sp
    c07c:	4c073b01 	stcmi	11, cr3, [r7], {1}
    c080:	4b000000 	blmi	c088 <__Stack_Size+0xbc88>
    c084:	0000004b 	andeq	r0, r0, fp, asr #32
    c088:	00379720 	eorseq	r9, r7, r0, lsr #14
    c08c:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    c090:	08003ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
    c094:	00000014 	andeq	r0, r0, r4, lsl r0
    c098:	126f9c01 	rsbne	r9, pc, #256	; 0x100
    c09c:	63140000 	tstvs	r4, #0
    c0a0:	01000039 	tsteq	r0, r9, lsr r0
    c0a4:	04ac075a 	strteq	r0, [ip], #1882	; 0x75a
    c0a8:	50010000 	andpl	r0, r1, r0
    c0ac:	00384715 	eorseq	r4, r8, r5, lsl r7
    c0b0:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    c0b4:	0000004c 	andeq	r0, r0, ip, asr #32
    c0b8:	00004b80 	andeq	r4, r0, r0, lsl #23
    c0bc:	003d7c16 	eorseq	r7, sp, r6, lsl ip
    c0c0:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    c0c4:	0000004c 	andeq	r0, r0, ip, asr #32
    c0c8:	00004ba1 	andeq	r4, r0, r1, lsr #23
    c0cc:	3f802000 	svccc	0x00802000
    c0d0:	7b010000 	blvc	4c0d8 <__Stack_Size+0x4bcd8>
    c0d4:	003eea07 	eorseq	lr, lr, r7, lsl #20
    c0d8:	00001008 	andeq	r1, r0, r8
    c0dc:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
    c0e0:	14000012 	strne	r0, [r0], #-18
    c0e4:	00003963 	andeq	r3, r0, r3, ror #18
    c0e8:	ac077b01 	stcge	11, cr7, [r7], {1}
    c0ec:	01000004 	tsteq	r0, r4
    c0f0:	3b761550 	blcc	1d91638 <__Stack_Size+0x1d91238>
    c0f4:	7b010000 	blvc	4c0fc <__Stack_Size+0x4bcfc>
    c0f8:	00004c07 	andeq	r4, r0, r7, lsl #24
    c0fc:	004bd600 	subeq	sp, fp, r0, lsl #12
    c100:	3d731600 	ldclcc	6, cr1, [r3, #-0]
    c104:	7d010000 	stcvc	0, cr0, [r1, #-0]
    c108:	00004c07 	andeq	r4, r0, r7, lsl #24
    c10c:	004bf700 	subeq	pc, fp, r0, lsl #14
    c110:	a6200000 	strtge	r0, [r0], -r0
    c114:	0100003e 	tsteq	r0, lr, lsr r0
    c118:	3efa079b 	mrccc	7, 7, r0, cr10, cr11, {4}
    c11c:	00100800 	andseq	r0, r0, r0, lsl #16
    c120:	9c010000 	stcls	0, cr0, [r1], {-0}
    c124:	000012f9 	strdeq	r1, [r0], -r9
    c128:	00396314 	eorseq	r6, r9, r4, lsl r3
    c12c:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    c130:	000004ac 	andeq	r0, r0, ip, lsr #9
    c134:	76155001 	ldrvc	r5, [r5], -r1
    c138:	0100003b 	tsteq	r0, fp, lsr r0
    c13c:	004c079b 	umaaleq	r0, ip, fp, r7
    c140:	4c2c0000 	stcmi	0, cr0, [ip], #-0
    c144:	73160000 	tstvc	r6, #0
    c148:	0100003d 	tsteq	r0, sp, lsr r0
    c14c:	004c079d 	umaaleq	r0, ip, sp, r7
    c150:	4c4d0000 	marmi	acc0, r0, sp
    c154:	20000000 	andcs	r0, r0, r0
    c158:	00003cbd 			; <UNDEFINED> instruction: 0x00003cbd
    c15c:	0a07bb01 	beq	1fad68 <__Stack_Size+0x1fa968>
    c160:	1008003f 	andne	r0, r8, pc, lsr r0
    c164:	01000000 	mrseq	r0, (UNDEF: 0)
    c168:	00133e9c 	mulseq	r3, ip, lr
    c16c:	39631400 	stmdbcc	r3!, {sl, ip}^
    c170:	bb010000 	bllt	4c178 <__Stack_Size+0x4bd78>
    c174:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c178:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c17c:	00003b76 	andeq	r3, r0, r6, ror fp
    c180:	4c07bb01 	stcmi	11, cr11, [r7], {1}
    c184:	77000000 	strvc	r0, [r0, -r0]
    c188:	1600004c 	strne	r0, [r0], -ip, asr #32
    c18c:	00003d7c 	andeq	r3, r0, ip, ror sp
    c190:	4c07bd01 	stcmi	13, cr11, [r7], {1}
    c194:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    c198:	0000004c 	andeq	r0, r0, ip, asr #32
    c19c:	003f2320 	eorseq	r2, pc, r0, lsr #6
    c1a0:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    c1a4:	08003f1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, fp, ip, sp}
    c1a8:	00000010 	andeq	r0, r0, r0, lsl r0
    c1ac:	13839c01 	orrne	r9, r3, #256	; 0x100
    c1b0:	63140000 	tstvs	r4, #0
    c1b4:	01000039 	tsteq	r0, r9, lsr r0
    c1b8:	04ac07db 	strteq	r0, [ip], #2011	; 0x7db
    c1bc:	50010000 	andpl	r0, r1, r0
    c1c0:	003b7615 	eorseq	r7, fp, r5, lsl r6
    c1c4:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    c1c8:	0000004c 	andeq	r0, r0, ip, asr #32
    c1cc:	00004ccd 	andeq	r4, r0, sp, asr #25
    c1d0:	003d7c16 	eorseq	r7, sp, r6, lsl ip
    c1d4:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    c1d8:	0000004c 	andeq	r0, r0, ip, asr #32
    c1dc:	00004cee 	andeq	r4, r0, lr, ror #25
    c1e0:	37a92000 	strcc	r2, [r9, r0]!
    c1e4:	fb010000 	blx	4c1ee <__Stack_Size+0x4bdee>
    c1e8:	003f2a07 	eorseq	r2, pc, r7, lsl #20
    c1ec:	00001008 	andeq	r1, r0, r8
    c1f0:	c89c0100 	ldmgt	ip, {r8}
    c1f4:	14000013 	strne	r0, [r0], #-19
    c1f8:	00003963 	andeq	r3, r0, r3, ror #18
    c1fc:	ac07fb01 	stcge	11, cr15, [r7], {1}
    c200:	01000004 	tsteq	r0, r4
    c204:	11911550 	orrsne	r1, r1, r0, asr r5
    c208:	fb010000 	blx	4c212 <__Stack_Size+0x4be12>
    c20c:	00004c07 	andeq	r4, r0, r7, lsl #24
    c210:	004d1800 	subeq	r1, sp, r0, lsl #16
    c214:	3ac01600 	bcc	ff011a1c <SCS_BASE+0x1f003a1c>
    c218:	fd010000 	stc2	0, cr0, [r1, #-0]
    c21c:	00004c07 	andeq	r4, r0, r7, lsl #24
    c220:	004d3900 	subeq	r3, sp, r0, lsl #18
    c224:	42200000 	eormi	r0, r0, #0
    c228:	0100003d 	tsteq	r0, sp, lsr r0
    c22c:	3f3a0818 	svccc	0x003a0818
    c230:	00100800 	andseq	r0, r0, r0, lsl #16
    c234:	9c010000 	stcls	0, cr0, [r1], {-0}
    c238:	0000140d 	andeq	r1, r0, sp, lsl #8
    c23c:	00396314 	eorseq	r6, r9, r4, lsl r3
    c240:	08180100 	ldmdaeq	r8, {r8}
    c244:	000004ac 	andeq	r0, r0, ip, lsr #9
    c248:	ad155001 	ldcge	0, cr5, [r5, #-4]
    c24c:	01000014 	tsteq	r0, r4, lsl r0
    c250:	004c0818 	subeq	r0, ip, r8, lsl r8
    c254:	4d6e0000 	stclmi	0, cr0, [lr, #-0]
    c258:	c0160000 	andsgt	r0, r6, r0
    c25c:	0100003a 	tsteq	r0, sl, lsr r0
    c260:	004c081a 	subeq	r0, ip, sl, lsl r8
    c264:	4d8f0000 	stcmi	0, cr0, [pc]	; c26c <__Stack_Size+0xbe6c>
    c268:	20000000 	andcs	r0, r0, r0
    c26c:	00004041 	andeq	r4, r0, r1, asr #32
    c270:	4a083601 	bmi	219a7c <__Stack_Size+0x21967c>
    c274:	1408003f 	strne	r0, [r8], #-63	; 0x3f
    c278:	01000000 	mrseq	r0, (UNDEF: 0)
    c27c:	0014529c 	mulseq	r4, ip, r2
    c280:	39631400 	stmdbcc	r3!, {sl, ip}^
    c284:	36010000 	strcc	r0, [r1], -r0
    c288:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c28c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c290:	00001191 	muleq	r0, r1, r1
    c294:	4c083601 	stcmi	6, cr3, [r8], {1}
    c298:	c4000000 	strgt	r0, [r0], #-0
    c29c:	1600004d 	strne	r0, [r0], -sp, asr #32
    c2a0:	00003ac0 	andeq	r3, r0, r0, asr #21
    c2a4:	4c083801 	stcmi	8, cr3, [r8], {1}
    c2a8:	e5000000 	str	r0, [r0, #-0]
    c2ac:	0000004d 	andeq	r0, r0, sp, asr #32
    c2b0:	003f4020 	eorseq	r4, pc, r0, lsr #32
    c2b4:	08530100 	ldmdaeq	r3, {r8}^
    c2b8:	08003f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    c2bc:	00000014 	andeq	r0, r0, r4, lsl r0
    c2c0:	14979c01 	ldrne	r9, [r7], #3073	; 0xc01
    c2c4:	63140000 	tstvs	r4, #0
    c2c8:	01000039 	tsteq	r0, r9, lsr r0
    c2cc:	04ac0853 	strteq	r0, [ip], #2131	; 0x853
    c2d0:	50010000 	andpl	r0, r1, r0
    c2d4:	0014ad15 	andseq	sl, r4, r5, lsl sp
    c2d8:	08530100 	ldmdaeq	r3, {r8}^
    c2dc:	0000004c 	andeq	r0, r0, ip, asr #32
    c2e0:	00004e1a 	andeq	r4, r0, sl, lsl lr
    c2e4:	003ac016 	eorseq	ip, sl, r6, lsl r0
    c2e8:	08550100 	ldmdaeq	r5, {r8}^
    c2ec:	0000004c 	andeq	r0, r0, ip, asr #32
    c2f0:	00004e3b 	andeq	r4, r0, fp, lsr lr
    c2f4:	3f902000 	svccc	0x00902000
    c2f8:	71010000 	mrsvc	r0, (UNDEF: 1)
    c2fc:	003f7208 	eorseq	r7, pc, r8, lsl #4
    c300:	00001408 	andeq	r1, r0, r8, lsl #8
    c304:	dc9c0100 	ldfles	f0, [ip], {0}
    c308:	14000014 	strne	r0, [r0], #-20
    c30c:	00003963 	andeq	r3, r0, r3, ror #18
    c310:	ac087101 	stfges	f7, [r8], {1}
    c314:	01000004 	tsteq	r0, r4
    c318:	11911550 	orrsne	r1, r1, r0, asr r5
    c31c:	71010000 	mrsvc	r0, (UNDEF: 1)
    c320:	00004c08 	andeq	r4, r0, r8, lsl #24
    c324:	004e7000 	subeq	r7, lr, r0
    c328:	3ac01600 	bcc	ff011b30 <SCS_BASE+0x1f003b30>
    c32c:	73010000 	movwvc	r0, #4096	; 0x1000
    c330:	00004c08 	andeq	r4, r0, r8, lsl #24
    c334:	004e9100 	subeq	r9, lr, r0, lsl #2
    c338:	f0200000 			; <UNDEFINED> instruction: 0xf0200000
    c33c:	01000037 	tsteq	r0, r7, lsr r0
    c340:	3f86088e 	svccc	0x0086088e
    c344:	00140800 	andseq	r0, r4, r0, lsl #16
    c348:	9c010000 	stcls	0, cr0, [r1], {-0}
    c34c:	00001521 	andeq	r1, r0, r1, lsr #10
    c350:	00396314 	eorseq	r6, r9, r4, lsl r3
    c354:	088e0100 	stmeq	lr, {r8}
    c358:	000004ac 	andeq	r0, r0, ip, lsr #9
    c35c:	ad155001 	ldcge	0, cr5, [r5, #-4]
    c360:	01000014 	tsteq	r0, r4, lsl r0
    c364:	004c088e 	subeq	r0, ip, lr, lsl #17
    c368:	4ec60000 	cdpmi	0, 12, cr0, cr6, cr0, {0}
    c36c:	c0160000 	andsgt	r0, r6, r0
    c370:	0100003a 	tsteq	r0, sl, lsr r0
    c374:	004c0890 	umaaleq	r0, ip, r0, r8
    c378:	4ee70000 	cdpmi	0, 14, cr0, cr7, cr0, {0}
    c37c:	20000000 	andcs	r0, r0, r0
    c380:	00003f57 	andeq	r3, r0, r7, asr pc
    c384:	9a08ac01 	bls	237390 <__Stack_Size+0x236f90>
    c388:	1408003f 	strne	r0, [r8], #-63	; 0x3f
    c38c:	01000000 	mrseq	r0, (UNDEF: 0)
    c390:	0015669c 	mulseq	r5, ip, r6
    c394:	39631400 	stmdbcc	r3!, {sl, ip}^
    c398:	ac010000 	stcge	0, cr0, [r1], {-0}
    c39c:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c3a0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c3a4:	00001191 	muleq	r0, r1, r1
    c3a8:	4c08ac01 	stcmi	12, cr10, [r8], {1}
    c3ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    c3b0:	1600004f 	strne	r0, [r0], -pc, asr #32
    c3b4:	00003ac0 	andeq	r3, r0, r0, asr #21
    c3b8:	4c08ae01 	stcmi	14, cr10, [r8], {1}
    c3bc:	3d000000 	stccc	0, cr0, [r0, #-0]
    c3c0:	0000004f 	andeq	r0, r0, pc, asr #32
    c3c4:	003b9420 	eorseq	r9, fp, r0, lsr #8
    c3c8:	08ce0100 	stmiaeq	lr, {r8}^
    c3cc:	08003fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp}
    c3d0:	0000001c 	andeq	r0, r0, ip, lsl r0
    c3d4:	15a99c01 	strne	r9, [r9, #3073]!	; 0xc01
    c3d8:	63140000 	tstvs	r4, #0
    c3dc:	01000039 	tsteq	r0, r9, lsr r0
    c3e0:	04ac08ce 	strteq	r0, [ip], #2254	; 0x8ce
    c3e4:	50010000 	andpl	r0, r1, r0
    c3e8:	003d8514 	eorseq	r8, sp, r4, lsl r5
    c3ec:	08ce0100 	stmiaeq	lr, {r8}^
    c3f0:	0000004c 	andeq	r0, r0, ip, asr #32
    c3f4:	f4155101 			; <UNDEFINED> instruction: 0xf4155101
    c3f8:	0100003d 	tsteq	r0, sp, lsr r0
    c3fc:	004c08ce 	subeq	r0, ip, lr, asr #17
    c400:	4f720000 	svcmi	0x00720000
    c404:	20000000 	andcs	r0, r0, r0
    c408:	00003897 	muleq	r0, r7, r8
    c40c:	ca08ea01 	bgt	246c18 <__Stack_Size+0x246818>
    c410:	1c08003f 	stcne	0, cr0, [r8], {63}	; 0x3f
    c414:	01000000 	mrseq	r0, (UNDEF: 0)
    c418:	0015ec9c 	mulseq	r5, ip, ip
    c41c:	39631400 	stmdbcc	r3!, {sl, ip}^
    c420:	ea010000 	b	4c428 <__Stack_Size+0x4c028>
    c424:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c428:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c42c:	00003d85 	andeq	r3, r0, r5, lsl #27
    c430:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    c434:	01000000 	mrseq	r0, (UNDEF: 0)
    c438:	3c261551 	cfstr32cc	mvfx1, [r6], #-324	; 0xfffffebc
    c43c:	ea010000 	b	4c444 <__Stack_Size+0x4c044>
    c440:	00004c08 	andeq	r4, r0, r8, lsl #24
    c444:	004f9300 	subeq	r9, pc, r0, lsl #6
    c448:	30200000 	eorcc	r0, r0, r0
    c44c:	0100003b 	tsteq	r0, fp, lsr r0
    c450:	3fe60912 	svccc	0x00e60912
    c454:	00440800 	subeq	r0, r4, r0, lsl #16
    c458:	9c010000 	stcls	0, cr0, [r1], {-0}
    c45c:	00001633 	andeq	r1, r0, r3, lsr r6
    c460:	00396315 	eorseq	r6, r9, r5, lsl r3
    c464:	09120100 	ldmdbeq	r2, {r8}
    c468:	000004ac 	andeq	r0, r0, ip, lsr #9
    c46c:	00004fb4 			; <UNDEFINED> instruction: 0x00004fb4
    c470:	003d8515 	eorseq	r8, sp, r5, lsl r5
    c474:	09120100 	ldmdbeq	r2, {r8}
    c478:	0000004c 	andeq	r0, r0, ip, asr #32
    c47c:	00004fd4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    c480:	0017ba15 	andseq	fp, r7, r5, lsl sl
    c484:	09120100 	ldmdbeq	r2, {r8}
    c488:	0000004c 	andeq	r0, r0, ip, asr #32
    c48c:	0000500e 	andeq	r5, r0, lr
    c490:	3c522000 	mracc	r2, r2, acc0
    c494:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    c498:	00402a09 	subeq	r2, r0, r9, lsl #20
    c49c:	00001808 	andeq	r1, r0, r8, lsl #16
    c4a0:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    c4a4:	14000016 	strne	r0, [r0], #-22
    c4a8:	00003963 	andeq	r3, r0, r3, ror #18
    c4ac:	ac093801 	stcge	8, cr3, [r9], {1}
    c4b0:	01000004 	tsteq	r0, r4
    c4b4:	10ec1450 	rscne	r1, ip, r0, asr r4
    c4b8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    c4bc:	0000cf09 	andeq	ip, r0, r9, lsl #30
    c4c0:	00510100 	subseq	r0, r1, r0, lsl #2
    c4c4:	0038d520 	eorseq	sp, r8, r0, lsr #10
    c4c8:	09550100 	ldmdbeq	r5, {r8}^
    c4cc:	08004042 	stmdaeq	r0, {r1, r6, lr}
    c4d0:	00000018 	andeq	r0, r0, r8, lsl r0
    c4d4:	16999c01 	ldrne	r9, [r9], r1, lsl #24
    c4d8:	63140000 	tstvs	r4, #0
    c4dc:	01000039 	tsteq	r0, r9, lsr r0
    c4e0:	04ac0955 	strteq	r0, [ip], #2389	; 0x955
    c4e4:	50010000 	andpl	r0, r1, r0
    c4e8:	003c6a14 	eorseq	r6, ip, r4, lsl sl
    c4ec:	09550100 	ldmdbeq	r5, {r8}^
    c4f0:	0000004c 	andeq	r0, r0, ip, asr #32
    c4f4:	20005101 	andcs	r5, r0, r1, lsl #2
    c4f8:	00003bd0 	ldrdeq	r3, [r0], -r0
    c4fc:	5a097001 	bpl	268508 <__Stack_Size+0x268108>
    c500:	18080040 	stmdane	r8, {r6}
    c504:	01000000 	mrseq	r0, (UNDEF: 0)
    c508:	0016cc9c 	mulseq	r6, ip, ip
    c50c:	39631400 	stmdbcc	r3!, {sl, ip}^
    c510:	70010000 	andvc	r0, r1, r0
    c514:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c518:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c51c:	000010ec 	andeq	r1, r0, ip, ror #1
    c520:	cf097001 	svcgt	0x00097001
    c524:	01000000 	mrseq	r0, (UNDEF: 0)
    c528:	41200051 	qsubmi	r0, r1, r0
    c52c:	0100003e 	tsteq	r0, lr, lsr r0
    c530:	4072098d 	rsbsmi	r0, r2, sp, lsl #19
    c534:	00160800 	andseq	r0, r6, r0, lsl #16
    c538:	9c010000 	stcls	0, cr0, [r1], {-0}
    c53c:	00001701 	andeq	r1, r0, r1, lsl #14
    c540:	00396314 	eorseq	r6, r9, r4, lsl r3
    c544:	098d0100 	stmibeq	sp, {r8}
    c548:	000004ac 	andeq	r0, r0, ip, lsr #9
    c54c:	fd155001 	ldc2	0, cr5, [r5, #-4]
    c550:	01000038 	tsteq	r0, r8, lsr r0
    c554:	004c098d 	subeq	r0, ip, sp, lsl #19
    c558:	502f0000 	eorpl	r0, pc, r0
    c55c:	20000000 	andcs	r0, r0, r0
    c560:	00003b01 	andeq	r3, r0, r1, lsl #22
    c564:	8809ae01 	stmdahi	r9, {r0, r9, sl, fp, sp, pc}
    c568:	16080040 	strne	r0, [r8], -r0, asr #32
    c56c:	01000000 	mrseq	r0, (UNDEF: 0)
    c570:	0017369c 	mulseq	r7, ip, r6
    c574:	39631400 	stmdbcc	r3!, {sl, ip}^
    c578:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    c57c:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c580:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c584:	00003e58 	andeq	r3, r0, r8, asr lr
    c588:	4c09ae01 	stcmi	14, cr10, [r9], {1}
    c58c:	50000000 	andpl	r0, r0, r0
    c590:	00000050 	andeq	r0, r0, r0, asr r0
    c594:	003d0e20 	eorseq	r0, sp, r0, lsr #28
    c598:	09ca0100 	stmibeq	sl, {r8}^
    c59c:	0800409e 	stmdaeq	r0, {r1, r2, r3, r4, r7, lr}
    c5a0:	00000016 	andeq	r0, r0, r6, lsl r0
    c5a4:	176b9c01 	strbne	r9, [fp, -r1, lsl #24]!
    c5a8:	63140000 	tstvs	r4, #0
    c5ac:	01000039 	tsteq	r0, r9, lsr r0
    c5b0:	04ac09ca 	strteq	r0, [ip], #2506	; 0x9ca
    c5b4:	50010000 	andpl	r0, r1, r0
    c5b8:	00399d15 	eorseq	r9, r9, r5, lsl sp
    c5bc:	09ca0100 	stmibeq	sl, {r8}^
    c5c0:	0000004c 	andeq	r0, r0, ip, asr #32
    c5c4:	00005071 	andeq	r5, r0, r1, ror r0
    c5c8:	40102000 	andsmi	r2, r0, r0
    c5cc:	e4010000 	str	r0, [r1], #-0
    c5d0:	0040b409 	subeq	fp, r0, r9, lsl #8
    c5d4:	00001608 	andeq	r1, r0, r8, lsl #12
    c5d8:	a09c0100 	addsge	r0, ip, r0, lsl #2
    c5dc:	14000017 	strne	r0, [r0], #-23
    c5e0:	00003963 	andeq	r3, r0, r3, ror #18
    c5e4:	ac09e401 	cfstrsge	mvf14, [r9], {1}
    c5e8:	01000004 	tsteq	r0, r4
    c5ec:	3ed11550 	mrccc	5, 6, r1, cr1, cr0, {2}
    c5f0:	e4010000 	str	r0, [r1], #-0
    c5f4:	00004c09 	andeq	r4, r0, r9, lsl #24
    c5f8:	00509200 	subseq	r9, r0, r0, lsl #4
    c5fc:	07200000 	streq	r0, [r0, -r0]!
    c600:	01000003 	tsteq	r0, r3
    c604:	40ca09f9 	strdmi	r0, [sl], #153	; 0x99
    c608:	00040800 	andeq	r0, r4, r0, lsl #16
    c60c:	9c010000 	stcls	0, cr0, [r1], {-0}
    c610:	000017d3 	ldrdeq	r1, [r0], -r3
    c614:	00396314 	eorseq	r6, r9, r4, lsl r3
    c618:	09f90100 	ldmibeq	r9!, {r8}^
    c61c:	000004ac 	andeq	r0, r0, ip, lsr #9
    c620:	5e145001 	cdppl	0, 1, cr5, cr4, cr1, {0}
    c624:	01000009 	tsteq	r0, r9
    c628:	004c09f9 	strdeq	r0, [ip], #-153	; 0xffffff67
    c62c:	51010000 	mrspl	r0, (UNDEF: 1)
    c630:	1f0a2000 	svcne	0x000a2000
    c634:	0a010000 	beq	4c63c <__Stack_Size+0x4c23c>
    c638:	0040ce0a 	subeq	ip, r0, sl, lsl #28
    c63c:	00000408 	andeq	r0, r0, r8, lsl #8
    c640:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    c644:	14000018 	strne	r0, [r0], #-24
    c648:	00003963 	andeq	r3, r0, r3, ror #18
    c64c:	ac0a0a01 	stcge	10, cr0, [sl], {1}
    c650:	01000004 	tsteq	r0, r4
    c654:	1f111450 	svcne	0x00111450
    c658:	0a010000 	beq	4c660 <__Stack_Size+0x4c260>
    c65c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c660:	00510100 	subseq	r0, r1, r0, lsl #2
    c664:	0037d020 	eorseq	sp, r7, r0, lsr #32
    c668:	0a1c0100 	beq	70ca70 <__Stack_Size+0x70c670>
    c66c:	080040d2 	stmdaeq	r0, {r1, r4, r6, r7, lr}
    c670:	00000004 	andeq	r0, r0, r4
    c674:	18399c01 	ldmdane	r9!, {r0, sl, fp, ip, pc}
    c678:	63140000 	tstvs	r4, #0
    c67c:	01000039 	tsteq	r0, r9, lsr r0
    c680:	04ac0a1c 	strteq	r0, [ip], #2588	; 0xa1c
    c684:	50010000 	andpl	r0, r1, r0
    c688:	0037d714 	eorseq	sp, r7, r4, lsl r7
    c68c:	0a1c0100 	beq	70ca94 <__Stack_Size+0x70c694>
    c690:	0000004c 	andeq	r0, r0, ip, asr #32
    c694:	20005101 	andcs	r5, r0, r1, lsl #2
    c698:	000037e0 	andeq	r3, r0, r0, ror #15
    c69c:	d60a2e01 	strle	r2, [sl], -r1, lsl #28
    c6a0:	04080040 	streq	r0, [r8], #-64	; 0x40
    c6a4:	01000000 	mrseq	r0, (UNDEF: 0)
    c6a8:	00186c9c 	mulseq	r8, ip, ip
    c6ac:	39631400 	stmdbcc	r3!, {sl, ip}^
    c6b0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    c6b4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    c6b8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c6bc:	000037e7 	andeq	r3, r0, r7, ror #15
    c6c0:	4c0a2e01 	stcmi	14, cr2, [sl], {1}
    c6c4:	01000000 	mrseq	r0, (UNDEF: 0)
    c6c8:	ad200051 	stcge	0, cr0, [r0, #-324]!	; 0xfffffebc
    c6cc:	0100003c 	tsteq	r0, ip, lsr r0
    c6d0:	40da0a40 	sbcsmi	r0, sl, r0, asr #20
    c6d4:	00040800 	andeq	r0, r4, r0, lsl #16
    c6d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c6dc:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    c6e0:	00396314 	eorseq	r6, r9, r4, lsl r3
    c6e4:	0a400100 	beq	100caec <__Stack_Size+0x100c6ec>
    c6e8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c6ec:	b4145001 	ldrlt	r5, [r4], #-1
    c6f0:	0100003c 	tsteq	r0, ip, lsr r0
    c6f4:	004c0a40 	subeq	r0, ip, r0, asr #20
    c6f8:	51010000 	mrspl	r0, (UNDEF: 1)
    c6fc:	00132000 	andseq	r2, r3, r0
    c700:	52010000 	andpl	r0, r1, #0
    c704:	0040de0a 	subeq	sp, r0, sl, lsl #28
    c708:	00000608 	andeq	r0, r0, r8, lsl #12
    c70c:	d29c0100 	addsle	r0, ip, #0, 2
    c710:	14000018 	strne	r0, [r0], #-24
    c714:	00003963 	andeq	r3, r0, r3, ror #18
    c718:	ac0a5201 	sfmge	f5, 4, [sl], {1}
    c71c:	01000004 	tsteq	r0, r4
    c720:	001a1450 	andseq	r1, sl, r0, asr r4
    c724:	52010000 	andpl	r0, r1, #0
    c728:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c72c:	00510100 	subseq	r0, r1, r0, lsl #2
    c730:	003de020 	eorseq	lr, sp, r0, lsr #32
    c734:	0a6a0100 	beq	1a8cb3c <__Stack_Size+0x1a8c73c>
    c738:	080040e4 	stmdaeq	r0, {r2, r5, r6, r7, lr}
    c73c:	00000016 	andeq	r0, r0, r6, lsl r0
    c740:	19079c01 	stmdbne	r7, {r0, sl, fp, ip, pc}
    c744:	63140000 	tstvs	r4, #0
    c748:	01000039 	tsteq	r0, r9, lsr r0
    c74c:	04ac0a6a 	strteq	r0, [ip], #2666	; 0xa6a
    c750:	50010000 	andpl	r0, r1, r0
    c754:	003d5915 	eorseq	r5, sp, r5, lsl r9
    c758:	0a6a0100 	beq	1a8cb60 <__Stack_Size+0x1a8c760>
    c75c:	0000004c 	andeq	r0, r0, ip, asr #32
    c760:	000050b3 	strheq	r5, [r0], -r3
    c764:	3bf72000 	blcc	ffdd476c <SCS_BASE+0x1fdc676c>
    c768:	86010000 	strhi	r0, [r1], -r0
    c76c:	0040fa0a 	subeq	pc, r0, sl, lsl #20
    c770:	00001a08 	andeq	r1, r0, r8, lsl #20
    c774:	3c9c0100 	ldfccs	f0, [ip], {0}
    c778:	14000019 	strne	r0, [r0], #-25
    c77c:	00003963 	andeq	r3, r0, r3, ror #18
    c780:	ac0a8601 	stcge	6, cr8, [sl], {1}
    c784:	01000004 	tsteq	r0, r4
    c788:	3d591550 	cfldr64cc	mvdx1, [r9, #-320]	; 0xfffffec0
    c78c:	86010000 	strhi	r0, [r1], -r0
    c790:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c794:	0050d400 	subseq	sp, r0, r0, lsl #8
    c798:	b9200000 	stmdblt	r0!, {}	; <UNPREDICTABLE>
    c79c:	0100003f 	tsteq	r0, pc, lsr r0
    c7a0:	4114028a 	tstmi	r4, sl, lsl #5
    c7a4:	006e0800 	rsbeq	r0, lr, r0, lsl #16
    c7a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c7ac:	00001a3e 	andeq	r1, r0, lr, lsr sl
    c7b0:	00396315 	eorseq	r6, r9, r5, lsl r3
    c7b4:	028a0100 	addeq	r0, sl, #0, 2
    c7b8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c7bc:	000050f5 	strdeq	r5, [r0], -r5	; <UNPREDICTABLE>
    c7c0:	003c7b15 	eorseq	r7, ip, r5, lsl fp
    c7c4:	028a0100 	addeq	r0, sl, #0, 2
    c7c8:	00000924 	andeq	r0, r0, r4, lsr #18
    c7cc:	0000515b 	andeq	r5, r0, fp, asr r1
    c7d0:	003e8416 	eorseq	r8, lr, r6, lsl r4
    c7d4:	028c0100 	addeq	r0, ip, #0, 2
    c7d8:	0000004c 	andeq	r0, r0, ip, asr #32
    c7dc:	000051a0 	andeq	r5, r0, r0, lsr #3
    c7e0:	003db416 	eorseq	fp, sp, r6, lsl r4
    c7e4:	028d0100 	addeq	r0, sp, #0, 2
    c7e8:	0000004c 	andeq	r0, r0, ip, asr #32
    c7ec:	000051ca 	andeq	r5, r0, sl, asr #3
    c7f0:	00413e1a 	subeq	r3, r1, sl, lsl lr
    c7f4:	0004b208 	andeq	fp, r4, r8, lsl #4
    c7f8:	0019a600 	andseq	sl, r9, r0, lsl #12
    c7fc:	50011b00 	andpl	r1, r1, r0, lsl #22
    c800:	00007502 	andeq	r7, r0, r2, lsl #10
    c804:	0041461a 	subeq	r4, r1, sl, lsl r6
    c808:	0018d208 	andseq	sp, r8, r8, lsl #4
    c80c:	0019ba00 	andseq	fp, r9, r0, lsl #20
    c810:	50011b00 	andpl	r1, r1, r0, lsl #22
    c814:	00007502 	andeq	r7, r0, r2, lsl #10
    c818:	0041521a 	subeq	r5, r1, sl, lsl r2
    c81c:	00052708 	andeq	r2, r5, r8, lsl #14
    c820:	0019da00 	andseq	sp, r9, r0, lsl #20
    c824:	52011b00 	andpl	r1, r1, #0, 22
    c828:	1b007602 	blne	2a038 <__Stack_Size+0x29c38>
    c82c:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    c830:	50011b00 	andpl	r1, r1, r0, lsl #22
    c834:	00007502 	andeq	r7, r0, r2, lsl #10
    c838:	00415e1c 	subeq	r5, r1, ip, lsl lr
    c83c:	00190708 	andseq	r0, r9, r8, lsl #14
    c840:	0019ef00 	andseq	lr, r9, r0, lsl #30
    c844:	50011b00 	andpl	r1, r1, r0, lsl #22
    c848:	5001f303 	andpl	pc, r1, r3, lsl #6
    c84c:	41622700 	cmnmi	r2, r0, lsl #14
    c850:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    c854:	6a1a0000 	bvs	68c85c <__Stack_Size+0x68c45c>
    c858:	07080041 	streq	r0, [r8, -r1, asr #32]
    c85c:	0c000019 	stceq	0, cr0, [r0], {25}
    c860:	1b00001a 	blne	c8d0 <__Stack_Size+0xc4d0>
    c864:	75025001 	strvc	r5, [r2, #-1]
    c868:	761a0000 	ldrvc	r0, [sl], -r0
    c86c:	b2080041 	andlt	r0, r8, #65	; 0x41
    c870:	2c000004 	stccs	0, cr0, [r0], {4}
    c874:	1b00001a 	blne	c8e4 <__Stack_Size+0xc4e4>
    c878:	76025201 	strvc	r5, [r2], -r1, lsl #4
    c87c:	51011b00 	tstpl	r1, r0, lsl #22
    c880:	1b007702 	blne	2a490 <__Stack_Size+0x2a090>
    c884:	75025001 	strvc	r5, [r2, #-1]
    c888:	821d0000 	andshi	r0, sp, #0
    c88c:	d2080041 	andle	r0, r8, #65	; 0x41
    c890:	1b000018 	blne	c8f8 <__Stack_Size+0xc4f8>
    c894:	f3035001 	vhadd.u8	d5, d3, d1
    c898:	00005001 	andeq	r5, r0, r1
    c89c:	003dfc20 	eorseq	pc, sp, r0, lsr #24
    c8a0:	0aa20100 	beq	fe88cca8 <SCS_BASE+0x1e87eca8>
    c8a4:	08004182 	stmdaeq	r0, {r1, r7, r8, lr}
    c8a8:	00000016 	andeq	r0, r0, r6, lsl r0
    c8ac:	1a739c01 	bne	1cf38b8 <__Stack_Size+0x1cf34b8>
    c8b0:	63140000 	tstvs	r4, #0
    c8b4:	01000039 	tsteq	r0, r9, lsr r0
    c8b8:	04ac0aa2 	strteq	r0, [ip], #2722	; 0xaa2
    c8bc:	50010000 	andpl	r0, r1, r0
    c8c0:	003d5915 	eorseq	r5, sp, r5, lsl r9
    c8c4:	0aa20100 	beq	fe88cccc <SCS_BASE+0x1e87eccc>
    c8c8:	0000004c 	andeq	r0, r0, ip, asr #32
    c8cc:	000051f4 	strdeq	r5, [r0], -r4
    c8d0:	39892000 	stmibcc	r9, {sp}
    c8d4:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    c8d8:	0041980a 	subeq	r9, r1, sl, lsl #16
    c8dc:	00001a08 	andeq	r1, r0, r8, lsl #20
    c8e0:	a89c0100 	ldmge	ip, {r8}
    c8e4:	1400001a 	strne	r0, [r0], #-26
    c8e8:	00003963 	andeq	r3, r0, r3, ror #18
    c8ec:	ac0abe01 	stcge	14, cr11, [sl], {1}
    c8f0:	01000004 	tsteq	r0, r4
    c8f4:	3d591550 	cfldr64cc	mvdx1, [r9, #-320]	; 0xfffffec0
    c8f8:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    c8fc:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c900:	00521500 	subseq	r1, r2, r0, lsl #10
    c904:	8c2a0000 	stchi	0, cr0, [sl], #-0
    c908:	0100003c 	tsteq	r0, ip, lsr r0
    c90c:	0a010c4b 	beq	4fa40 <__Stack_Size+0x4f640>
    c910:	1000001b 	andne	r0, r0, fp, lsl r0
    c914:	00003963 	andeq	r3, r0, r3, ror #18
    c918:	ac0c4b01 	stcge	11, cr4, [ip], {1}
    c91c:	10000004 	andne	r0, r0, r4
    c920:	00003e75 	andeq	r3, r0, r5, ror lr
    c924:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    c928:	10000000 	andne	r0, r0, r0
    c92c:	00003e10 	andeq	r3, r0, r0, lsl lr
    c930:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    c934:	10000000 	andne	r0, r0, r0
    c938:	00003ff5 	strdeq	r3, [r0], -r5
    c93c:	4c0c4c01 	stcmi	12, cr4, [ip], {1}
    c940:	11000000 	mrsne	r0, (UNDEF: 0)
    c944:	00003d7c 	andeq	r3, r0, ip, ror sp
    c948:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c94c:	11000000 	mrsne	r0, (UNDEF: 0)
    c950:	00003ac0 	andeq	r3, r0, r0, asr #21
    c954:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c958:	2b000000 	blcs	c960 <__Stack_Size+0xc560>
    c95c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    c960:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c964:	00000000 	andeq	r0, r0, r0
    c968:	003f182a 	eorseq	r1, pc, sl, lsr #16
    c96c:	0c7a0100 	ldfeqe	f0, [sl], #-0
    c970:	001b6c01 	andseq	r6, fp, r1, lsl #24
    c974:	39631000 	stmdbcc	r3!, {ip}^
    c978:	7a010000 	bvc	4c980 <__Stack_Size+0x4c580>
    c97c:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    c980:	3e751000 	cdpcc	0, 7, cr1, cr5, cr0, {0}
    c984:	7a010000 	bvc	4c98c <__Stack_Size+0x4c58c>
    c988:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c98c:	3e101000 	cdpcc	0, 1, cr1, cr0, cr0, {0}
    c990:	7a010000 	bvc	4c998 <__Stack_Size+0x4c598>
    c994:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c998:	3ff51000 	svccc	0x00f51000
    c99c:	7b010000 	blvc	4c9a4 <__Stack_Size+0x4c5a4>
    c9a0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c9a4:	3d7c1100 	ldfcce	f1, [ip, #-0]
    c9a8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    c9ac:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c9b0:	3ac01100 	bcc	ff010db8 <SCS_BASE+0x1f002db8>
    c9b4:	7d010000 	stcvc	0, cr0, [r1, #-0]
    c9b8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c9bc:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    c9c0:	7d010070 	stcvc	0, cr0, [r1, #-448]	; 0xfffffe40
    c9c4:	00004c0c 	andeq	r4, r0, ip, lsl #24
    c9c8:	ea200000 	b	80c9d0 <__Stack_Size+0x80c5d0>
    c9cc:	0100003f 	tsteq	r0, pc, lsr r0
    c9d0:	41b20249 			; <UNDEFINED> instruction: 0x41b20249
    c9d4:	00b60800 	adcseq	r0, r6, r0, lsl #16
    c9d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    c9dc:	00001cc4 	andeq	r1, r0, r4, asr #25
    c9e0:	00396315 	eorseq	r6, r9, r5, lsl r3
    c9e4:	02490100 	subeq	r0, r9, #0, 2
    c9e8:	000004ac 	andeq	r0, r0, ip, lsr #9
    c9ec:	00005236 	andeq	r5, r0, r6, lsr r2
    c9f0:	003c7b15 	eorseq	r7, ip, r5, lsl fp
    c9f4:	02490100 	subeq	r0, r9, #0, 2
    c9f8:	00000924 	andeq	r0, r0, r4, lsr #18
    c9fc:	000052ce 	andeq	r5, r0, lr, asr #5
    ca00:	001aa82c 	andseq	sl, sl, ip, lsr #16
    ca04:	0041ec00 	subeq	lr, r1, r0, lsl #24
    ca08:	00007008 	andeq	r7, r0, r8
    ca0c:	026a0100 	rsbeq	r0, sl, #0, 2
    ca10:	00001bfc 	strdeq	r1, [r0], -ip
    ca14:	001ad922 	andseq	sp, sl, r2, lsr #18
    ca18:	00532c00 	subseq	r2, r3, r0, lsl #24
    ca1c:	1acd2200 	bne	ff355224 <SCS_BASE+0x1f347224>
    ca20:	533f0000 	teqpl	pc, #0
    ca24:	c1220000 	teqgt	r2, r0
    ca28:	5200001a 	andpl	r0, r0, #26
    ca2c:	22000053 	andcs	r0, r0, #83	; 0x53
    ca30:	00001ab5 			; <UNDEFINED> instruction: 0x00001ab5
    ca34:	00005365 	andeq	r5, r0, r5, ror #6
    ca38:	0000702d 	andeq	r7, r0, sp, lsr #32
    ca3c:	1ae52500 	bne	ff955e44 <SCS_BASE+0x1f947e44>
    ca40:	53860000 	orrpl	r0, r6, #0
    ca44:	f1250000 			; <UNDEFINED> instruction: 0xf1250000
    ca48:	c100001a 	tstgt	r0, sl, lsl r0
    ca4c:	25000053 	strcs	r0, [r0, #-83]	; 0x53
    ca50:	00001afd 	strdeq	r1, [r0], -sp
    ca54:	000053f7 	strdeq	r5, [r0], -r7
    ca58:	0a2c0000 	beq	b0ca60 <__Stack_Size+0xb0c660>
    ca5c:	2a00001b 	bcs	cad0 <__Stack_Size+0xc6d0>
    ca60:	90080042 	andls	r0, r8, r2, asr #32
    ca64:	01000000 	mrseq	r0, (UNDEF: 0)
    ca68:	1c560274 	lfmne	f0, 2, [r6], {116}	; 0x74
    ca6c:	3b220000 	blcc	88ca74 <__Stack_Size+0x88c674>
    ca70:	1a00001b 	bne	cae4 <__Stack_Size+0xc6e4>
    ca74:	22000054 	andcs	r0, r0, #84	; 0x54
    ca78:	00001b2f 	andeq	r1, r0, pc, lsr #22
    ca7c:	0000542d 	andeq	r5, r0, sp, lsr #8
    ca80:	001b2322 	andseq	r2, fp, r2, lsr #6
    ca84:	00544000 	subseq	r4, r4, r0
    ca88:	1b172200 	blne	5d5290 <__Stack_Size+0x5d4e90>
    ca8c:	54530000 	ldrbpl	r0, [r3], #-0
    ca90:	902d0000 	eorls	r0, sp, r0
    ca94:	25000000 	strcs	r0, [r0, #-0]
    ca98:	00001b47 	andeq	r1, r0, r7, asr #22
    ca9c:	00005474 	andeq	r5, r0, r4, ror r4
    caa0:	001b5325 	andseq	r5, fp, r5, lsr #6
    caa4:	0054bb00 	subseq	fp, r4, r0, lsl #22
    caa8:	1b5f2500 	blne	17d5eb0 <__Stack_Size+0x17d5ab0>
    caac:	54f60000 	ldrbtpl	r0, [r6], #0
    cab0:	00000000 	andeq	r0, r0, r0
    cab4:	0041c61a 	subeq	ip, r1, sl, lsl r6
    cab8:	0004b208 	andeq	fp, r4, r8, lsl #4
    cabc:	001c6a00 	andseq	r6, ip, r0, lsl #20
    cac0:	50011b00 	andpl	r1, r1, r0, lsl #22
    cac4:	00007402 	andeq	r7, r0, r2, lsl #8
    cac8:	0041d21c 	subeq	sp, r1, ip, lsl r2
    cacc:	0018d208 	andseq	sp, r8, r8, lsl #4
    cad0:	001c7f00 	andseq	r7, ip, r0, lsl #30
    cad4:	50011b00 	andpl	r1, r1, r0, lsl #22
    cad8:	5001f303 	andpl	pc, r1, r3, lsl #6
    cadc:	41da2700 	bicsmi	r2, sl, r0, lsl #14
    cae0:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    cae4:	e61c0000 	ldr	r0, [ip], -r0
    cae8:	07080041 	streq	r0, [r8, -r1, asr #32]
    caec:	9d000019 	stcls	0, cr0, [r0, #-100]	; 0xffffff9c
    caf0:	1b00001c 	blne	cb68 <__Stack_Size+0xc768>
    caf4:	f3035001 	vhadd.u8	d5, d3, d1
    caf8:	1c005001 	stcne	0, cr5, [r0], {1}
    cafc:	0800422a 	stmdaeq	r0, {r1, r3, r5, r9, lr}
    cb00:	00001a3e 	andeq	r1, r0, lr, lsr sl
    cb04:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    cb08:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    cb0c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    cb10:	0042681d 	subeq	r6, r2, sp, lsl r8
    cb14:	001a7308 	andseq	r7, sl, r8, lsl #6
    cb18:	50011b00 	andpl	r1, r1, r0, lsl #22
    cb1c:	5001f303 	andpl	pc, r1, r3, lsl #6
    cb20:	c8200000 	stmdagt	r0!, {}	; <UNPREDICTABLE>
    cb24:	0100003a 	tsteq	r0, sl, lsr r0
    cb28:	42680ad8 	rsbmi	r0, r8, #216, 20	; 0xd8000
    cb2c:	00100800 	andseq	r0, r0, r0, lsl #16
    cb30:	9c010000 	stcls	0, cr0, [r1], {-0}
    cb34:	00001cf9 	strdeq	r1, [r0], -r9
    cb38:	00396314 	eorseq	r6, r9, r4, lsl r3
    cb3c:	0ad80100 	beq	ff60cf44 <SCS_BASE+0x1f5fef44>
    cb40:	000004ac 	andeq	r0, r0, ip, lsr #9
    cb44:	52155001 	andspl	r5, r5, #1
    cb48:	01000038 	tsteq	r0, r8, lsr r0
    cb4c:	004c0ad8 	ldrdeq	r0, [ip], #-168	; 0xffffff58
    cb50:	55190000 	ldrpl	r0, [r9, #-0]
    cb54:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cb58:	00003939 	andeq	r3, r0, r9, lsr r9
    cb5c:	4c0aec01 	stcmi	12, cr14, [sl], {1}
    cb60:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    cb64:	06080042 	streq	r0, [r8], -r2, asr #32
    cb68:	01000000 	mrseq	r0, (UNDEF: 0)
    cb6c:	001d249c 	mulseq	sp, ip, r4
    cb70:	39631500 	stmdbcc	r3!, {r8, sl, ip}^
    cb74:	ec010000 	stc	0, cr0, [r1], {-0}
    cb78:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    cb7c:	00553a00 	subseq	r3, r5, r0, lsl #20
    cb80:	ef2e0000 	svc	0x002e0000
    cb84:	01000039 	tsteq	r0, r9, lsr r0
    cb88:	004c0afd 	strdeq	r0, [ip], #-173	; 0xffffff53
    cb8c:	427e0000 	rsbsmi	r0, lr, #0
    cb90:	00060800 	andeq	r0, r6, r0, lsl #16
    cb94:	9c010000 	stcls	0, cr0, [r1], {-0}
    cb98:	00001d4f 	andeq	r1, r0, pc, asr #26
    cb9c:	00396315 	eorseq	r6, r9, r5, lsl r3
    cba0:	0afd0100 	beq	fff4cfa8 <SCS_BASE+0x1ff3efa8>
    cba4:	000004ac 	andeq	r0, r0, ip, lsr #9
    cba8:	0000555b 	andeq	r5, r0, fp, asr r5
    cbac:	39ff2e00 	ldmibcc	pc!, {r9, sl, fp, sp}^	; <UNPREDICTABLE>
    cbb0:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    cbb4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    cbb8:	00428400 	subeq	r8, r2, r0, lsl #8
    cbbc:	00000608 	andeq	r0, r0, r8, lsl #12
    cbc0:	7a9c0100 	bvc	fe70cfc8 <SCS_BASE+0x1e6fefc8>
    cbc4:	1500001d 	strne	r0, [r0, #-29]
    cbc8:	00003963 	andeq	r3, r0, r3, ror #18
    cbcc:	ac0b0e01 	stcge	14, cr0, [fp], {1}
    cbd0:	7c000004 	stcvc	0, cr0, [r0], {4}
    cbd4:	00000055 	andeq	r0, r0, r5, asr r0
    cbd8:	003a0f2e 	eorseq	r0, sl, lr, lsr #30
    cbdc:	0b1f0100 	bleq	7ccfe4 <__Stack_Size+0x7ccbe4>
    cbe0:	0000004c 	andeq	r0, r0, ip, asr #32
    cbe4:	0800428a 	stmdaeq	r0, {r1, r3, r7, r9, lr}
    cbe8:	00000008 	andeq	r0, r0, r8
    cbec:	1da59c01 	stcne	12, cr9, [r5, #4]!
    cbf0:	63150000 	tstvs	r5, #0
    cbf4:	01000039 	tsteq	r0, r9, lsr r0
    cbf8:	04ac0b1f 	strteq	r0, [ip], #2847	; 0xb1f
    cbfc:	559d0000 	ldrpl	r0, [sp]
    cc00:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cc04:	00003ce1 	andeq	r3, r0, r1, ror #25
    cc08:	4c0b2f01 	stcmi	15, cr2, [fp], {1}
    cc0c:	92000000 	andls	r0, r0, #0
    cc10:	06080042 	streq	r0, [r8], -r2, asr #32
    cc14:	01000000 	mrseq	r0, (UNDEF: 0)
    cc18:	001dd09c 	mulseq	sp, ip, r0
    cc1c:	39631500 	stmdbcc	r3!, {r8, sl, ip}^
    cc20:	2f010000 	svccs	0x00010000
    cc24:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    cc28:	0055be00 	subseq	fp, r5, r0, lsl #28
    cc2c:	9f2e0000 	svcls	0x002e0000
    cc30:	0100003b 	tsteq	r0, fp, lsr r0
    cc34:	004c0b3f 	subeq	r0, ip, pc, lsr fp
    cc38:	42980000 	addsmi	r0, r8, #0
    cc3c:	00060800 	andeq	r0, r6, r0, lsl #16
    cc40:	9c010000 	stcls	0, cr0, [r1], {-0}
    cc44:	00001dfb 	strdeq	r1, [r0], -fp
    cc48:	00396315 	eorseq	r6, r9, r5, lsl r3
    cc4c:	0b3f0100 	bleq	fcd054 <__Stack_Size+0xfccc54>
    cc50:	000004ac 	andeq	r0, r0, ip, lsr #9
    cc54:	000055df 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    cc58:	382a2e00 	stmdacc	sl!, {r9, sl, fp, sp}
    cc5c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    cc60:	0000a40b 	andeq	sl, r0, fp, lsl #8
    cc64:	00429e00 	subeq	r9, r2, r0, lsl #28
    cc68:	00000c08 	andeq	r0, r0, r8, lsl #24
    cc6c:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    cc70:	1500001e 	strne	r0, [r0, #-30]
    cc74:	00003963 	andeq	r3, r0, r3, ror #18
    cc78:	ac0b5d01 	stcge	13, cr5, [fp], {1}
    cc7c:	00000004 	andeq	r0, r0, r4
    cc80:	14000056 	strne	r0, [r0], #-86	; 0x56
    cc84:	00003b3f 	andeq	r3, r0, pc, lsr fp
    cc88:	4c0b5d01 	stcmi	13, cr5, [fp], {1}
    cc8c:	01000000 	mrseq	r0, (UNDEF: 0)
    cc90:	23da1651 	bicscs	r1, sl, #84934656	; 0x5100000
    cc94:	5f010000 	svcpl	0x00010000
    cc98:	0000af0b 	andeq	sl, r0, fp, lsl #30
    cc9c:	00562100 	subseq	r2, r6, r0, lsl #2
    cca0:	32200000 	eorcc	r0, r0, #0
    cca4:	0100003a 	tsteq	r0, sl, lsr r0
    cca8:	42aa0b86 	adcmi	r0, sl, #137216	; 0x21800
    ccac:	00080800 	andeq	r0, r8, r0, lsl #16
    ccb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    ccb4:	00001e79 	andeq	r1, r0, r9, ror lr
    ccb8:	00396314 	eorseq	r6, r9, r4, lsl r3
    ccbc:	0b860100 	bleq	fe18d0c4 <SCS_BASE+0x1e17f0c4>
    ccc0:	000004ac 	andeq	r0, r0, ip, lsr #9
    ccc4:	3f155001 	svccc	0x00155001
    ccc8:	0100003b 	tsteq	r0, fp, lsr r0
    cccc:	004c0b86 	subeq	r0, ip, r6, lsl #23
    ccd0:	56490000 	strbpl	r0, [r9], -r0
    ccd4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    ccd8:	0000075c 	andeq	r0, r0, ip, asr r7
    ccdc:	af0ba201 	svcge	0x000ba201
    cce0:	b2000000 	andlt	r0, r0, #0
    cce4:	16080042 	strne	r0, [r8], -r2, asr #32
    cce8:	01000000 	mrseq	r0, (UNDEF: 0)
    ccec:	001ee29c 	mulseq	lr, ip, r2
    ccf0:	39631500 	stmdbcc	r3!, {r8, sl, ip}^
    ccf4:	a2010000 	andge	r0, r1, #0
    ccf8:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    ccfc:	00566a00 	subseq	r6, r6, r0, lsl #20
    cd00:	3fcf1400 	svccc	0x00cf1400
    cd04:	a2010000 	andge	r0, r1, #0
    cd08:	00004c0b 	andeq	r4, r0, fp, lsl #24
    cd0c:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    cd10:	000023da 	ldrdeq	r2, [r0], -sl
    cd14:	af0ba401 	svcge	0x000ba401
    cd18:	8b000000 	blhi	cd20 <__Stack_Size+0xc920>
    cd1c:	16000056 			; <UNDEFINED> instruction: 0x16000056
    cd20:	000023db 	ldrdeq	r2, [r0], -fp
    cd24:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    cd28:	aa000000 	bge	cd30 <__Stack_Size+0xc930>
    cd2c:	16000056 			; <UNDEFINED> instruction: 0x16000056
    cd30:	000038a3 	andeq	r3, r0, r3, lsr #17
    cd34:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    cd38:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    cd3c:	00000056 	andeq	r0, r0, r6, asr r0
    cd40:	00022720 	andeq	r2, r2, r0, lsr #14
    cd44:	0bcd0100 	bleq	ff34d14c <SCS_BASE+0x1f33f14c>
    cd48:	080042c8 	stmdaeq	r0, {r3, r6, r7, r9, lr}
    cd4c:	00000008 	andeq	r0, r0, r8
    cd50:	1f179c01 	svcne	0x00179c01
    cd54:	63140000 	tstvs	r4, #0
    cd58:	01000039 	tsteq	r0, r9, lsr r0
    cd5c:	04ac0bcd 	strteq	r0, [ip], #3021	; 0xbcd
    cd60:	50010000 	andpl	r0, r1, r0
    cd64:	003fcf15 	eorseq	ip, pc, r5, lsl pc	; <UNPREDICTABLE>
    cd68:	0bcd0100 	bleq	ff34d170 <SCS_BASE+0x1f33f170>
    cd6c:	0000004c 	andeq	r0, r0, ip, asr #32
    cd70:	000056f2 	strdeq	r5, [r0], -r2
    cd74:	31812f00 	orrcc	r2, r1, r0, lsl #30
    cd78:	15050000 	strne	r0, [r5, #-0]
    cd7c:	001f2e01 	andseq	r2, pc, r1, lsl #28
    cd80:	003a3000 	eorseq	r3, sl, r0
    cd84:	cf300000 	svcgt	0x00300000
    cd88:	00000000 	andeq	r0, r0, r0
    cd8c:	0023b331 	eoreq	fp, r3, r1, lsr r3
    cd90:	01140500 	tsteq	r4, r0, lsl #10
    cd94:	00003a30 	andeq	r3, r0, r0, lsr sl
    cd98:	00cf3000 	sbceq	r3, pc, r0
    cd9c:	00000000 	andeq	r0, r0, r0
    cda0:	00000a28 	andeq	r0, r0, r8, lsr #20
    cda4:	2c850004 	stccs	0, cr0, [r5], {4}
    cda8:	01040000 	mrseq	r0, (UNDEF: 4)
    cdac:	0000019e 	muleq	r0, lr, r1
    cdb0:	0042f701 	subeq	pc, r2, r1, lsl #14
    cdb4:	0007e400 	andeq	lr, r7, r0, lsl #8
    cdb8:	0042d000 	subeq	sp, r2, r0
    cdbc:	00034208 	andeq	r4, r3, r8, lsl #4
    cdc0:	00280c00 	eoreq	r0, r8, r0, lsl #24
    cdc4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    cdc8:	00000628 	andeq	r0, r0, r8, lsr #12
    cdcc:	c1050402 	tstgt	r5, r2, lsl #8
    cdd0:	02000005 	andeq	r0, r0, #5
    cdd4:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    cdd8:	01020000 	mrseq	r0, (UNDEF: 2)
    cddc:	00068a06 	andeq	r8, r6, r6, lsl #20
    cde0:	33750300 	cmncc	r5, #0, 6
    cde4:	27020032 	smladxcs	r2, r2, r0, r0
    cde8:	0000004c 	andeq	r0, r0, ip, asr #32
    cdec:	23070402 	movwcs	r0, #29698	; 0x7402
    cdf0:	03000006 	movweq	r0, #6
    cdf4:	00363175 	eorseq	r3, r6, r5, ror r1
    cdf8:	005e2802 	subseq	r2, lr, r2, lsl #16
    cdfc:	02020000 	andeq	r0, r2, #0
    ce00:	00076c07 	andeq	r6, r7, r7, lsl #24
    ce04:	38750300 	ldmdacc	r5!, {r8, r9}^
    ce08:	6f290200 	svcvs	0x00290200
    ce0c:	02000000 	andeq	r0, r0, #0
    ce10:	06880801 	streq	r0, [r8], r1, lsl #16
    ce14:	50040000 	andpl	r0, r4, r0
    ce18:	0200000a 	andeq	r0, r0, #10
    ce1c:	0000812f 	andeq	r8, r0, pc, lsr #2
    ce20:	004c0500 	subeq	r0, ip, r0, lsl #10
    ce24:	22040000 	andcs	r0, r4, #0
    ce28:	02000002 	andeq	r0, r0, #2
    ce2c:	00009130 	andeq	r9, r0, r0, lsr r1
    ce30:	005e0500 	subseq	r0, lr, r0, lsl #10
    ce34:	01060000 	mrseq	r0, (UNDEF: 6)
    ce38:	00ab3902 	adceq	r3, fp, r2, lsl #18
    ce3c:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    ce40:	0000000c 	andeq	r0, r0, ip
    ce44:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    ce48:	04000100 	streq	r0, [r0], #-256	; 0x100
    ce4c:	0000179d 	muleq	r0, sp, r7
    ce50:	00963902 	addseq	r3, r6, r2, lsl #18
    ce54:	0b040000 	bleq	10ce5c <__Stack_Size+0x10ca5c>
    ce58:	02000032 	andeq	r0, r0, #50	; 0x32
    ce5c:	00009639 	andeq	r9, r0, r9, lsr r6
    ce60:	02010600 	andeq	r0, r1, #0, 12
    ce64:	0000d63b 	andeq	sp, r0, fp, lsr r6
    ce68:	0dd40700 	ldcleq	7, cr0, [r4]
    ce6c:	07000000 	streq	r0, [r0, -r0]
    ce70:	00002006 	andeq	r2, r0, r6
    ce74:	0f040001 	svceq	0x00040001
    ce78:	0200000c 	andeq	r0, r0, #12
    ce7c:	0000c13b 	andeq	ip, r0, fp, lsr r1
    ce80:	07040200 	streq	r0, [r4, -r0, lsl #4]
    ce84:	0000061a 	andeq	r0, r0, sl, lsl r6
    ce88:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    ce8c:	0001a602 	andeq	sl, r1, r2, lsl #12
    ce90:	52530a00 	subspl	r0, r3, #0, 20
    ce94:	023a0300 	eorseq	r0, sl, #0, 6
    ce98:	00000086 	andeq	r0, r0, r6, lsl #1
    ce9c:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    cea0:	3b030000 	blcc	ccea8 <__Stack_Size+0xccaa8>
    cea4:	00005302 	andeq	r5, r0, r2, lsl #6
    cea8:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    ceac:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    ceb0:	00008602 	andeq	r8, r0, r2, lsl #12
    ceb4:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    ceb8:	03000005 	movweq	r0, #5
    cebc:	0053023d 	subseq	r0, r3, sp, lsr r2
    cec0:	0a060000 	beq	18cec8 <__Stack_Size+0x18cac8>
    cec4:	00525242 	subseq	r5, r2, r2, asr #4
    cec8:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    cecc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ced0:	0005600b 	andeq	r6, r5, fp
    ced4:	023f0300 	eorseq	r0, pc, #0, 6
    ced8:	00000053 	andeq	r0, r0, r3, asr r0
    cedc:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    cee0:	40030031 	andmi	r0, r3, r1, lsr r0
    cee4:	00008602 	andeq	r8, r0, r2, lsl #12
    cee8:	6a0b0c00 	bvs	2cfef0 <__Stack_Size+0x2cfaf0>
    ceec:	03000005 	movweq	r0, #5
    cef0:	00530241 	subseq	r0, r3, r1, asr #4
    cef4:	0a0e0000 	beq	38cefc <__Stack_Size+0x38cafc>
    cef8:	00325243 	eorseq	r5, r2, r3, asr #4
    cefc:	86024203 	strhi	r4, [r2], -r3, lsl #4
    cf00:	10000000 	andne	r0, r0, r0
    cf04:	0005740b 	andeq	r7, r5, fp, lsl #8
    cf08:	02430300 	subeq	r0, r3, #0, 6
    cf0c:	00000053 	andeq	r0, r0, r3, asr r0
    cf10:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    cf14:	44030033 	strmi	r0, [r3], #-51	; 0x33
    cf18:	00008602 	andeq	r8, r0, r2, lsl #12
    cf1c:	7e0b1400 	cfcpysvc	mvf1, mvf11
    cf20:	03000005 	movweq	r0, #5
    cf24:	00530245 	subseq	r0, r3, r5, asr #4
    cf28:	0b160000 	bleq	58cf30 <__Stack_Size+0x58cb30>
    cf2c:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
    cf30:	86024603 	strhi	r4, [r2], -r3, lsl #12
    cf34:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    cf38:	0005880b 	andeq	r8, r5, fp, lsl #16
    cf3c:	02470300 	subeq	r0, r7, #0, 6
    cf40:	00000053 	andeq	r0, r0, r3, asr r0
    cf44:	a00c001a 	andge	r0, ip, sl, lsl r0
    cf48:	0300000d 	movweq	r0, #13
    cf4c:	00e80248 	rsceq	r0, r8, r8, asr #4
    cf50:	100d0000 	andne	r0, sp, r0
    cf54:	02031a04 	andeq	r1, r3, #4, 20	; 0x4000
    cf58:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    cf5c:	04000013 	streq	r0, [r0], #-19
    cf60:	0000411c 	andeq	r4, r0, ip, lsl r1
    cf64:	420e0000 	andmi	r0, lr, #0
    cf68:	04000012 	streq	r0, [r0], #-18
    cf6c:	0000531d 	andeq	r5, r0, sp, lsl r3
    cf70:	670e0400 	strvs	r0, [lr, -r0, lsl #8]
    cf74:	04000012 	streq	r0, [r0], #-18
    cf78:	0000531e 	andeq	r5, r0, lr, lsl r3
    cf7c:	5f0e0600 	svcpl	0x000e0600
    cf80:	04000019 	streq	r0, [r0], #-25
    cf84:	0000531f 	andeq	r5, r0, pc, lsl r3
    cf88:	7d0e0800 	stcvc	8, cr0, [lr, #-0]
    cf8c:	04000015 	streq	r0, [r0], #-21
    cf90:	00005320 	andeq	r5, r0, r0, lsr #6
    cf94:	e10e0a00 	tst	lr, r0, lsl #20
    cf98:	04000015 	streq	r0, [r0], #-21
    cf9c:	00005321 	andeq	r5, r0, r1, lsr #6
    cfa0:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    cfa4:	0000149b 	muleq	r0, fp, r4
    cfa8:	01b22204 			; <UNDEFINED> instruction: 0x01b22204
    cfac:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    cfb0:	02472504 	subeq	r2, r7, #4, 10	; 0x1000000
    cfb4:	300e0000 	andcc	r0, lr, r0
    cfb8:	04000042 	streq	r0, [r0], #-66	; 0x42
    cfbc:	00005327 	andeq	r5, r0, r7, lsr #6
    cfc0:	de0e0000 	cdple	0, 0, cr0, cr14, cr0, {0}
    cfc4:	04000042 	streq	r0, [r0], #-66	; 0x42
    cfc8:	00005328 	andeq	r5, r0, r8, lsr #6
    cfcc:	660e0200 	strvs	r0, [lr], -r0, lsl #4
    cfd0:	04000040 	streq	r0, [r0], #-64	; 0x40
    cfd4:	00005329 	andeq	r5, r0, r9, lsr #6
    cfd8:	e90e0400 	stmdb	lr, {sl}
    cfdc:	04000042 	streq	r0, [r0], #-66	; 0x42
    cfe0:	0000532a 	andeq	r5, r0, sl, lsr #6
    cfe4:	04000600 	streq	r0, [r0], #-1536	; 0x600
    cfe8:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    cfec:	020e2b04 	andeq	r2, lr, #4, 22	; 0x1000
    cff0:	140d0000 	strne	r0, [sp], #-0
    cff4:	02971905 	addseq	r1, r7, #81920	; 0x14000
    cff8:	860e0000 	strhi	r0, [lr], -r0
    cffc:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d000:	0000411b 	andeq	r4, r0, fp, lsl r1
    d004:	650e0000 	strvs	r0, [lr, #-0]
    d008:	05000032 	streq	r0, [r0, #-50]	; 0x32
    d00c:	0000411c 	andeq	r4, r0, ip, lsl r1
    d010:	de0e0400 	cfcpysle	mvf0, mvf14
    d014:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d018:	0000411d 	andeq	r4, r0, sp, lsl r1
    d01c:	a20e0800 	andge	r0, lr, #0, 16
    d020:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d024:	0000411e 	andeq	r4, r0, lr, lsl r1
    d028:	270e0c00 	strcs	r0, [lr, -r0, lsl #24]
    d02c:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d030:	0000411f 	andeq	r4, r0, pc, lsl r1
    d034:	04001000 	streq	r1, [r0], #-0
    d038:	00003232 	andeq	r3, r0, r2, lsr r2
    d03c:	02522005 	subseq	r2, r2, #5
    d040:	fd0f0000 	stc2	0, cr0, [pc, #-0]	; d048 <__Stack_Size+0xcc48>
    d044:	01000018 	tsteq	r0, r8, lsl r0
    d048:	0042d05a 	subeq	sp, r2, sl, asr r0
    d04c:	00009408 	andeq	r9, r0, r8, lsl #8
    d050:	729c0100 	addsvc	r0, ip, #0, 2
    d054:	10000003 	andne	r0, r0, r3
    d058:	000041e2 	andeq	r4, r0, r2, ror #3
    d05c:	03725a01 	cmneq	r2, #4096	; 0x1000
    d060:	57130000 	ldrpl	r0, [r3, -r0]
    d064:	04110000 	ldreq	r0, [r1], #-0
    d068:	e5080043 	str	r0, [r8, #-67]	; 0x43
    d06c:	e0000009 	and	r0, r0, r9
    d070:	12000002 	andne	r0, r0, #2
    d074:	31015101 	tstcc	r1, r1, lsl #2
    d078:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d07c:	0040000a 	subeq	r0, r0, sl
    d080:	00431213 	subeq	r1, r3, r3, lsl r2
    d084:	0009e508 	andeq	lr, r9, r8, lsl #10
    d088:	0002fa00 	andeq	pc, r2, r0, lsl #20
    d08c:	51011200 	mrspl	r1, R9_usr
    d090:	01123001 	tsteq	r2, r1
    d094:	000a0350 	andeq	r0, sl, r0, asr r3
    d098:	1c110040 	ldcne	0, cr0, [r1], {64}	; 0x40
    d09c:	fc080043 	stc2	0, cr0, [r8], {67}	; 0x43
    d0a0:	14000009 	strne	r0, [r0], #-9
    d0a4:	12000003 	andne	r0, r0, #3
    d0a8:	31015101 	tstcc	r1, r1, lsl #2
    d0ac:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d0b0:	00243d40 	eoreq	r3, r4, r0, asr #26
    d0b4:	00432c11 	subeq	r2, r3, r1, lsl ip
    d0b8:	0009fc08 	andeq	pc, r9, r8, lsl #24
    d0bc:	00032e00 	andeq	r2, r3, r0, lsl #28
    d0c0:	51011200 	mrspl	r1, R9_usr
    d0c4:	01123101 	tsteq	r2, r1, lsl #2
    d0c8:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    d0cc:	3c110024 	ldccc	0, cr0, [r1], {36}	; 0x24
    d0d0:	fc080043 	stc2	0, cr0, [r8], {67}	; 0x43
    d0d4:	48000009 	stmdami	r0, {r0, r3}
    d0d8:	12000003 	andne	r0, r0, #3
    d0dc:	31015101 	tstcc	r1, r1, lsl #2
    d0e0:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d0e4:	00243f40 	eoreq	r3, r4, r0, asr #30
    d0e8:	00434c11 	subeq	r4, r3, r1, lsl ip
    d0ec:	0009fc08 	andeq	pc, r9, r8, lsl #24
    d0f0:	00036200 	andeq	r6, r3, r0, lsl #4
    d0f4:	51011200 	mrspl	r1, R9_usr
    d0f8:	01123101 	tsteq	r2, r1, lsl #2
    d0fc:	40400350 	submi	r0, r0, r0, asr r3
    d100:	5a140024 	bpl	50d198 <__Stack_Size+0x50cd98>
    d104:	fc080043 	stc2	0, cr0, [r8], {67}	; 0x43
    d108:	12000009 	andne	r0, r0, #9
    d10c:	30015101 	andcc	r5, r1, r1, lsl #2
    d110:	04150000 	ldreq	r0, [r5], #-0
    d114:	000001a6 	andeq	r0, r0, r6, lsr #3
    d118:	0011f20f 	andseq	pc, r1, pc, lsl #4
    d11c:	648c0100 	strvs	r0, [ip], #256	; 0x100
    d120:	88080043 	stmdahi	r8, {r0, r1, r6}
    d124:	01000000 	mrseq	r0, (UNDEF: 0)
    d128:	0004159c 	muleq	r4, ip, r5
    d12c:	41e21000 	mvnmi	r1, r0
    d130:	8c010000 	stchi	0, cr0, [r1], {-0}
    d134:	00000372 	andeq	r0, r0, r2, ror r3
    d138:	000057a3 	andeq	r5, r0, r3, lsr #15
    d13c:	0041e910 	subeq	lr, r1, r0, lsl r9
    d140:	158c0100 	strne	r0, [ip, #256]	; 0x100
    d144:	cf000004 	svcgt	0x00000004
    d148:	16000057 			; <UNDEFINED> instruction: 0x16000057
    d14c:	000022cf 	andeq	r2, r0, pc, asr #5
    d150:	00418e01 	subeq	r8, r1, r1, lsl #28
    d154:	57fb0000 	ldrbpl	r0, [fp, r0]!
    d158:	fc160000 	ldc2	0, cr0, [r6], {-0}
    d15c:	01000040 	tsteq	r0, r0, asr #32
    d160:	0000418e 	andeq	r4, r0, lr, lsl #3
    d164:	0058e800 	subseq	lr, r8, r0, lsl #16
    d168:	40571600 	subsmi	r1, r7, r0, lsl #12
    d16c:	8f010000 	svchi	0x00010000
    d170:	00000041 	andeq	r0, r0, r1, asr #32
    d174:	0000595f 	andeq	r5, r0, pc, asr r9
    d178:	00426f16 	subeq	r6, r2, r6, lsl pc
    d17c:	41900100 	orrsmi	r0, r0, r0, lsl #2
    d180:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    d184:	16000059 			; <UNDEFINED> instruction: 0x16000059
    d188:	00004192 	muleq	r0, r2, r1
    d18c:	00419101 	subeq	r9, r1, r1, lsl #2
    d190:	57a30000 	strpl	r0, [r3, r0]!
    d194:	9d170000 	ldcls	0, cr0, [r7, #-0]
    d198:	01000041 	tsteq	r0, r1, asr #32
    d19c:	00029792 	muleq	r2, r2, r7
    d1a0:	5c910200 	lfmpl	f0, 4, [r1], {0}
    d1a4:	0043aa18 	subeq	sl, r3, r8, lsl sl
    d1a8:	000a1308 	andeq	r1, sl, r8, lsl #6
    d1ac:	50011200 	andpl	r1, r1, r0, lsl #4
    d1b0:	005c9102 	subseq	r9, ip, r2, lsl #2
    d1b4:	03041500 	movweq	r1, #17664	; 0x4500
    d1b8:	0f000002 	svceq	0x00000002
    d1bc:	00001428 	andeq	r1, r0, r8, lsr #8
    d1c0:	43ece801 	mvnmi	lr, #65536	; 0x10000
    d1c4:	00160800 	andseq	r0, r6, r0, lsl #16
    d1c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    d1cc:	0000043e 	andeq	r0, r0, lr, lsr r4
    d1d0:	0041e919 	subeq	lr, r1, r9, lsl r9
    d1d4:	15e80100 	strbne	r0, [r8, #256]!	; 0x100
    d1d8:	01000004 	tsteq	r0, r4
    d1dc:	ab0f0050 	blge	3cd324 <__Stack_Size+0x3ccf24>
    d1e0:	01000042 	tsteq	r0, r2, asr #32
    d1e4:	004402ff 	strdeq	r0, [r4], #-47	; 0xffffffd1
    d1e8:	00002008 	andeq	r2, r0, r8
    d1ec:	809c0100 	addshi	r0, ip, r0, lsl #2
    d1f0:	19000004 	stmdbne	r0, {r2}
    d1f4:	000041e2 	andeq	r4, r0, r2, ror #3
    d1f8:	0372ff01 	cmneq	r2, #1, 30
    d1fc:	50010000 	andpl	r0, r1, r0
    d200:	00415910 	subeq	r5, r1, r0, lsl r9
    d204:	80ff0100 	rscshi	r0, pc, r0, lsl #2
    d208:	76000004 	strvc	r0, [r0], -r4
    d20c:	1a00005a 	bne	d37c <__Stack_Size+0xcf7c>
    d210:	000022cf 	andeq	r2, r0, pc, asr #5
    d214:	41010101 	tstmi	r1, r1, lsl #2
    d218:	97000000 	strls	r0, [r0, -r0]
    d21c:	0000005a 	andeq	r0, r0, sl, asr r0
    d220:	02470415 	subeq	r0, r7, #352321536	; 0x15000000
    d224:	7c1b0000 	ldcvc	0, cr0, [fp], {-0}
    d228:	01000041 	tsteq	r0, r1, asr #32
    d22c:	44220123 	strtmi	r0, [r2], #-291	; 0x123
    d230:	000c0800 	andeq	r0, ip, r0, lsl #16
    d234:	9c010000 	stcls	0, cr0, [r1], {-0}
    d238:	000004ab 	andeq	r0, r0, fp, lsr #9
    d23c:	0041591c 	subeq	r5, r1, ip, lsl r9
    d240:	01230100 	teqeq	r3, r0, lsl #2
    d244:	00000480 	andeq	r0, r0, r0, lsl #9
    d248:	1b005001 	blne	21254 <__Stack_Size+0x20e54>
    d24c:	0000112c 	andeq	r1, r0, ip, lsr #2
    d250:	2e013701 	cdpcs	7, 0, cr3, cr1, cr1, {0}
    d254:	18080044 	stmdane	r8, {r2, r6}
    d258:	01000000 	mrseq	r0, (UNDEF: 0)
    d25c:	0004de9c 	muleq	r4, ip, lr
    d260:	41e21c00 	mvnmi	r1, r0, lsl #24
    d264:	37010000 	strcc	r0, [r1, -r0]
    d268:	00037201 	andeq	r7, r3, r1, lsl #4
    d26c:	1c500100 	ldfnee	f0, [r0], {-0}
    d270:	000010ec 	andeq	r1, r0, ip, ror #1
    d274:	d6013701 	strle	r3, [r1], -r1, lsl #14
    d278:	01000000 	mrseq	r0, (UNDEF: 0)
    d27c:	8c1b0051 	ldchi	0, cr0, [fp], {81}	; 0x51
    d280:	0100000f 	tsteq	r0, pc
    d284:	44460162 	strbmi	r0, [r6], #-354	; 0x162
    d288:	00320800 	eorseq	r0, r2, r0, lsl #16
    d28c:	9c010000 	stcls	0, cr0, [r1], {-0}
    d290:	00000563 	andeq	r0, r0, r3, ror #10
    d294:	0041e21d 	subeq	lr, r1, sp, lsl r2
    d298:	01620100 	cmneq	r2, r0, lsl #2
    d29c:	00000372 	andeq	r0, r0, r2, ror r3
    d2a0:	00005ad1 	ldrdeq	r5, [r0], -r1
    d2a4:	0040e41d 	subeq	lr, r0, sp, lsl r4
    d2a8:	01620100 	cmneq	r2, r0, lsl #2
    d2ac:	00000053 	andeq	r0, r0, r3, asr r0
    d2b0:	00005b0a 	andeq	r5, r0, sl, lsl #22
    d2b4:	0010ec1d 	andseq	lr, r0, sp, lsl ip
    d2b8:	01620100 	cmneq	r2, r0, lsl #2
    d2bc:	000000d6 	ldrdeq	r0, [r0], -r6
    d2c0:	00005b2b 	andeq	r5, r0, fp, lsr #22
    d2c4:	00431b1a 	subeq	r1, r3, sl, lsl fp
    d2c8:	01640100 	cmneq	r4, r0, lsl #2
    d2cc:	00000041 	andeq	r0, r0, r1, asr #32
    d2d0:	00005b65 	andeq	r5, r0, r5, ror #22
    d2d4:	0042091a 	subeq	r0, r2, sl, lsl r9
    d2d8:	01640100 	cmneq	r4, r0, lsl #2
    d2dc:	00000041 	andeq	r0, r0, r1, asr #32
    d2e0:	00005b89 	andeq	r5, r0, r9, lsl #23
    d2e4:	0024b91a 	eoreq	fp, r4, sl, lsl r9
    d2e8:	01640100 	cmneq	r4, r0, lsl #2
    d2ec:	00000041 	andeq	r0, r0, r1, asr #32
    d2f0:	00005bc4 	andeq	r5, r0, r4, asr #23
    d2f4:	0041921e 	subeq	r9, r1, lr, lsl r2
    d2f8:	01650100 	cmneq	r5, r0, lsl #2
    d2fc:	00000041 	andeq	r0, r0, r1, asr #32
    d300:	1b005001 	blne	2130c <__Stack_Size+0x20f0c>
    d304:	000040d7 	ldrdeq	r4, [r0], -r7
    d308:	78019d01 	stmdavc	r1, {r0, r8, sl, fp, ip, pc}
    d30c:	12080044 	andne	r0, r8, #68	; 0x44
    d310:	01000000 	mrseq	r0, (UNDEF: 0)
    d314:	0005a69c 	muleq	r5, ip, r6
    d318:	41e21c00 	mvnmi	r1, r0, lsl #24
    d31c:	9d010000 	stcls	0, cr0, [r1, #-0]
    d320:	00037201 	andeq	r7, r3, r1, lsl #4
    d324:	1d500100 	ldfnee	f0, [r0, #-0]
    d328:	0000416f 	andeq	r4, r0, pc, ror #2
    d32c:	53019d01 	movwpl	r9, #7425	; 0x1d01
    d330:	0c000000 	stceq	0, cr0, [r0], {-0}
    d334:	1c00005c 	stcne	0, cr0, [r0], {92}	; 0x5c
    d338:	000010ec 	andeq	r1, r0, ip, ror #1
    d33c:	d6019d01 	strle	r9, [r1], -r1, lsl #26
    d340:	01000000 	mrseq	r0, (UNDEF: 0)
    d344:	ae1b0052 	mrcge	0, 0, r0, cr11, cr2, {2}
    d348:	01000041 	tsteq	r0, r1, asr #32
    d34c:	448a01bc 	strmi	r0, [sl], #444	; 0x1bc
    d350:	00160800 	andseq	r0, r6, r0, lsl #16
    d354:	9c010000 	stcls	0, cr0, [r1], {-0}
    d358:	000005db 	ldrdeq	r0, [r0], -fp
    d35c:	0041e21c 	subeq	lr, r1, ip, lsl r2
    d360:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    d364:	00000372 	andeq	r0, r0, r2, ror r3
    d368:	fa1d5001 	blx	761374 <__Stack_Size+0x760f74>
    d36c:	01000041 	tsteq	r0, r1, asr #32
    d370:	006501bc 	strhteq	r0, [r5], #-28	; 0xffffffe4
    d374:	5c460000 	marpl	acc0, r0, r6
    d378:	1b000000 	blne	d380 <__Stack_Size+0xcf80>
    d37c:	000042bb 			; <UNDEFINED> instruction: 0x000042bb
    d380:	a001d501 	andge	sp, r1, r1, lsl #10
    d384:	16080044 	strne	r0, [r8], -r4, asr #32
    d388:	01000000 	mrseq	r0, (UNDEF: 0)
    d38c:	0006109c 	muleq	r6, ip, r0
    d390:	41e21c00 	mvnmi	r1, r0, lsl #24
    d394:	d5010000 	strle	r0, [r1, #-0]
    d398:	00037201 	andeq	r7, r3, r1, lsl #4
    d39c:	1d500100 	ldfnee	f0, [r0, #-0]
    d3a0:	000040ca 	andeq	r4, r0, sl, asr #1
    d3a4:	5301d501 	movwpl	sp, #5377	; 0x1501
    d3a8:	67000000 	strvs	r0, [r0, -r0]
    d3ac:	0000005c 	andeq	r0, r0, ip, asr r0
    d3b0:	00423c1b 	subeq	r3, r2, fp, lsl ip
    d3b4:	01ea0100 	mvneq	r0, r0, lsl #2
    d3b8:	080044b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, lr}
    d3bc:	00000018 	andeq	r0, r0, r8, lsl r0
    d3c0:	06439c01 	strbeq	r9, [r3], -r1, lsl #24
    d3c4:	e21c0000 	ands	r0, ip, #0
    d3c8:	01000041 	tsteq	r0, r1, asr #32
    d3cc:	037201ea 	cmneq	r2, #-2147483590	; 0x8000003a
    d3d0:	50010000 	andpl	r0, r1, r0
    d3d4:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    d3d8:	01ea0100 	mvneq	r0, r0, lsl #2
    d3dc:	000000d6 	ldrdeq	r0, [r0], -r6
    d3e0:	1b005101 	blne	217ec <__Stack_Size+0x213ec>
    d3e4:	0000412d 	andeq	r4, r0, sp, lsr #2
    d3e8:	ce020a01 	vmlagt.f32	s0, s4, s2
    d3ec:	16080044 	strne	r0, [r8], -r4, asr #32
    d3f0:	01000000 	mrseq	r0, (UNDEF: 0)
    d3f4:	0006789c 	muleq	r6, ip, r8
    d3f8:	41e21c00 	mvnmi	r1, r0, lsl #24
    d3fc:	0a010000 	beq	4d404 <__Stack_Size+0x4d004>
    d400:	00037202 	andeq	r7, r3, r2, lsl #4
    d404:	1d500100 	ldfnee	f0, [r0, #-0]
    d408:	00004084 	andeq	r4, r0, r4, lsl #1
    d40c:	53020a01 	movwpl	r0, #10753	; 0x2a01
    d410:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    d414:	0000005c 	andeq	r0, r0, ip, asr r0
    d418:	0042621b 	subeq	r6, r2, fp, lsl r2
    d41c:	021f0100 	andseq	r0, pc, #0, 2
    d420:	080044e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, lr}
    d424:	00000018 	andeq	r0, r0, r8, lsl r0
    d428:	06ab9c01 	strteq	r9, [fp], r1, lsl #24
    d42c:	e21c0000 	ands	r0, ip, #0
    d430:	01000041 	tsteq	r0, r1, asr #32
    d434:	0372021f 	cmneq	r2, #-268435455	; 0xf0000001
    d438:	50010000 	andpl	r0, r1, r0
    d43c:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    d440:	021f0100 	andseq	r0, pc, #0, 2
    d444:	000000d6 	ldrdeq	r0, [r0], -r6
    d448:	1b005101 	blne	21854 <__Stack_Size+0x21454>
    d44c:	00000d2a 	andeq	r0, r0, sl, lsr #26
    d450:	fc023b01 	stc2	11, cr3, [r2], {1}
    d454:	08080044 	stmdaeq	r8, {r2, r6}
    d458:	01000000 	mrseq	r0, (UNDEF: 0)
    d45c:	0006e09c 	muleq	r6, ip, r0
    d460:	41e21c00 	mvnmi	r1, r0, lsl #24
    d464:	3b010000 	blcc	4d46c <__Stack_Size+0x4d06c>
    d468:	00037202 	andeq	r7, r3, r2, lsl #4
    d46c:	1d500100 	ldfnee	f0, [r0, #-0]
    d470:	00000a2b 	andeq	r0, r0, fp, lsr #20
    d474:	53023b01 	movwpl	r3, #11009	; 0x2b01
    d478:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    d47c:	0000005c 	andeq	r0, r0, ip, asr r0
    d480:	001cdc1f 	andseq	sp, ip, pc, lsl ip
    d484:	024e0100 	subeq	r0, lr, #0, 2
    d488:	00000053 	andeq	r0, r0, r3, asr r0
    d48c:	08004504 	stmdaeq	r0, {r2, r8, sl, lr}
    d490:	00000008 	andeq	r0, r0, r8
    d494:	070b9c01 	streq	r9, [fp, -r1, lsl #24]
    d498:	e21d0000 	ands	r0, sp, #0
    d49c:	01000041 	tsteq	r0, r1, asr #32
    d4a0:	0372024e 	cmneq	r2, #-536870908	; 0xe0000004
    d4a4:	5cca0000 	stclpl	0, cr0, [sl], {0}
    d4a8:	1b000000 	blne	d4b0 <__Stack_Size+0xd0b0>
    d4ac:	000041d2 	ldrdeq	r4, [r0], -r2
    d4b0:	0c026001 	stceq	0, cr6, [r2], {1}
    d4b4:	0c080045 	stceq	0, cr0, [r8], {69}	; 0x45
    d4b8:	01000000 	mrseq	r0, (UNDEF: 0)
    d4bc:	0007309c 	muleq	r7, ip, r0
    d4c0:	41e21c00 	mvnmi	r1, r0, lsl #24
    d4c4:	60010000 	andvs	r0, r1, r0
    d4c8:	00037202 	andeq	r7, r3, r2, lsl #4
    d4cc:	00500100 	subseq	r0, r0, r0, lsl #2
    d4d0:	0041bf1b 	subeq	fp, r1, fp, lsl pc
    d4d4:	02730100 	rsbseq	r0, r3, #0, 2
    d4d8:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
    d4dc:	00000012 	andeq	r0, r0, r2, lsl r0
    d4e0:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    d4e4:	e21c0000 	ands	r0, ip, #0
    d4e8:	01000041 	tsteq	r0, r1, asr #32
    d4ec:	03720273 	cmneq	r2, #805306375	; 0x30000007
    d4f0:	50010000 	andpl	r0, r1, r0
    d4f4:	00411d1d 	subeq	r1, r1, sp, lsl sp
    d4f8:	02730100 	rsbseq	r0, r3, #0, 2
    d4fc:	00000065 	andeq	r0, r0, r5, rrx
    d500:	00005ceb 	andeq	r5, r0, fp, ror #25
    d504:	40711b00 	rsbsmi	r1, r1, r0, lsl #22
    d508:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    d50c:	00452a02 	subeq	r2, r5, r2, lsl #20
    d510:	00001208 	andeq	r1, r0, r8, lsl #4
    d514:	9a9c0100 	bls	fe70d91c <SCS_BASE+0x1e6ff91c>
    d518:	1c000007 	stcne	0, cr0, [r0], {7}
    d51c:	000041e2 	andeq	r4, r0, r2, ror #3
    d520:	72028901 	andvc	r8, r2, #16384	; 0x4000
    d524:	01000003 	tsteq	r0, r3
    d528:	42ce1d50 	sbcmi	r1, lr, #80, 26	; 0x1400
    d52c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    d530:	00006502 	andeq	r6, r0, r2, lsl #10
    d534:	005d0c00 	subseq	r0, sp, r0, lsl #24
    d538:	981b0000 	ldmdals	fp, {}	; <UNPREDICTABLE>
    d53c:	01000042 	tsteq	r0, r2, asr #32
    d540:	453c029f 	ldrmi	r0, [ip, #-671]!	; 0x29f
    d544:	00180800 	andseq	r0, r8, r0, lsl #16
    d548:	9c010000 	stcls	0, cr0, [r1], {-0}
    d54c:	000007cd 	andeq	r0, r0, sp, asr #15
    d550:	0041e21c 	subeq	lr, r1, ip, lsl r2
    d554:	029f0100 	addseq	r0, pc, #0, 2
    d558:	00000372 	andeq	r0, r0, r2, ror r3
    d55c:	ec1c5001 	ldc	0, cr5, [ip], {1}
    d560:	01000010 	tsteq	r0, r0, lsl r0
    d564:	00d6029f 	smullseq	r0, r6, pc, r2	; <UNPREDICTABLE>
    d568:	51010000 	mrspl	r0, (UNDEF: 1)
    d56c:	42811b00 	addmi	r1, r1, #0, 22
    d570:	bc010000 	stclt	0, cr0, [r1], {-0}
    d574:	00455402 	subeq	r5, r5, r2, lsl #8
    d578:	00001808 	andeq	r1, r0, r8, lsl #16
    d57c:	009c0100 	addseq	r0, ip, r0, lsl #2
    d580:	1c000008 	stcne	0, cr0, [r0], {8}
    d584:	000041e2 	andeq	r4, r0, r2, ror #3
    d588:	7202bc01 	andvc	fp, r2, #256	; 0x100
    d58c:	01000003 	tsteq	r0, r3
    d590:	10ec1c50 	rscne	r1, ip, r0, asr ip
    d594:	bc010000 	stclt	0, cr0, [r1], {-0}
    d598:	0000d602 	andeq	sp, r0, r2, lsl #12
    d59c:	00510100 	subseq	r0, r1, r0, lsl #2
    d5a0:	0040b61b 	subeq	fp, r0, fp, lsl r6
    d5a4:	02d90100 	sbcseq	r0, r9, #0, 2
    d5a8:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
    d5ac:	00000018 	andeq	r0, r0, r8, lsl r0
    d5b0:	08339c01 	ldmdaeq	r3!, {r0, sl, fp, ip, pc}
    d5b4:	e21c0000 	ands	r0, ip, #0
    d5b8:	01000041 	tsteq	r0, r1, asr #32
    d5bc:	037202d9 	cmneq	r2, #-1879048179	; 0x9000000d
    d5c0:	50010000 	andpl	r0, r1, r0
    d5c4:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    d5c8:	02d90100 	sbcseq	r0, r9, #0, 2
    d5cc:	000000d6 	ldrdeq	r0, [r0], -r6
    d5d0:	1b005101 	blne	219dc <__Stack_Size+0x215dc>
    d5d4:	0000421f 	andeq	r4, r0, pc, lsl r2
    d5d8:	8402f801 	strhi	pc, [r2], #-2049	; 0x801
    d5dc:	16080045 	strne	r0, [r8], -r5, asr #32
    d5e0:	01000000 	mrseq	r0, (UNDEF: 0)
    d5e4:	0008689c 	muleq	r8, ip, r8
    d5e8:	41e21c00 	mvnmi	r1, r0, lsl #24
    d5ec:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    d5f0:	00037202 	andeq	r7, r3, r2, lsl #4
    d5f4:	1d500100 	ldfnee	f0, [r0, #-0]
    d5f8:	000040ed 	andeq	r4, r0, sp, ror #1
    d5fc:	5302f801 	movwpl	pc, #10241	; 0x2801	; <UNPREDICTABLE>
    d600:	2d000000 	stccs	0, cr0, [r0, #-0]
    d604:	0000005d 	andeq	r0, r0, sp, asr r0
    d608:	0042541b 	subeq	r5, r2, fp, lsl r4
    d60c:	030d0100 	movweq	r0, #53504	; 0xd100
    d610:	0800459a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, lr}
    d614:	00000018 	andeq	r0, r0, r8, lsl r0
    d618:	089b9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}
    d61c:	e21c0000 	ands	r0, ip, #0
    d620:	01000041 	tsteq	r0, r1, asr #32
    d624:	0372030d 	cmneq	r2, #872415232	; 0x34000000
    d628:	50010000 	andpl	r0, r1, r0
    d62c:	0010ec1c 	andseq	lr, r0, ip, lsl ip
    d630:	030d0100 	movweq	r0, #53504	; 0xd100
    d634:	000000d6 	ldrdeq	r0, [r0], -r6
    d638:	1f005101 	svcne	0x00005101
    d63c:	00001cc8 	andeq	r1, r0, r8, asr #25
    d640:	ab033501 	blge	daa4c <__Stack_Size+0xda64c>
    d644:	b2000000 	andlt	r0, r0, #0
    d648:	0c080045 	stceq	0, cr0, [r8], {69}	; 0x45
    d64c:	01000000 	mrseq	r0, (UNDEF: 0)
    d650:	0008e49c 	muleq	r8, ip, r4
    d654:	41e21d00 	mvnmi	r1, r0, lsl #26
    d658:	35010000 	strcc	r0, [r1, #-0]
    d65c:	00037203 	andeq	r7, r3, r3, lsl #4
    d660:	005d4e00 	subseq	r4, sp, r0, lsl #28
    d664:	414e1c00 	cmpmi	lr, r0, lsl #24
    d668:	35010000 	strcc	r0, [r1, #-0]
    d66c:	00005303 	andeq	r5, r0, r3, lsl #6
    d670:	1a510100 	bne	144da78 <__Stack_Size+0x144d678>
    d674:	000023da 	ldrdeq	r2, [r0], -sl
    d678:	ab033701 	blge	db284 <__Stack_Size+0xdae84>
    d67c:	6f000000 	svcvs	0x00000000
    d680:	0000005d 	andeq	r0, r0, sp, asr r0
    d684:	00420f1b 	subeq	r0, r2, fp, lsl pc
    d688:	03690100 	cmneq	r9, #0, 2
    d68c:	080045be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
    d690:	00000008 	andeq	r0, r0, r8
    d694:	09199c01 	ldmdbeq	r9, {r0, sl, fp, ip, pc}
    d698:	e21c0000 	ands	r0, ip, #0
    d69c:	01000041 	tsteq	r0, r1, asr #32
    d6a0:	03720369 	cmneq	r2, #-1543503871	; 0xa4000001
    d6a4:	50010000 	andpl	r0, r1, r0
    d6a8:	00414e1d 	subeq	r4, r1, sp, lsl lr
    d6ac:	03690100 	cmneq	r9, #0, 2
    d6b0:	00000053 	andeq	r0, r0, r3, asr r0
    d6b4:	00005d97 	muleq	r0, r7, sp
    d6b8:	1c9e1f00 	ldcne	15, cr1, [lr], {0}
    d6bc:	8a010000 	bhi	4d6c4 <__Stack_Size+0x4d2c4>
    d6c0:	0000b603 	andeq	fp, r0, r3, lsl #12
    d6c4:	0045c600 	subeq	ip, r5, r0, lsl #12
    d6c8:	00003e08 	andeq	r3, r0, r8, lsl #28
    d6cc:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    d6d0:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    d6d4:	000041e2 	andeq	r4, r0, r2, ror #3
    d6d8:	72038a01 	andvc	r8, r3, #4096	; 0x1000
    d6dc:	b8000003 	stmdalt	r0, {r0, r1}
    d6e0:	1d00005d 	stcne	0, cr0, [r0, #-372]	; 0xfffffe8c
    d6e4:	000040e4 	andeq	r4, r0, r4, ror #1
    d6e8:	53038a01 	movwpl	r8, #14849	; 0x3a01
    d6ec:	f2000000 	vhadd.s8	d0, d0, d0
    d6f0:	1a00005d 	bne	d86c <__Stack_Size+0xd46c>
    d6f4:	00004208 	andeq	r4, r0, r8, lsl #4
    d6f8:	41038c01 	tstmi	r3, r1, lsl #24
    d6fc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    d700:	1a00005e 	bne	d880 <__Stack_Size+0xd480>
    d704:	000024b9 			; <UNDEFINED> instruction: 0x000024b9
    d708:	41038c01 	tstmi	r3, r1, lsl #24
    d70c:	9c000000 	stcls	0, cr0, [r0], {-0}
    d710:	1a00005e 	bne	d890 <__Stack_Size+0xd490>
    d714:	0000431b 	andeq	r4, r0, fp, lsl r3
    d718:	41038c01 	tstmi	r3, r1, lsl #24
    d71c:	e4000000 	str	r0, [r0], #-0
    d720:	1a00005e 	bne	d8a0 <__Stack_Size+0xd4a0>
    d724:	000023da 	ldrdeq	r2, [r0], -sl
    d728:	b6038d01 	strlt	r8, [r3], -r1, lsl #26
    d72c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d730:	0000005f 	andeq	r0, r0, pc, asr r0
    d734:	0041051b 	subeq	r0, r1, fp, lsl r5
    d738:	03da0100 	bicseq	r0, sl, #0, 2
    d73c:	08004604 	stmdaeq	r0, {r2, r9, sl, lr}
    d740:	0000000e 	andeq	r0, r0, lr
    d744:	09e59c01 	stmibeq	r5!, {r0, sl, fp, ip, pc}^
    d748:	e21c0000 	ands	r0, ip, #0
    d74c:	01000041 	tsteq	r0, r1, asr #32
    d750:	037203da 	cmneq	r2, #1744830467	; 0x68000003
    d754:	50010000 	andpl	r0, r1, r0
    d758:	0040e41d 	subeq	lr, r0, sp, lsl r4
    d75c:	03da0100 	bicseq	r0, sl, #0, 2
    d760:	00000053 	andeq	r0, r0, r3, asr r0
    d764:	00005f27 	andeq	r5, r0, r7, lsr #30
    d768:	0042081a 	subeq	r0, r2, sl, lsl r8
    d76c:	03dc0100 	bicseq	r0, ip, #0, 2
    d770:	00000053 	andeq	r0, r0, r3, asr r0
    d774:	00005f48 	andeq	r5, r0, r8, asr #30
    d778:	0024b920 	eoreq	fp, r4, r0, lsr #18
    d77c:	03dc0100 	bicseq	r0, ip, #0, 2
    d780:	00000053 	andeq	r0, r0, r3, asr r0
    d784:	23b32100 			; <UNDEFINED> instruction: 0x23b32100
    d788:	14050000 	strne	r0, [r5], #-0
    d78c:	0009fc01 	andeq	pc, r9, r1, lsl #24
    d790:	00412200 	subeq	r2, r1, r0, lsl #4
    d794:	d6220000 	strtle	r0, [r2], -r0
    d798:	00000000 	andeq	r0, r0, r0
    d79c:	00318121 	eorseq	r8, r1, r1, lsr #2
    d7a0:	01150500 	tsteq	r5, r0, lsl #10
    d7a4:	00000a13 	andeq	r0, r0, r3, lsl sl
    d7a8:	00004122 	andeq	r4, r0, r2, lsr #2
    d7ac:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    d7b0:	21000000 	mrscs	r0, (UNDEF: 0)
    d7b4:	0000340d 	andeq	r3, r0, sp, lsl #8
    d7b8:	25011005 	strcs	r1, [r1, #-5]
    d7bc:	2200000a 	andcs	r0, r0, #10
    d7c0:	00000a25 	andeq	r0, r0, r5, lsr #20
    d7c4:	97041500 	strls	r1, [r4, -r0, lsl #10]
    d7c8:	00000002 	andeq	r0, r0, r2
    d7cc:	00000085 	andeq	r0, r0, r5, lsl #1
    d7d0:	2e720002 	cdpcs	0, 7, cr0, cr2, cr2, {0}
    d7d4:	01040000 	mrseq	r0, (UNDEF: 4)
    d7d8:	000029e6 	andeq	r2, r0, r6, ror #19
    d7dc:	08004614 	stmdaeq	r0, {r2, r4, r9, sl, lr}
    d7e0:	08004682 	stmdaeq	r0, {r1, r7, r9, sl, lr}
    d7e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    d7e8:	30316632 	eorscc	r6, r1, r2, lsr r6
    d7ec:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    d7f0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    d7f4:	6f632f63 	svcvs	0x00632f63
    d7f8:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    d7fc:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; d650 <__Stack_Size+0xd250>
    d800:	6f726361 	svcvs	0x00726361
    d804:	2f00732e 	svccs	0x0000732e
    d808:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
    d80c:	626f722f 	rsbvs	r7, pc, #-268435454	; 0xf0000002
    d810:	442f746f 	strtmi	r7, [pc], #-1135	; d818 <__Stack_Size+0xd418>
    d814:	412f7665 	teqmi	pc, r5, ror #12
    d818:	746f6272 	strbtvc	r6, [pc], #-626	; d820 <__Stack_Size+0xd420>
    d81c:	72507869 	subsvc	r7, r0, #6881280	; 0x690000
    d820:	6f732f6f 	svcvs	0x00732f6f
    d824:	61777466 	cmnvs	r7, r6, ror #8
    d828:	612f6572 	teqvs	pc, r2, ror r5	; <UNPREDICTABLE>
    d82c:	746f6272 	strbtvc	r6, [pc], #-626	; d834 <__Stack_Size+0xd434>
    d830:	72707869 	rsbsvc	r7, r0, #6881280	; 0x690000
    d834:	6d635f6f 	stclvs	15, cr5, [r3, #-444]!	; 0xfffffe44
    d838:	5f303337 	svcpl	0x00303337
    d83c:	6d726966 	ldclvs	9, cr6, [r2, #-408]!	; 0xfffffe68
    d840:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    d844:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    d848:	20534120 	subscs	r4, r3, r0, lsr #2
    d84c:	34322e32 	ldrtcc	r2, [r2], #-3634	; 0xe32
    d850:	0100302e 	tsteq	r0, lr, lsr #32
    d854:	00010f80 	andeq	r0, r1, r0, lsl #31
    d858:	86000400 	strhi	r0, [r0], -r0, lsl #8
    d85c:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    d860:	00019e01 	andeq	r9, r1, r1, lsl #28
    d864:	435e0100 	cmpmi	lr, #0, 2
    d868:	07e40000 	strbeq	r0, [r4, r0]!
    d86c:	46840000 	strmi	r0, [r4], r0
    d870:	00500800 	subseq	r0, r0, r0, lsl #16
    d874:	2a8a0000 	bcs	fe28d87c <SCS_BASE+0x1e27f87c>
    d878:	04020000 	streq	r0, [r2], #-0
    d87c:	0005c105 	andeq	ip, r5, r5, lsl #2
    d880:	05020200 	streq	r0, [r2, #-512]	; 0x200
    d884:	00000592 	muleq	r0, r2, r5
    d888:	8a060102 	bhi	18dc98 <__Stack_Size+0x18d898>
    d88c:	02000006 	andeq	r0, r0, #6
    d890:	06230704 	strteq	r0, [r3], -r4, lsl #14
    d894:	02020000 	andeq	r0, r2, #0
    d898:	00076c07 	andeq	r6, r7, r7, lsl #24
    d89c:	08010200 	stmdaeq	r1, {r9}
    d8a0:	00000688 	andeq	r0, r0, r8, lsl #13
    d8a4:	1a070402 	bne	1ce8b4 <__Stack_Size+0x1ce4b4>
    d8a8:	03000006 	movweq	r0, #6
    d8ac:	00004333 	andeq	r4, r0, r3, lsr r3
    d8b0:	46849101 	strmi	r9, [r4], r1, lsl #2
    d8b4:	00500800 	subseq	r0, r0, r0, lsl #16
    d8b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    d8bc:	0000008f 	andeq	r0, r0, pc, lsl #1
    d8c0:	00439004 	subeq	r9, r3, r4
    d8c4:	8f930100 	svchi	0x00930100
    d8c8:	05000000 	streq	r0, [r0, #-0]
    d8cc:	00004341 	andeq	r4, r0, r1, asr #6
    d8d0:	008f9301 	addeq	r9, pc, r1, lsl #6
    d8d4:	5f6f0000 	svcpl	0x006f0000
    d8d8:	b6060000 	strlt	r0, [r6], -r0
    d8dc:	00080046 	andeq	r0, r8, r6, asr #32
    d8e0:	00000001 	andeq	r0, r0, r1
    d8e4:	003a0407 	eorseq	r0, sl, r7, lsl #8
    d8e8:	49080000 	stmdbmi	r8, {}	; <UNPREDICTABLE>
    d8ec:	01000043 	tsteq	r0, r3, asr #32
    d8f0:	00003a19 	andeq	r3, r0, r9, lsl sl
    d8f4:	432c0800 	teqmi	ip, #0, 16
    d8f8:	1b010000 	blne	4d900 <__Stack_Size+0x4d500>
    d8fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    d900:	00435708 	subeq	r5, r3, r8, lsl #14
    d904:	3a1d0100 	bcc	74dd0c <__Stack_Size+0x74d90c>
    d908:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d90c:	00004397 	muleq	r0, r7, r3
    d910:	003a2001 	eorseq	r2, sl, r1
    d914:	51080000 	mrspl	r0, (UNDEF: 8)
    d918:	01000043 	tsteq	r0, r3, asr #32
    d91c:	00003a22 	andeq	r3, r0, r2, lsr #20
    d920:	43240900 	teqmi	r4, #0, 18
    d924:	25010000 	strcs	r0, [r1, #-0]
    d928:	0000e30a 	andeq	lr, r0, sl, lsl #6
    d92c:	0000e300 	andeq	lr, r0, r0, lsl #6
    d930:	004f0b00 	subeq	r0, pc, r0, lsl #22
    d934:	004c0000 	subeq	r0, ip, r0
    d938:	00e90407 	rsceq	r0, r9, r7, lsl #8
    d93c:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    d940:	00004383 	andeq	r4, r0, r3, lsl #7
    d944:	00fb3901 	rscseq	r3, fp, r1, lsl #18
    d948:	03050000 	movweq	r0, #20480	; 0x5000
    d94c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d950:	0000d30e 	andeq	sp, r0, lr, lsl #6
    d954:	089e0f00 	ldmeq	lr, {r8, r9, sl, fp}
    d958:	2c010000 	stccs	0, cr0, [r1], {-0}
    d95c:	0000010b 	andeq	r0, r0, fp, lsl #2
    d960:	69050410 	stmdbvs	r5, {r4, sl}
    d964:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      98:	03193f00 	tsteq	r9, #0, 30
      9c:	3b0b3a0e 	blcc	2ce8dc <__Stack_Size+0x2ce4dc>
      a0:	1119270b 	tstne	r9, fp, lsl #14
      a4:	40061201 	andmi	r1, r6, r1, lsl #4
      a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ac:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
      b0:	03193f01 	tsteq	r9, #1, 30
      b4:	3b0b3a0e 	blcc	2ce8f4 <__Stack_Size+0x2ce4f4>
      b8:	1119270b 	tstne	r9, fp, lsl #14
      bc:	40061201 	andmi	r1, r6, r1, lsl #4
      c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      c4:	00001301 	andeq	r1, r0, r1, lsl #6
      c8:	0182890f 	orreq	r8, r2, pc, lsl #18
      cc:	95011100 	strls	r1, [r1, #-256]	; 0x100
      d0:	13311942 	teqne	r1, #1081344	; 0x108000
      d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
      d8:	03193f00 	tsteq	r9, #0, 30
      dc:	3b0b3a0e 	blcc	2ce91c <__Stack_Size+0x2ce51c>
      e0:	11192705 	tstne	r9, r5, lsl #14
      e4:	40061201 	andmi	r1, r6, r1, lsl #4
      e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ec:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
      f0:	03193f01 	tsteq	r9, #1, 30
      f4:	3b0b3a0e 	blcc	2ce934 <__Stack_Size+0x2ce534>
      f8:	11192705 	tstne	r9, r5, lsl #14
      fc:	40061201 	andmi	r1, r6, r1, lsl #4
     100:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     104:	00001301 	andeq	r1, r0, r1, lsl #6
     108:	03003412 	movweq	r3, #1042	; 0x412
     10c:	3b0b3a0e 	blcc	2ce94c <__Stack_Size+0x2ce54c>
     110:	02134905 	andseq	r4, r3, #81920	; 0x14000
     114:	13000018 	movwne	r0, #24
     118:	0111010b 	tsteq	r1, fp, lsl #2
     11c:	13010612 	movwne	r0, #5650	; 0x1612
     120:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     124:	03193f01 	tsteq	r9, #1, 30
     128:	3b0b3a0e 	blcc	2ce968 <__Stack_Size+0x2ce568>
     12c:	3c134905 	ldccc	9, cr4, [r3], {5}
     130:	00130119 	andseq	r0, r3, r9, lsl r1
     134:	00181500 	andseq	r1, r8, r0, lsl #10
     138:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     13c:	11000182 	smlabbne	r0, r2, r1, r0
     140:	00133101 	andseq	r3, r3, r1, lsl #2
     144:	82891700 	addhi	r1, r9, #0, 14
     148:	01110101 	tsteq	r1, r1, lsl #2
     14c:	13011331 	movwne	r1, #4913	; 0x1331
     150:	8a180000 	bhi	600158 <__Stack_Size+0x5ffd58>
     154:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     158:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     15c:	24190000 	ldrcs	r0, [r9], #-0
     160:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     164:	0008030b 	andeq	r0, r8, fp, lsl #6
     168:	01011a00 	tsteq	r1, r0, lsl #20
     16c:	13011349 	movwne	r1, #4937	; 0x1349
     170:	211b0000 	tstcs	fp, r0
     174:	1c000000 	stcne	0, cr0, [r0], {-0}
     178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     17c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     180:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     184:	0000193c 	andeq	r1, r0, ip, lsr r9
     188:	0300341d 	movweq	r3, #1053	; 0x41d
     18c:	3b0b3a0e 	blcc	2ce9cc <__Stack_Size+0x2ce5cc>
     190:	3f13490b 	svccc	0x0013490b
     194:	00193c19 	andseq	r3, r9, r9, lsl ip
     198:	00341e00 	eorseq	r1, r4, r0, lsl #28
     19c:	0b3a0e03 	bleq	e839b0 <__Stack_Size+0xe835b0>
     1a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1a4:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     1a8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     1ac:	03193f00 	tsteq	r9, #0, 30
     1b0:	3b0b3a0e 	blcc	2ce9f0 <__Stack_Size+0x2ce5f0>
     1b4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1b8:	20000019 	andcs	r0, r0, r9, lsl r0
     1bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1c0:	0b3a0e03 	bleq	e839d4 <__Stack_Size+0xe835d4>
     1c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     1c8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1cc:	00001301 	andeq	r1, r0, r1, lsl #6
     1d0:	49000521 	stmdbmi	r0, {r0, r5, r8, sl}
     1d4:	22000013 	andcs	r0, r0, #19
     1d8:	0b0b000f 	bleq	2c021c <__Stack_Size+0x2bfe1c>
     1dc:	00001349 	andeq	r1, r0, r9, asr #6
     1e0:	3f012e23 	svccc	0x00012e23
     1e4:	3a0e0319 	bcc	380e50 <__Stack_Size+0x380a50>
     1e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1ec:	01193c19 	tsteq	r9, r9, lsl ip
     1f0:	24000013 	strcs	r0, [r0], #-19
     1f4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1f8:	0b3a0e03 	bleq	e83a0c <__Stack_Size+0xe8360c>
     1fc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     200:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     204:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     208:	03193f01 	tsteq	r9, #1, 30
     20c:	3b0b3a0e 	blcc	2cea4c <__Stack_Size+0x2ce64c>
     210:	3c19270b 	ldccc	7, cr2, [r9], {11}
     214:	00130119 	andseq	r0, r3, r9, lsl r1
     218:	11010000 	mrsne	r0, (UNDEF: 1)
     21c:	130e2501 	movwne	r2, #58625	; 0xe501
     220:	1b0e030b 	blne	380e54 <__Stack_Size+0x380a54>
     224:	1117550e 	tstne	r7, lr, lsl #10
     228:	00171001 	andseq	r1, r7, r1
     22c:	00240200 	eoreq	r0, r4, r0, lsl #4
     230:	0b3e0b0b 	bleq	f82e64 <__Stack_Size+0xf82a64>
     234:	00000e03 	andeq	r0, r0, r3, lsl #28
     238:	03001603 	movweq	r1, #1539	; 0x603
     23c:	3b0b3a08 	blcc	2cea64 <__Stack_Size+0x2ce664>
     240:	0013490b 	andseq	r4, r3, fp, lsl #18
     244:	01040400 	tsteq	r4, r0, lsl #8
     248:	0b3a0b0b 	bleq	e82e7c <__Stack_Size+0xe82a7c>
     24c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     250:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     254:	1c080300 	stcne	3, cr0, [r8], {-0}
     258:	0600000d 	streq	r0, [r0], -sp
     25c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     260:	0b3b0b3a 	bleq	ec2f50 <__Stack_Size+0xec2b50>
     264:	00001349 	andeq	r1, r0, r9, asr #6
     268:	3f012e07 	svccc	0x00012e07
     26c:	3a0e0319 	bcc	380ed8 <__Stack_Size+0x380ad8>
     270:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     274:	11134919 	tstne	r3, r9, lsl r9
     278:	40061201 	andmi	r1, r6, r1, lsl #4
     27c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     280:	00001301 	andeq	r1, r0, r1, lsl #6
     284:	03003408 	movweq	r3, #1032	; 0x408
     288:	3b0b3a0e 	blcc	2ceac8 <__Stack_Size+0x2ce6c8>
     28c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     290:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
     294:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     298:	0b3b0b3a 	bleq	ec2f88 <__Stack_Size+0xec2b88>
     29c:	00001349 	andeq	r1, r0, r9, asr #6
     2a0:	0182890a 	orreq	r8, r2, sl, lsl #18
     2a4:	31011100 	mrscc	r1, (UNDEF: 17)
     2a8:	0b000013 	bleq	2fc <_Minimum_Stack_Size+0x1fc>
     2ac:	01018289 	smlabbeq	r1, r9, r2, r8
     2b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     2b4:	00001301 	andeq	r1, r0, r1, lsl #6
     2b8:	01828a0c 	orreq	r8, r2, ip, lsl #20
     2bc:	91180200 	tstls	r8, r0, lsl #4
     2c0:	00001842 	andeq	r1, r0, r2, asr #16
     2c4:	0b00240d 	bleq	9300 <__Stack_Size+0x8f00>
     2c8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2cc:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
     2d0:	13490101 	movtne	r0, #37121	; 0x9101
     2d4:	00001301 	andeq	r1, r0, r1, lsl #6
     2d8:	0000210f 	andeq	r2, r0, pc, lsl #2
     2dc:	00341000 	eorseq	r1, r4, r0
     2e0:	0b3a0e03 	bleq	e83af4 <__Stack_Size+0xe836f4>
     2e4:	1349053b 	movtne	r0, #38203	; 0x953b
     2e8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     2ec:	35110000 	ldrcc	r0, [r1, #-0]
     2f0:	00134900 	andseq	r4, r3, r0, lsl #18
     2f4:	002e1200 	eoreq	r1, lr, r0, lsl #4
     2f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     2fc:	0b3b0b3a 	bleq	ec2fec <__Stack_Size+0xec2bec>
     300:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     304:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     308:	03193f01 	tsteq	r9, #1, 30
     30c:	3b0b3a0e 	blcc	2ceb4c <__Stack_Size+0x2ce74c>
     310:	3c19270b 	ldccc	7, cr2, [r9], {11}
     314:	00130119 	andseq	r0, r3, r9, lsl r1
     318:	00051400 	andeq	r1, r5, r0, lsl #8
     31c:	00001349 	andeq	r1, r0, r9, asr #6
     320:	3f012e15 	svccc	0x00012e15
     324:	3a0e0319 	bcc	380f90 <__Stack_Size+0x380b90>
     328:	3c053b0b 	stccc	11, cr3, [r5], {11}
     32c:	00130119 	andseq	r0, r3, r9, lsl r1
     330:	00181600 	andseq	r1, r8, r0, lsl #12
     334:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     338:	03193f00 	tsteq	r9, #0, 30
     33c:	3b0b3a0e 	blcc	2ceb7c <__Stack_Size+0x2ce77c>
     340:	3c192705 	ldccc	7, cr2, [r9], {5}
     344:	00000019 	andeq	r0, r0, r9, lsl r0
     348:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     34c:	030b130e 	movweq	r1, #45838	; 0xb30e
     350:	110e1b0e 	tstne	lr, lr, lsl #22
     354:	10061201 	andne	r1, r6, r1, lsl #4
     358:	02000017 	andeq	r0, r0, #23
     35c:	0b0b0024 	bleq	2c03f4 <__Stack_Size+0x2bfff4>
     360:	0e030b3e 	vmoveq.16	d3[0], r0
     364:	16030000 	strne	r0, [r3], -r0
     368:	3a080300 	bcc	200f70 <__Stack_Size+0x200b70>
     36c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	04000013 	streq	r0, [r0], #-19
     374:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     378:	0b3b0b3a 	bleq	ec3068 <__Stack_Size+0xec2c68>
     37c:	00001349 	andeq	r1, r0, r9, asr #6
     380:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     384:	06000013 			; <UNDEFINED> instruction: 0x06000013
     388:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     38c:	0b3a0e03 	bleq	e83ba0 <__Stack_Size+0xe837a0>
     390:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     394:	06120111 			; <UNDEFINED> instruction: 0x06120111
     398:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     39c:	00130119 	andseq	r0, r3, r9, lsl r1
     3a0:	00340700 	eorseq	r0, r4, r0, lsl #14
     3a4:	0b3a0e03 	bleq	e83bb8 <__Stack_Size+0xe837b8>
     3a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3ac:	00001802 	andeq	r1, r0, r2, lsl #16
     3b0:	55010b08 	strpl	r0, [r1, #-2824]	; 0xb08
     3b4:	00130117 	andseq	r0, r3, r7, lsl r1
     3b8:	012e0900 	teqeq	lr, r0, lsl #18
     3bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3c0:	0b3b0b3a 	bleq	ec30b0 <__Stack_Size+0xec2cb0>
     3c4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3c8:	00001301 	andeq	r1, r0, r1, lsl #6
     3cc:	0000180a 	andeq	r1, r0, sl, lsl #16
     3d0:	010b0b00 	tsteq	fp, r0, lsl #22
     3d4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3d8:	00001301 	andeq	r1, r0, r1, lsl #6
     3dc:	0182890c 	orreq	r8, r2, ip, lsl #18
     3e0:	95011100 	strls	r1, [r1, #-256]	; 0x100
     3e4:	13311942 	teqne	r1, #1081344	; 0x108000
     3e8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
     3ec:	11010182 	smlabbne	r1, r2, r1, r0
     3f0:	01133101 	tsteq	r3, r1, lsl #2
     3f4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     3f8:	0001828a 	andeq	r8, r1, sl, lsl #5
     3fc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     400:	0f000018 	svceq	0x00000018
     404:	00018289 	andeq	r8, r1, r9, lsl #5
     408:	13310111 	teqne	r1, #1073741828	; 0x40000004
     40c:	24100000 	ldrcs	r0, [r0], #-0
     410:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     414:	0008030b 	andeq	r0, r8, fp, lsl #6
     418:	002e1100 	eoreq	r1, lr, r0, lsl #2
     41c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     420:	0b3b0b3a 	bleq	ec3110 <__Stack_Size+0xec2d10>
     424:	01111927 	tsteq	r1, r7, lsr #18
     428:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     42c:	00194297 	mulseq	r9, r7, r2
     430:	00341200 	eorseq	r1, r4, r0, lsl #4
     434:	0b3a0e03 	bleq	e83c48 <__Stack_Size+0xe83848>
     438:	1349053b 	movtne	r0, #38203	; 0x953b
     43c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     440:	01130000 	tsteq	r3, r0
     444:	01134901 	tsteq	r3, r1, lsl #18
     448:	14000013 	strne	r0, [r0], #-19
     44c:	00000021 	andeq	r0, r0, r1, lsr #32
     450:	03003415 	movweq	r3, #1045	; 0x415
     454:	3b0b3a0e 	blcc	2cec94 <__Stack_Size+0x2ce894>
     458:	3f13490b 	svccc	0x0013490b
     45c:	00180219 	andseq	r0, r8, r9, lsl r2
     460:	002e1600 	eoreq	r1, lr, r0, lsl #12
     464:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     468:	0b3b0b3a 	bleq	ec3158 <__Stack_Size+0xec2d58>
     46c:	13491927 	movtne	r1, #39207	; 0x9927
     470:	0000193c 	andeq	r1, r0, ip, lsr r9
     474:	3f002e17 	svccc	0x00002e17
     478:	3a0e0319 	bcc	3810e4 <__Stack_Size+0x380ce4>
     47c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     480:	00193c19 	andseq	r3, r9, r9, lsl ip
     484:	11010000 	mrsne	r0, (UNDEF: 1)
     488:	130e2501 	movwne	r2, #58625	; 0xe501
     48c:	1b0e030b 	blne	3810c0 <__Stack_Size+0x380cc0>
     490:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     494:	00171006 	andseq	r1, r7, r6
     498:	00240200 	eoreq	r0, r4, r0, lsl #4
     49c:	0b3e0b0b 	bleq	f830d0 <__Stack_Size+0xf82cd0>
     4a0:	00000e03 	andeq	r0, r0, r3, lsl #28
     4a4:	03001603 	movweq	r1, #1539	; 0x603
     4a8:	3b0b3a08 	blcc	2cecd0 <__Stack_Size+0x2ce8d0>
     4ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     4b0:	00160400 	andseq	r0, r6, r0, lsl #8
     4b4:	0b3a0e03 	bleq	e83cc8 <__Stack_Size+0xe838c8>
     4b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4bc:	35050000 	strcc	r0, [r5, #-0]
     4c0:	00134900 	andseq	r4, r3, r0, lsl #18
     4c4:	01040600 	tsteq	r4, r0, lsl #12
     4c8:	0b3a0b0b 	bleq	e830fc <__Stack_Size+0xe82cfc>
     4cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     4d0:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     4d4:	1c080300 	stcne	3, cr0, [r8], {-0}
     4d8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     4dc:	0b0b0113 	bleq	2c0930 <__Stack_Size+0x2c0530>
     4e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4e4:	00001301 	andeq	r1, r0, r1, lsl #6
     4e8:	03000d09 	movweq	r0, #3337	; 0xd09
     4ec:	3b0b3a08 	blcc	2ced14 <__Stack_Size+0x2ce914>
     4f0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4f4:	0a00000b 	beq	528 <__Stack_Size+0x128>
     4f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     500:	0b381349 	bleq	e0522c <__Stack_Size+0xe04e2c>
     504:	160b0000 	strne	r0, [fp], -r0
     508:	3a0e0300 	bcc	381110 <__Stack_Size+0x380d10>
     50c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     510:	0c000013 	stceq	0, cr0, [r0], {19}
     514:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     518:	0b3a0e03 	bleq	e83d2c <__Stack_Size+0xe8392c>
     51c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     520:	13010b20 	movwne	r0, #6944	; 0x1b20
     524:	050d0000 	streq	r0, [sp, #-0]
     528:	3a0e0300 	bcc	381130 <__Stack_Size+0x380d30>
     52c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     530:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     534:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     538:	0b3a0e03 	bleq	e83d4c <__Stack_Size+0xe8394c>
     53c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     540:	01111349 	tsteq	r1, r9, asr #6
     544:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     548:	01194297 			; <UNDEFINED> instruction: 0x01194297
     54c:	0f000013 	svceq	0x00000013
     550:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     554:	0b3b0b3a 	bleq	ec3244 <__Stack_Size+0xec2e44>
     558:	17021349 	strne	r1, [r2, -r9, asr #6]
     55c:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     560:	11010182 	smlabbne	r1, r2, r1, r0
     564:	00133101 	andseq	r3, r3, r1, lsl #2
     568:	828a1100 	addhi	r1, sl, #0, 2
     56c:	18020001 	stmdane	r2, {r0}
     570:	00184291 	mulseq	r8, r1, r2
     574:	00241200 	eoreq	r1, r4, r0, lsl #4
     578:	0b3e0b0b 	bleq	f831ac <__Stack_Size+0xf82dac>
     57c:	00000803 	andeq	r0, r0, r3, lsl #16
     580:	3f012e13 	svccc	0x00012e13
     584:	3a0e0319 	bcc	3811f0 <__Stack_Size+0x380df0>
     588:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     58c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     590:	97184006 	ldrls	r4, [r8, -r6]
     594:	13011942 	movwne	r1, #6466	; 0x1942
     598:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     59c:	11000182 	smlabbne	r0, r2, r1, r0
     5a0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     5a4:	00001331 	andeq	r1, r0, r1, lsr r3
     5a8:	03003415 	movweq	r3, #1045	; 0x415
     5ac:	3b0b3a0e 	blcc	2cedec <__Stack_Size+0x2ce9ec>
     5b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     5b4:	16000018 			; <UNDEFINED> instruction: 0x16000018
     5b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     5bc:	0b3b0b3a 	bleq	ec32ac <__Stack_Size+0xec2eac>
     5c0:	17021349 	strne	r1, [r2, -r9, asr #6]
     5c4:	34170000 	ldrcc	r0, [r7], #-0
     5c8:	3a0e0300 	bcc	3811d0 <__Stack_Size+0x380dd0>
     5cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5d0:	00170213 	andseq	r0, r7, r3, lsl r2
     5d4:	01011800 	tsteq	r1, r0, lsl #16
     5d8:	13011349 	movwne	r1, #4937	; 0x1349
     5dc:	21190000 	tstcs	r9, r0
     5e0:	2f134900 	svccs	0x00134900
     5e4:	1a00000b 	bne	618 <__Stack_Size+0x218>
     5e8:	00018289 	andeq	r8, r1, r9, lsl #5
     5ec:	13310111 	teqne	r1, #1073741828	; 0x40000004
     5f0:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     5f4:	03193f00 	tsteq	r9, #0, 30
     5f8:	3b0b3a0e 	blcc	2cee38 <__Stack_Size+0x2cea38>
     5fc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     600:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     604:	97184006 	ldrls	r4, [r8, -r6]
     608:	00001942 	andeq	r1, r0, r2, asr #18
     60c:	31012e1c 	tstcc	r1, ip, lsl lr
     610:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     614:	97184006 	ldrls	r4, [r8, -r6]
     618:	13011942 	movwne	r1, #6466	; 0x1942
     61c:	051d0000 	ldreq	r0, [sp, #-0]
     620:	02133100 	andseq	r3, r3, #0, 2
     624:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
     628:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     62c:	00001301 	andeq	r1, r0, r1, lsl #6
     630:	0182891f 	orreq	r8, r2, pc, lsl r9
     634:	95011101 	strls	r1, [r1, #-257]	; 0x101
     638:	13311942 	teqne	r1, #1081344	; 0x108000
     63c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     640:	03193f01 	tsteq	r9, #1, 30
     644:	3b0b3a0e 	blcc	2cee84 <__Stack_Size+0x2cea84>
     648:	3c13490b 	ldccc	9, cr4, [r3], {11}
     64c:	00130119 	andseq	r0, r3, r9, lsl r1
     650:	00182100 	andseq	r2, r8, r0, lsl #2
     654:	0b220000 	bleq	88065c <__Stack_Size+0x88025c>
     658:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     65c:	00130106 	andseq	r0, r3, r6, lsl #2
     660:	011d2300 	tsteq	sp, r0, lsl #6
     664:	01111331 	tsteq	r1, r1, lsr r3
     668:	0b580612 	bleq	1601eb8 <__Stack_Size+0x1601ab8>
     66c:	13010b59 	movwne	r0, #7001	; 0x1b59
     670:	0b240000 	bleq	900678 <__Stack_Size+0x900278>
     674:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     678:	25000006 	strcs	r0, [r0, #-6]
     67c:	01018289 	smlabbeq	r1, r9, r2, r8
     680:	13310111 	teqne	r1, #1073741828	; 0x40000004
     684:	00001301 	andeq	r1, r0, r1, lsl #6
     688:	31000526 	tstcc	r0, r6, lsr #10
     68c:	000b1c13 	andeq	r1, fp, r3, lsl ip
     690:	00342700 	eorseq	r2, r4, r0, lsl #14
     694:	0b3a0e03 	bleq	e83ea8 <__Stack_Size+0xe83aa8>
     698:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     69c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     6a0:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     6a4:	03193f01 	tsteq	r9, #1, 30
     6a8:	3b0b3a0e 	blcc	2ceee8 <__Stack_Size+0x2ceae8>
     6ac:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     6b0:	01193c13 	tsteq	r9, r3, lsl ip
     6b4:	29000013 	stmdbcs	r0, {r0, r1, r4}
     6b8:	13490005 	movtne	r0, #36869	; 0x9005
     6bc:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     6c0:	03193f00 	tsteq	r9, #0, 30
     6c4:	3b0b3a0e 	blcc	2cef04 <__Stack_Size+0x2ceb04>
     6c8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     6cc:	2b000019 	blcs	738 <__Stack_Size+0x338>
     6d0:	0b0b000f 	bleq	2c0714 <__Stack_Size+0x2c0314>
     6d4:	00001349 	andeq	r1, r0, r9, asr #6
     6d8:	3f012e2c 	svccc	0x00012e2c
     6dc:	3a0e0319 	bcc	381348 <__Stack_Size+0x380f48>
     6e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6e4:	01193c19 	tsteq	r9, r9, lsl ip
     6e8:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
     6ec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6f0:	0b3a0e03 	bleq	e83f04 <__Stack_Size+0xe83b04>
     6f4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6f8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     6fc:	01000000 	mrseq	r0, (UNDEF: 0)
     700:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     704:	0e030b13 	vmoveq.32	d3[0], r0
     708:	01110e1b 	tsteq	r1, fp, lsl lr
     70c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     710:	24020000 	strcs	r0, [r2], #-0
     714:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     718:	000e030b 	andeq	r0, lr, fp, lsl #6
     71c:	00160300 	andseq	r0, r6, r0, lsl #6
     720:	0b3a0803 	bleq	e82734 <__Stack_Size+0xe82334>
     724:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     728:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     72c:	03193f01 	tsteq	r9, #1, 30
     730:	3b0b3a0e 	blcc	2cef70 <__Stack_Size+0x2ceb70>
     734:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     738:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     73c:	97184006 	ldrls	r4, [r8, -r6]
     740:	13011942 	movwne	r1, #6466	; 0x1942
     744:	05050000 	streq	r0, [r5, #-0]
     748:	3a0e0300 	bcc	381350 <__Stack_Size+0x380f50>
     74c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     750:	00170213 	andseq	r0, r7, r3, lsl r2
     754:	82890600 	addhi	r0, r9, #0, 12
     758:	01110101 	tsteq	r1, r1, lsl #2
     75c:	00001331 	andeq	r1, r0, r1, lsr r3
     760:	01828a07 	orreq	r8, r2, r7, lsl #20
     764:	91180200 	tstls	r8, r0, lsl #4
     768:	00001842 	andeq	r1, r0, r2, asr #16
     76c:	0b002408 	bleq	9794 <__Stack_Size+0x9394>
     770:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     774:	09000008 	stmdbeq	r0, {r3}
     778:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     77c:	0b3a0e03 	bleq	e83f90 <__Stack_Size+0xe83b90>
     780:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     784:	06120111 			; <UNDEFINED> instruction: 0x06120111
     788:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     78c:	0a000019 	beq	7f8 <__Stack_Size+0x3f8>
     790:	08030034 	stmdaeq	r3, {r2, r4, r5}
     794:	0b3b0b3a 	bleq	ec3484 <__Stack_Size+0xec3084>
     798:	17021349 	strne	r1, [r2, -r9, asr #6]
     79c:	0f0b0000 	svceq	0x000b0000
     7a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     7a4:	0c000013 	stceq	0, cr0, [r0], {19}
     7a8:	01018289 	smlabbeq	r1, r9, r2, r8
     7ac:	13310111 	teqne	r1, #1073741828	; 0x40000004
     7b0:	00001301 	andeq	r1, r0, r1, lsl #6
     7b4:	3f012e0d 	svccc	0x00012e0d
     7b8:	3a0e0319 	bcc	381424 <__Stack_Size+0x381024>
     7bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7c0:	01193c19 	tsteq	r9, r9, lsl ip
     7c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     7c8:	13490005 	movtne	r0, #36869	; 0x9005
     7cc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     7d0:	03193f01 	tsteq	r9, #1, 30
     7d4:	3b0b3a0e 	blcc	2cf014 <__Stack_Size+0x2cec14>
     7d8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7dc:	01193c13 	tsteq	r9, r3, lsl ip
     7e0:	10000013 	andne	r0, r0, r3, lsl r0
     7e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7e8:	0b3a0e03 	bleq	e83ffc <__Stack_Size+0xe83bfc>
     7ec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7f0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     7f4:	01000000 	mrseq	r0, (UNDEF: 0)
     7f8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     7fc:	0e030b13 	vmoveq.32	d3[0], r0
     800:	01110e1b 	tsteq	r1, fp, lsl lr
     804:	17100612 			; <UNDEFINED> instruction: 0x17100612
     808:	24020000 	strcs	r0, [r2], #-0
     80c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     810:	000e030b 	andeq	r0, lr, fp, lsl #6
     814:	00160300 	andseq	r0, r6, r0, lsl #6
     818:	0b3a0803 	bleq	e8282c <__Stack_Size+0xe8242c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	16040000 	strne	r0, [r4], -r0
     824:	3a0e0300 	bcc	38142c <__Stack_Size+0x38102c>
     828:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     82c:	05000013 	streq	r0, [r0, #-19]
     830:	13490035 	movtne	r0, #36917	; 0x9035
     834:	04060000 	streq	r0, [r6], #-0
     838:	3a0b0b01 	bcc	2c3444 <__Stack_Size+0x2c3044>
     83c:	010b3b0b 	tsteq	fp, fp, lsl #22
     840:	07000013 	smladeq	r0, r3, r0, r0
     844:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     848:	00000d1c 	andeq	r0, r0, ip, lsl sp
     84c:	03002808 	movweq	r2, #2056	; 0x808
     850:	000d1c08 	andeq	r1, sp, r8, lsl #24
     854:	01130900 	tsteq	r3, r0, lsl #18
     858:	0b3a0b0b 	bleq	e8348c <__Stack_Size+0xe8308c>
     85c:	1301053b 	movwne	r0, #5435	; 0x153b
     860:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     864:	3a080300 	bcc	20146c <__Stack_Size+0x20106c>
     868:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     86c:	000b3813 	andeq	r3, fp, r3, lsl r8
     870:	000d0b00 	andeq	r0, sp, r0, lsl #22
     874:	0b3a0e03 	bleq	e84088 <__Stack_Size+0xe83c88>
     878:	1349053b 	movtne	r0, #38203	; 0x953b
     87c:	00000b38 	andeq	r0, r0, r8, lsr fp
     880:	0300160c 	movweq	r1, #1548	; 0x60c
     884:	3b0b3a0e 	blcc	2cf0c4 <__Stack_Size+0x2cecc4>
     888:	00134905 	andseq	r4, r3, r5, lsl #18
     88c:	012e0d00 	teqeq	lr, r0, lsl #26
     890:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     894:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     898:	01111927 	tsteq	r1, r7, lsr #18
     89c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     8a4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     8a8:	01018289 	smlabbeq	r1, r9, r2, r8
     8ac:	13310111 	teqne	r1, #1073741828	; 0x40000004
     8b0:	00001301 	andeq	r1, r0, r1, lsl #6
     8b4:	01828a0f 	orreq	r8, r2, pc, lsl #20
     8b8:	91180200 	tstls	r8, r0, lsl #4
     8bc:	00001842 	andeq	r1, r0, r2, asr #16
     8c0:	01828910 	orreq	r8, r2, r0, lsl r9
     8c4:	95011101 	strls	r1, [r1, #-257]	; 0x101
     8c8:	13311942 	teqne	r1, #1081344	; 0x108000
     8cc:	34110000 	ldrcc	r0, [r1], #-0
     8d0:	3a0e0300 	bcc	3814d8 <__Stack_Size+0x3810d8>
     8d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8d8:	00170213 	andseq	r0, r7, r3, lsl r2
     8dc:	82891200 	addhi	r1, r9, #0, 4
     8e0:	01110001 	tsteq	r1, r1
     8e4:	00001331 	andeq	r1, r0, r1, lsr r3
     8e8:	3f012e13 	svccc	0x00012e13
     8ec:	3a0e0319 	bcc	381558 <__Stack_Size+0x381158>
     8f0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8f4:	11134919 	tstne	r3, r9, lsl r9
     8f8:	40061201 	andmi	r1, r6, r1, lsl #4
     8fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     900:	00001301 	andeq	r1, r0, r1, lsl #6
     904:	03000514 	movweq	r0, #1300	; 0x514
     908:	3b0b3a0e 	blcc	2cf148 <__Stack_Size+0x2ced48>
     90c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     910:	15000017 	strne	r0, [r0, #-23]
     914:	01018289 	smlabbeq	r1, r9, r2, r8
     918:	13310111 	teqne	r1, #1073741828	; 0x40000004
     91c:	34160000 	ldrcc	r0, [r6], #-0
     920:	3a0e0300 	bcc	381528 <__Stack_Size+0x381128>
     924:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     928:	000b1c13 	andeq	r1, fp, r3, lsl ip
     92c:	00341700 	eorseq	r1, r4, r0, lsl #14
     930:	0b3a0e03 	bleq	e84144 <__Stack_Size+0xe83d44>
     934:	1349053b 	movtne	r0, #38203	; 0x953b
     938:	0a180000 	beq	600940 <__Stack_Size+0x600540>
     93c:	3a0e0300 	bcc	381544 <__Stack_Size+0x381144>
     940:	00053b0b 	andeq	r3, r5, fp, lsl #22
     944:	010b1900 	tsteq	fp, r0, lsl #18
     948:	13011755 	movwne	r1, #5973	; 0x1755
     94c:	0b1a0000 	bleq	680954 <__Stack_Size+0x680554>
     950:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     954:	00130106 	andseq	r0, r3, r6, lsl #2
     958:	01011b00 	tsteq	r1, r0, lsl #22
     95c:	13011349 	movwne	r1, #4937	; 0x1349
     960:	211c0000 	tstcs	ip, r0
     964:	2f134900 	svccs	0x00134900
     968:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     96c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     970:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     974:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     978:	00001802 	andeq	r1, r0, r2, lsl #16
     97c:	0300341e 	movweq	r3, #1054	; 0x41e
     980:	3b0b3a0e 	blcc	2cf1c0 <__Stack_Size+0x2cedc0>
     984:	3f13490b 	svccc	0x0013490b
     988:	00180219 	andseq	r0, r8, r9, lsl r2
     98c:	012e1f00 	teqeq	lr, r0, lsl #30
     990:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     994:	0b3b0b3a 	bleq	ec3684 <__Stack_Size+0xec3284>
     998:	13491927 	movtne	r1, #39207	; 0x9927
     99c:	1301193c 	movwne	r1, #6460	; 0x193c
     9a0:	05200000 	streq	r0, [r0, #-0]!
     9a4:	00134900 	andseq	r4, r3, r0, lsl #18
     9a8:	000f2100 	andeq	r2, pc, r0, lsl #2
     9ac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     9b0:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     9b4:	03193f01 	tsteq	r9, #1, 30
     9b8:	3b0b3a0e 	blcc	2cf1f8 <__Stack_Size+0x2cedf8>
     9bc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     9c0:	00130119 	andseq	r0, r3, r9, lsl r1
     9c4:	00242300 	eoreq	r2, r4, r0, lsl #6
     9c8:	0b3e0b0b 	bleq	f835fc <__Stack_Size+0xf831fc>
     9cc:	00000803 	andeq	r0, r0, r3, lsl #16
     9d0:	3f012e24 	svccc	0x00012e24
     9d4:	3a0e0319 	bcc	381640 <__Stack_Size+0x381240>
     9d8:	3c0b3b0b 	stccc	11, cr3, [fp], {11}
     9dc:	00130119 	andseq	r0, r3, r9, lsl r1
     9e0:	00182500 	andseq	r2, r8, r0, lsl #10
     9e4:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     9e8:	03193f00 	tsteq	r9, #0, 30
     9ec:	3b0b3a0e 	blcc	2cf22c <__Stack_Size+0x2cee2c>
     9f0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     9f4:	00193c13 	andseq	r3, r9, r3, lsl ip
     9f8:	002e2700 	eoreq	r2, lr, r0, lsl #14
     9fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a00:	0b3b0b3a 	bleq	ec36f0 <__Stack_Size+0xec32f0>
     a04:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a08:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     a0c:	03193f00 	tsteq	r9, #0, 30
     a10:	3b0b3a0e 	blcc	2cf250 <__Stack_Size+0x2cee50>
     a14:	3c192705 	ldccc	7, cr2, [r9], {5}
     a18:	00000019 	andeq	r0, r0, r9, lsl r0
     a1c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     a20:	030b130e 	movweq	r1, #45838	; 0xb30e
     a24:	110e1b0e 	tstne	lr, lr, lsl #22
     a28:	10061201 	andne	r1, r6, r1, lsl #4
     a2c:	02000017 	andeq	r0, r0, #23
     a30:	0b0b0024 	bleq	2c0ac8 <__Stack_Size+0x2c06c8>
     a34:	0e030b3e 	vmoveq.16	d3[0], r0
     a38:	16030000 	strne	r0, [r3], -r0
     a3c:	3a080300 	bcc	201644 <__Stack_Size+0x201244>
     a40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a44:	04000013 	streq	r0, [r0], #-19
     a48:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a4c:	0b3b0b3a 	bleq	ec373c <__Stack_Size+0xec333c>
     a50:	00001349 	andeq	r1, r0, r9, asr #6
     a54:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     a58:	06000013 			; <UNDEFINED> instruction: 0x06000013
     a5c:	0b0b0104 	bleq	2c0e74 <__Stack_Size+0x2c0a74>
     a60:	0b3b0b3a 	bleq	ec3750 <__Stack_Size+0xec3350>
     a64:	00001301 	andeq	r1, r0, r1, lsl #6
     a68:	03002807 	movweq	r2, #2055	; 0x807
     a6c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     a70:	00280800 	eoreq	r0, r8, r0, lsl #16
     a74:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     a78:	13090000 	movwne	r0, #36864	; 0x9000
     a7c:	3a0b0b01 	bcc	2c3688 <__Stack_Size+0x2c3288>
     a80:	01053b0b 	tsteq	r5, fp, lsl #22
     a84:	0a000013 	beq	ad8 <__Stack_Size+0x6d8>
     a88:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     a8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a90:	0b381349 	bleq	e057bc <__Stack_Size+0xe053bc>
     a94:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     a98:	3a0e0300 	bcc	3816a0 <__Stack_Size+0x3812a0>
     a9c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     aa0:	000b3813 	andeq	r3, fp, r3, lsl r8
     aa4:	00160c00 	andseq	r0, r6, r0, lsl #24
     aa8:	0b3a0e03 	bleq	e842bc <__Stack_Size+0xe83ebc>
     aac:	1349053b 	movtne	r0, #38203	; 0x953b
     ab0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     ab4:	03193f01 	tsteq	r9, #1, 30
     ab8:	3b0b3a0e 	blcc	2cf2f8 <__Stack_Size+0x2ceef8>
     abc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ac0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ac4:	97184006 	ldrls	r4, [r8, -r6]
     ac8:	13011942 	movwne	r1, #6466	; 0x1942
     acc:	340e0000 	strcc	r0, [lr], #-0
     ad0:	3a0e0300 	bcc	3816d8 <__Stack_Size+0x3812d8>
     ad4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad8:	00170213 	andseq	r0, r7, r3, lsl r2
     adc:	82890f00 	addhi	r0, r9, #0, 30
     ae0:	01110101 	tsteq	r1, r1, lsl #2
     ae4:	13011331 	movwne	r1, #4913	; 0x1331
     ae8:	8a100000 	bhi	400af0 <__Stack_Size+0x4006f0>
     aec:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     af0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     af4:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
     af8:	11010182 	smlabbne	r1, r2, r1, r0
     afc:	00133101 	andseq	r3, r3, r1, lsl #2
     b00:	012e1200 	teqeq	lr, r0, lsl #4
     b04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b08:	0b3b0b3a 	bleq	ec37f8 <__Stack_Size+0xec33f8>
     b0c:	13491927 	movtne	r1, #39207	; 0x9927
     b10:	1301193c 	movwne	r1, #6460	; 0x193c
     b14:	05130000 	ldreq	r0, [r3, #-0]
     b18:	00134900 	andseq	r4, r3, r0, lsl #18
     b1c:	000f1400 	andeq	r1, pc, r0, lsl #8
     b20:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     b24:	01000000 	mrseq	r0, (UNDEF: 0)
     b28:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b2c:	0e030b13 	vmoveq.32	d3[0], r0
     b30:	01110e1b 	tsteq	r1, fp, lsl lr
     b34:	17100612 			; <UNDEFINED> instruction: 0x17100612
     b38:	24020000 	strcs	r0, [r2], #-0
     b3c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b40:	000e030b 	andeq	r0, lr, fp, lsl #6
     b44:	00160300 	andseq	r0, r6, r0, lsl #6
     b48:	0b3a0803 	bleq	e82b5c <__Stack_Size+0xe8275c>
     b4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b50:	16040000 	strne	r0, [r4], -r0
     b54:	3a0e0300 	bcc	38175c <__Stack_Size+0x38135c>
     b58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b5c:	05000013 	streq	r0, [r0, #-19]
     b60:	13490035 	movtne	r0, #36917	; 0x9035
     b64:	04060000 	streq	r0, [r6], #-0
     b68:	3a0b0b01 	bcc	2c3774 <__Stack_Size+0x2c3374>
     b6c:	010b3b0b 	tsteq	fp, fp, lsl #22
     b70:	07000013 	smladeq	r0, r3, r0, r0
     b74:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     b78:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b7c:	03002808 	movweq	r2, #2056	; 0x808
     b80:	000d1c08 	andeq	r1, sp, r8, lsl #24
     b84:	01130900 	tsteq	r3, r0, lsl #18
     b88:	0b3a0b0b 	bleq	e837bc <__Stack_Size+0xe833bc>
     b8c:	1301053b 	movwne	r0, #5435	; 0x153b
     b90:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     b94:	3a080300 	bcc	20179c <__Stack_Size+0x20139c>
     b98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b9c:	000b3813 	andeq	r3, fp, r3, lsl r8
     ba0:	000d0b00 	andeq	r0, sp, r0, lsl #22
     ba4:	0b3a0e03 	bleq	e843b8 <__Stack_Size+0xe83fb8>
     ba8:	1349053b 	movtne	r0, #38203	; 0x953b
     bac:	00000b38 	andeq	r0, r0, r8, lsr fp
     bb0:	0300160c 	movweq	r1, #1548	; 0x60c
     bb4:	3b0b3a0e 	blcc	2cf3f4 <__Stack_Size+0x2ceff4>
     bb8:	00134905 	andseq	r4, r3, r5, lsl #18
     bbc:	012e0d00 	teqeq	lr, r0, lsl #26
     bc0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bc4:	0b3b0b3a 	bleq	ec38b4 <__Stack_Size+0xec34b4>
     bc8:	01111927 	tsteq	r1, r7, lsr #18
     bcc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     bd0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     bd4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bd8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bdc:	0b3b0b3a 	bleq	ec38cc <__Stack_Size+0xec34cc>
     be0:	17021349 	strne	r1, [r2, -r9, asr #6]
     be4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     be8:	11010182 	smlabbne	r1, r2, r1, r0
     bec:	01133101 	tsteq	r3, r1, lsl #2
     bf0:	10000013 	andne	r0, r0, r3, lsl r0
     bf4:	0001828a 	andeq	r8, r1, sl, lsl #5
     bf8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     bfc:	11000018 	tstne	r0, r8, lsl r0
     c00:	01018289 	smlabbeq	r1, r9, r2, r8
     c04:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     c08:	01133119 	tsteq	r3, r9, lsl r1
     c0c:	12000013 	andne	r0, r0, #19
     c10:	01018289 	smlabbeq	r1, r9, r2, r8
     c14:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     c18:	00133119 	andseq	r3, r3, r9, lsl r1
     c1c:	012e1300 	teqeq	lr, r0, lsl #6
     c20:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c24:	0b3b0b3a 	bleq	ec3914 <__Stack_Size+0xec3514>
     c28:	13491927 	movtne	r1, #39207	; 0x9927
     c2c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c30:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c34:	00130119 	andseq	r0, r3, r9, lsl r1
     c38:	82891400 	addhi	r1, r9, #0, 8
     c3c:	01110001 	tsteq	r1, r1
     c40:	00001331 	andeq	r1, r0, r1, lsr r3
     c44:	03000515 	movweq	r0, #1301	; 0x515
     c48:	3b0b3a08 	blcc	2cf470 <__Stack_Size+0x2cf070>
     c4c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c50:	16000018 			; <UNDEFINED> instruction: 0x16000018
     c54:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c58:	0b3a0e03 	bleq	e8446c <__Stack_Size+0xe8406c>
     c5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c60:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c64:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c68:	00130119 	andseq	r0, r3, r9, lsl r1
     c6c:	00341700 	eorseq	r1, r4, r0, lsl #14
     c70:	0b3a0803 	bleq	e82c84 <__Stack_Size+0xe82884>
     c74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c78:	00000b1c 	andeq	r0, r0, ip, lsl fp
     c7c:	3f012e18 	svccc	0x00012e18
     c80:	3a0e0319 	bcc	3818ec <__Stack_Size+0x3814ec>
     c84:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c88:	01193c19 	tsteq	r9, r9, lsl ip
     c8c:	19000013 	stmdbne	r0, {r0, r1, r4}
     c90:	13490005 	movtne	r0, #36869	; 0x9005
     c94:	0f1a0000 	svceq	0x001a0000
     c98:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     c9c:	1b000013 	blne	cf0 <__Stack_Size+0x8f0>
     ca0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ca4:	0b3a0e03 	bleq	e844b8 <__Stack_Size+0xe840b8>
     ca8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     cac:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     cb0:	01000000 	mrseq	r0, (UNDEF: 0)
     cb4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     cb8:	0e030b13 	vmoveq.32	d3[0], r0
     cbc:	01110e1b 	tsteq	r1, fp, lsl lr
     cc0:	17100612 			; <UNDEFINED> instruction: 0x17100612
     cc4:	24020000 	strcs	r0, [r2], #-0
     cc8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ccc:	000e030b 	andeq	r0, lr, fp, lsl #6
     cd0:	00160300 	andseq	r0, r6, r0, lsl #6
     cd4:	0b3a0803 	bleq	e82ce8 <__Stack_Size+0xe828e8>
     cd8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cdc:	16040000 	strne	r0, [r4], -r0
     ce0:	3a0e0300 	bcc	3818e8 <__Stack_Size+0x3814e8>
     ce4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ce8:	05000013 	streq	r0, [r0, #-19]
     cec:	13490035 	movtne	r0, #36917	; 0x9035
     cf0:	04060000 	streq	r0, [r6], #-0
     cf4:	3a0b0b01 	bcc	2c3900 <__Stack_Size+0x2c3500>
     cf8:	010b3b0b 	tsteq	fp, fp, lsl #22
     cfc:	07000013 	smladeq	r0, r3, r0, r0
     d00:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     d04:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d08:	03002808 	movweq	r2, #2056	; 0x808
     d0c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     d10:	01130900 	tsteq	r3, r0, lsl #18
     d14:	0b3a0b0b 	bleq	e83948 <__Stack_Size+0xe83548>
     d18:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d1c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     d20:	3a080300 	bcc	201928 <__Stack_Size+0x201528>
     d24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d28:	000b3813 	andeq	r3, fp, r3, lsl r8
     d2c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     d30:	0b3a0e03 	bleq	e84544 <__Stack_Size+0xe84144>
     d34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d38:	00000b38 	andeq	r0, r0, r8, lsr fp
     d3c:	0b01130c 	bleq	45974 <__Stack_Size+0x45574>
     d40:	3b0b3a0b 	blcc	2cf574 <__Stack_Size+0x2cf174>
     d44:	00130105 	andseq	r0, r3, r5, lsl #2
     d48:	000d0d00 	andeq	r0, sp, r0, lsl #26
     d4c:	0b3a0803 	bleq	e82d60 <__Stack_Size+0xe82960>
     d50:	1349053b 	movtne	r0, #38203	; 0x953b
     d54:	00000b38 	andeq	r0, r0, r8, lsr fp
     d58:	03000d0e 	movweq	r0, #3342	; 0xd0e
     d5c:	3b0b3a0e 	blcc	2cf59c <__Stack_Size+0x2cf19c>
     d60:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     d64:	0f00000b 	svceq	0x0000000b
     d68:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     d6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d70:	00001349 	andeq	r1, r0, r9, asr #6
     d74:	3f012e10 	svccc	0x00012e10
     d78:	3a0e0319 	bcc	3819e4 <__Stack_Size+0x3815e4>
     d7c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d80:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     d84:	97184006 	ldrls	r4, [r8, -r6]
     d88:	13011942 	movwne	r1, #6466	; 0x1942
     d8c:	34110000 	ldrcc	r0, [r1], #-0
     d90:	3a0e0300 	bcc	381998 <__Stack_Size+0x381598>
     d94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d98:	00180213 	andseq	r0, r8, r3, lsl r2
     d9c:	82891200 	addhi	r1, r9, #0, 4
     da0:	01110101 	tsteq	r1, r1, lsl #2
     da4:	13011331 	movwne	r1, #4913	; 0x1331
     da8:	8a130000 	bhi	4c0db0 <__Stack_Size+0x4c09b0>
     dac:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     db0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     db4:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     db8:	11010182 	smlabbne	r1, r2, r1, r0
     dbc:	00133101 	andseq	r3, r3, r1, lsl #2
     dc0:	82891500 	addhi	r1, r9, #0, 10
     dc4:	01110101 	tsteq	r1, r1, lsl #2
     dc8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     dcc:	16000013 			; <UNDEFINED> instruction: 0x16000013
     dd0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     dd4:	0b3b0b3a 	bleq	ec3ac4 <__Stack_Size+0xec36c4>
     dd8:	17021349 	strne	r1, [r2, -r9, asr #6]
     ddc:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
     de0:	11000182 	smlabbne	r0, r2, r1, r0
     de4:	00133101 	andseq	r3, r3, r1, lsl #2
     de8:	82891800 	addhi	r1, r9, #0, 16
     dec:	01110101 	tsteq	r1, r1, lsl #2
     df0:	31194295 			; <UNDEFINED> instruction: 0x31194295
     df4:	00130113 	andseq	r0, r3, r3, lsl r1
     df8:	012e1900 	teqeq	lr, r0, lsl #18
     dfc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e04:	01111927 	tsteq	r1, r7, lsr #18
     e08:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e0c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e10:	1a000013 	bne	e64 <__Stack_Size+0xa64>
     e14:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e18:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e1c:	17021349 	strne	r1, [r2, -r9, asr #6]
     e20:	341b0000 	ldrcc	r0, [fp], #-0
     e24:	3a0e0300 	bcc	381a2c <__Stack_Size+0x38162c>
     e28:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e2c:	00180213 	andseq	r0, r8, r3, lsl r2
     e30:	012e1c00 	teqeq	lr, r0, lsl #24
     e34:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e3c:	13491927 	movtne	r1, #39207	; 0x9927
     e40:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e44:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e48:	00130119 	andseq	r0, r3, r9, lsl r1
     e4c:	012e1d00 	teqeq	lr, r0, lsl #26
     e50:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e54:	0b3b0b3a 	bleq	ec3b44 <__Stack_Size+0xec3744>
     e58:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     e5c:	00001301 	andeq	r1, r0, r1, lsl #6
     e60:	0000181e 	andeq	r1, r0, lr, lsl r8
     e64:	82891f00 	addhi	r1, r9, #0, 30
     e68:	01110001 	tsteq	r1, r1
     e6c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     e70:	20000013 	andcs	r0, r0, r3, lsl r0
     e74:	0b0b0024 	bleq	2c0f0c <__Stack_Size+0x2c0b0c>
     e78:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     e7c:	34210000 	strtcc	r0, [r1], #-0
     e80:	3a0e0300 	bcc	381a88 <__Stack_Size+0x381688>
     e84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e88:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     e8c:	22000018 	andcs	r0, r0, #24
     e90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e94:	0b3a0e03 	bleq	e846a8 <__Stack_Size+0xe842a8>
     e98:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     e9c:	1301193c 	movwne	r1, #6460	; 0x193c
     ea0:	05230000 	streq	r0, [r3, #-0]!
     ea4:	00134900 	andseq	r4, r3, r0, lsl #18
     ea8:	000f2400 	andeq	r2, pc, r0, lsl #8
     eac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     eb0:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     eb4:	03193f01 	tsteq	r9, #1, 30
     eb8:	3b0b3a0e 	blcc	2cf6f8 <__Stack_Size+0x2cf2f8>
     ebc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ec0:	00130119 	andseq	r0, r3, r9, lsl r1
     ec4:	002e2600 	eoreq	r2, lr, r0, lsl #12
     ec8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ecc:	0b3b0b3a 	bleq	ec3bbc <__Stack_Size+0xec37bc>
     ed0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ed4:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     ed8:	03193f00 	tsteq	r9, #0, 30
     edc:	3b0b3a0e 	blcc	2cf71c <__Stack_Size+0x2cf31c>
     ee0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ee4:	00193c13 	andseq	r3, r9, r3, lsl ip
     ee8:	012e2800 	teqeq	lr, r0, lsl #16
     eec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ef0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ef4:	13491927 	movtne	r1, #39207	; 0x9927
     ef8:	1301193c 	movwne	r1, #6460	; 0x193c
     efc:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     f00:	03193f00 	tsteq	r9, #0, 30
     f04:	3b0b3a0e 	blcc	2cf744 <__Stack_Size+0x2cf344>
     f08:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f0c:	00193c13 	andseq	r3, r9, r3, lsl ip
     f10:	012e2a00 	teqeq	lr, r0, lsl #20
     f14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f18:	0b3b0b3a 	bleq	ec3c08 <__Stack_Size+0xec3808>
     f1c:	13491927 	movtne	r1, #39207	; 0x9927
     f20:	1301193c 	movwne	r1, #6460	; 0x193c
     f24:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     f28:	03193f01 	tsteq	r9, #1, 30
     f2c:	3b0b3a0e 	blcc	2cf76c <__Stack_Size+0x2cf36c>
     f30:	3c13490b 	ldccc	9, cr4, [r3], {11}
     f34:	00000019 	andeq	r0, r0, r9, lsl r0
     f38:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     f3c:	030b130e 	movweq	r1, #45838	; 0xb30e
     f40:	110e1b0e 	tstne	lr, lr, lsl #22
     f44:	10061201 	andne	r1, r6, r1, lsl #4
     f48:	02000017 	andeq	r0, r0, #23
     f4c:	0b0b0024 	bleq	2c0fe4 <__Stack_Size+0x2c0be4>
     f50:	0e030b3e 	vmoveq.16	d3[0], r0
     f54:	16030000 	strne	r0, [r3], -r0
     f58:	3a080300 	bcc	201b60 <__Stack_Size+0x201760>
     f5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f60:	04000013 	streq	r0, [r0], #-19
     f64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     f68:	0b3b0b3a 	bleq	ec3c58 <__Stack_Size+0xec3858>
     f6c:	00001349 	andeq	r1, r0, r9, asr #6
     f70:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     f74:	06000013 			; <UNDEFINED> instruction: 0x06000013
     f78:	0b0b0104 	bleq	2c1390 <__Stack_Size+0x2c0f90>
     f7c:	0b3b0b3a 	bleq	ec3c6c <__Stack_Size+0xec386c>
     f80:	00001301 	andeq	r1, r0, r1, lsl #6
     f84:	03002807 	movweq	r2, #2055	; 0x807
     f88:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     f8c:	00280800 	eoreq	r0, r8, r0, lsl #16
     f90:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     f94:	13090000 	movwne	r0, #36864	; 0x9000
     f98:	3a0b0b01 	bcc	2c3ba4 <__Stack_Size+0x2c37a4>
     f9c:	01053b0b 	tsteq	r5, fp, lsl #22
     fa0:	0a000013 	beq	ff4 <__Stack_Size+0xbf4>
     fa4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     fa8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fac:	0b381349 	bleq	e05cd8 <__Stack_Size+0xe058d8>
     fb0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     fb4:	3a0e0300 	bcc	381bbc <__Stack_Size+0x3817bc>
     fb8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fbc:	000b3813 	andeq	r3, fp, r3, lsl r8
     fc0:	00160c00 	andseq	r0, r6, r0, lsl #24
     fc4:	0b3a0e03 	bleq	e847d8 <__Stack_Size+0xe843d8>
     fc8:	1349053b 	movtne	r0, #38203	; 0x953b
     fcc:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     fd0:	03193f01 	tsteq	r9, #1, 30
     fd4:	3b0b3a0e 	blcc	2cf814 <__Stack_Size+0x2cf414>
     fd8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     fdc:	010b2013 	tsteq	fp, r3, lsl r0
     fe0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     fe4:	08030005 	stmdaeq	r3, {r0, r2}
     fe8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fec:	00001349 	andeq	r1, r0, r9, asr #6
     ff0:	0300050f 	movweq	r0, #1295	; 0x50f
     ff4:	3b0b3a0e 	blcc	2cf834 <__Stack_Size+0x2cf434>
     ff8:	00134905 	andseq	r4, r3, r5, lsl #18
     ffc:	00341000 	eorseq	r1, r4, r0
    1000:	0b3a0803 	bleq	e83014 <__Stack_Size+0xe82c14>
    1004:	1349053b 	movtne	r0, #38203	; 0x953b
    1008:	0f110000 	svceq	0x00110000
    100c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1010:	12000013 	andne	r0, r0, #19
    1014:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1018:	0b3a0e03 	bleq	e8482c <__Stack_Size+0xe8442c>
    101c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1020:	01111349 	tsteq	r1, r9, asr #6
    1024:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1028:	01194297 			; <UNDEFINED> instruction: 0x01194297
    102c:	13000013 	movwne	r0, #19
    1030:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1034:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1038:	17021349 	strne	r1, [r2, -r9, asr #6]
    103c:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    1040:	11010182 	smlabbne	r1, r2, r1, r0
    1044:	01133101 	tsteq	r3, r1, lsl #2
    1048:	15000013 	strne	r0, [r0, #-19]
    104c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1050:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1054:	16000018 			; <UNDEFINED> instruction: 0x16000018
    1058:	00018289 	andeq	r8, r1, r9, lsl #5
    105c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1060:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    1064:	03193f01 	tsteq	r9, #1, 30
    1068:	3b0b3a0e 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    106c:	11192705 	tstne	r9, r5, lsl #14
    1070:	40061201 	andmi	r1, r6, r1, lsl #4
    1074:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1078:	00001301 	andeq	r1, r0, r1, lsl #6
    107c:	03000518 	movweq	r0, #1304	; 0x518
    1080:	3b0b3a0e 	blcc	2cf8c0 <__Stack_Size+0x2cf4c0>
    1084:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1088:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    108c:	00018289 	andeq	r8, r1, r9, lsl #5
    1090:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1094:	00133119 	andseq	r3, r3, r9, lsl r1
    1098:	012e1a00 	teqeq	lr, r0, lsl #20
    109c:	01111331 	tsteq	r1, r1, lsr r3
    10a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10a8:	1b000013 	blne	10fc <__Stack_Size+0xcfc>
    10ac:	13310005 	teqne	r1, #5
    10b0:	00001802 	andeq	r1, r0, r2, lsl #16
    10b4:	0300051c 	movweq	r0, #1308	; 0x51c
    10b8:	3b0b3a0e 	blcc	2cf8f8 <__Stack_Size+0x2cf4f8>
    10bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10c0:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    10c4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    10c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10cc:	17021349 	strne	r1, [r2, -r9, asr #6]
    10d0:	341e0000 	ldrcc	r0, [lr], #-0
    10d4:	3a080300 	bcc	201cdc <__Stack_Size+0x2018dc>
    10d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10dc:	00180213 	andseq	r0, r8, r3, lsl r2
    10e0:	002e1f00 	eoreq	r1, lr, r0, lsl #30
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10ec:	01111927 	tsteq	r1, r7, lsr #18
    10f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f4:	00194297 	mulseq	r9, r7, r2
    10f8:	82892000 	addhi	r2, r9, #0
    10fc:	01110101 	tsteq	r1, r1, lsl #2
    1100:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1104:	00130113 	andseq	r0, r3, r3, lsl r1
    1108:	82892100 	addhi	r2, r9, #0, 2
    110c:	01110101 	tsteq	r1, r1, lsl #2
    1110:	00001331 	andeq	r1, r0, r1, lsr r3
    1114:	31000522 	tstcc	r0, r2, lsr #10
    1118:	00170213 	andseq	r0, r7, r3, lsl r2
    111c:	00342300 	eorseq	r2, r4, r0, lsl #6
    1120:	17021331 	smladxne	r2, r1, r3, r1
    1124:	34240000 	strtcc	r0, [r4], #-0
    1128:	3a0e0300 	bcc	381d30 <__Stack_Size+0x381930>
    112c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1130:	00180213 	andseq	r0, r8, r3, lsl r2
    1134:	011d2500 	tsteq	sp, r0, lsl #10
    1138:	01111331 	tsteq	r1, r1, lsr r3
    113c:	0b580612 	bleq	160298c <__Stack_Size+0x160258c>
    1140:	13010559 	movwne	r0, #5465	; 0x1559
    1144:	0b260000 	bleq	98114c <__Stack_Size+0x980d4c>
    1148:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    114c:	27000006 	strcs	r0, [r0, -r6]
    1150:	13490101 	movtne	r0, #37121	; 0x9101
    1154:	00001301 	andeq	r1, r0, r1, lsl #6
    1158:	49002128 	stmdbmi	r0, {r3, r5, r8, sp}
    115c:	00052f13 	andeq	r2, r5, r3, lsl pc
    1160:	00342900 	eorseq	r2, r4, r0, lsl #18
    1164:	0b3a0e03 	bleq	e84978 <__Stack_Size+0xe84578>
    1168:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    116c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1170:	212a0000 	teqcs	sl, r0
    1174:	2f134900 	svccs	0x00134900
    1178:	2b00000b 	blcs	11ac <__Stack_Size+0xdac>
    117c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1180:	0b3a0e03 	bleq	e84994 <__Stack_Size+0xe84594>
    1184:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1188:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    118c:	00001301 	andeq	r1, r0, r1, lsl #6
    1190:	4900052c 	stmdbmi	r0, {r2, r3, r5, r8, sl}
    1194:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    1198:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    119c:	0b3a0e03 	bleq	e849b0 <__Stack_Size+0xe845b0>
    11a0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    11a4:	0000193c 	andeq	r1, r0, ip, lsr r9
    11a8:	3f012e2e 	svccc	0x00012e2e
    11ac:	3a0e0319 	bcc	381e18 <__Stack_Size+0x381a18>
    11b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11b4:	01193c19 	tsteq	r9, r9, lsl ip
    11b8:	2f000013 	svccs	0x00000013
    11bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    11c0:	0b3a0e03 	bleq	e849d4 <__Stack_Size+0xe845d4>
    11c4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    11c8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    11cc:	00001301 	andeq	r1, r0, r1, lsl #6
    11d0:	3f002e30 	svccc	0x00002e30
    11d4:	3a0e0319 	bcc	381e40 <__Stack_Size+0x381a40>
    11d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11dc:	00193c19 	andseq	r3, r9, r9, lsl ip
    11e0:	11010000 	mrsne	r0, (UNDEF: 1)
    11e4:	130e2501 	movwne	r2, #58625	; 0xe501
    11e8:	1b0e030b 	blne	381e1c <__Stack_Size+0x381a1c>
    11ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    11f0:	00171006 	andseq	r1, r7, r6
    11f4:	00240200 	eoreq	r0, r4, r0, lsl #4
    11f8:	0b3e0b0b 	bleq	f83e2c <__Stack_Size+0xf83a2c>
    11fc:	00000e03 	andeq	r0, r0, r3, lsl #28
    1200:	03001603 	movweq	r1, #1539	; 0x603
    1204:	3b0b3a08 	blcc	2cfa2c <__Stack_Size+0x2cf62c>
    1208:	0013490b 	andseq	r4, r3, fp, lsl #18
    120c:	00160400 	andseq	r0, r6, r0, lsl #8
    1210:	0b3a0e03 	bleq	e84a24 <__Stack_Size+0xe84624>
    1214:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1218:	35050000 	strcc	r0, [r5, #-0]
    121c:	00134900 	andseq	r4, r3, r0, lsl #18
    1220:	01130600 	tsteq	r3, r0, lsl #12
    1224:	0b3a0b0b 	bleq	e83e58 <__Stack_Size+0xe83a58>
    1228:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    122c:	0d070000 	stceq	0, cr0, [r7, #-0]
    1230:	3a080300 	bcc	201e38 <__Stack_Size+0x201a38>
    1234:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1238:	000b3813 	andeq	r3, fp, r3, lsl r8
    123c:	000d0800 	andeq	r0, sp, r0, lsl #16
    1240:	0b3a0e03 	bleq	e84a54 <__Stack_Size+0xe84654>
    1244:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1248:	00000b38 	andeq	r0, r0, r8, lsr fp
    124c:	3f012e09 	svccc	0x00012e09
    1250:	3a0e0319 	bcc	381ebc <__Stack_Size+0x381abc>
    1254:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1258:	20134919 	andscs	r4, r3, r9, lsl r9
    125c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1260:	00050a00 	andeq	r0, r5, r0, lsl #20
    1264:	0b3a0e03 	bleq	e84a78 <__Stack_Size+0xe84678>
    1268:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    126c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    1270:	11133101 	tstne	r3, r1, lsl #2
    1274:	40061201 	andmi	r1, r6, r1, lsl #4
    1278:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    127c:	00001301 	andeq	r1, r0, r1, lsl #6
    1280:	3100050c 	tstcc	r0, ip, lsl #10
    1284:	00170213 	andseq	r0, r7, r3, lsl r2
    1288:	012e0d00 	teqeq	lr, r0, lsl #26
    128c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1290:	0b3b0b3a 	bleq	ec3f80 <__Stack_Size+0xec3b80>
    1294:	01111927 	tsteq	r1, r7, lsr #18
    1298:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    129c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    12a4:	0111010b 	tsteq	r1, fp, lsl #2
    12a8:	13010612 	movwne	r0, #5650	; 0x1612
    12ac:	340f0000 	strcc	r0, [pc], #-0	; 12b4 <__Stack_Size+0xeb4>
    12b0:	3a0e0300 	bcc	381eb8 <__Stack_Size+0x381ab8>
    12b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12b8:	00170213 	andseq	r0, r7, r3, lsl r2
    12bc:	011d1000 	tsteq	sp, r0
    12c0:	01111331 	tsteq	r1, r1, lsr r3
    12c4:	0b580612 	bleq	1602b14 <__Stack_Size+0x1602714>
    12c8:	00000b59 	andeq	r0, r0, r9, asr fp
    12cc:	31000511 	tstcc	r0, r1, lsl r5
    12d0:	12000013 	andne	r0, r0, #19
    12d4:	01018289 	smlabbeq	r1, r9, r2, r8
    12d8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    12dc:	00001301 	andeq	r1, r0, r1, lsl #6
    12e0:	01828a13 	orreq	r8, r2, r3, lsl sl
    12e4:	91180200 	tstls	r8, r0, lsl #4
    12e8:	00001842 	andeq	r1, r0, r2, asr #16
    12ec:	01828914 	orreq	r8, r2, r4, lsl r9
    12f0:	95011101 	strls	r1, [r1, #-257]	; 0x101
    12f4:	13311942 	teqne	r1, #1081344	; 0x108000
    12f8:	01150000 	tsteq	r5, r0
    12fc:	01134901 	tsteq	r3, r1, lsl #18
    1300:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1304:	00000021 	andeq	r0, r0, r1, lsr #32
    1308:	03003417 	movweq	r3, #1047	; 0x417
    130c:	3b0b3a0e 	blcc	2cfb4c <__Stack_Size+0x2cf74c>
    1310:	3f134905 	svccc	0x00134905
    1314:	00193c19 	andseq	r3, r9, r9, lsl ip
    1318:	00341800 	eorseq	r1, r4, r0, lsl #16
    131c:	0b3a0e03 	bleq	e84b30 <__Stack_Size+0xe84730>
    1320:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1324:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1328:	21190000 	tstcs	r9, r0
    132c:	2f134900 	svccs	0x00134900
    1330:	1a00000b 	bne	1364 <__Stack_Size+0xf64>
    1334:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1338:	0b3a0e03 	bleq	e84b4c <__Stack_Size+0xe8474c>
    133c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1340:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1344:	00001301 	andeq	r1, r0, r1, lsl #6
    1348:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
    134c:	1c000013 	stcne	0, cr0, [r0], {19}
    1350:	0b0b000f 	bleq	2c1394 <__Stack_Size+0x2c0f94>
    1354:	00001349 	andeq	r1, r0, r9, asr #6
    1358:	3f012e1d 	svccc	0x00012e1d
    135c:	3a0e0319 	bcc	381fc8 <__Stack_Size+0x381bc8>
    1360:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1364:	00193c19 	andseq	r3, r9, r9, lsl ip
    1368:	11010000 	mrsne	r0, (UNDEF: 1)
    136c:	130e2501 	movwne	r2, #58625	; 0xe501
    1370:	1b0e030b 	blne	381fa4 <__Stack_Size+0x381ba4>
    1374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1378:	00171006 	andseq	r1, r7, r6
    137c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1380:	0b3e0b0b 	bleq	f83fb4 <__Stack_Size+0xf83bb4>
    1384:	00000e03 	andeq	r0, r0, r3, lsl #28
    1388:	03001603 	movweq	r1, #1539	; 0x603
    138c:	3b0b3a08 	blcc	2cfbb4 <__Stack_Size+0x2cf7b4>
    1390:	0013490b 	andseq	r4, r3, fp, lsl #18
    1394:	00160400 	andseq	r0, r6, r0, lsl #8
    1398:	0b3a0e03 	bleq	e84bac <__Stack_Size+0xe847ac>
    139c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13a0:	35050000 	strcc	r0, [r5, #-0]
    13a4:	00134900 	andseq	r4, r3, r0, lsl #18
    13a8:	01040600 	tsteq	r4, r0, lsl #12
    13ac:	0b3a0b0b 	bleq	e83fe0 <__Stack_Size+0xe83be0>
    13b0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    13b4:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    13b8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    13bc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    13c0:	08030028 	stmdaeq	r3, {r3, r5}
    13c4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    13c8:	0b011309 	bleq	45ff4 <__Stack_Size+0x45bf4>
    13cc:	3b0b3a0b 	blcc	2cfc00 <__Stack_Size+0x2cf800>
    13d0:	00130105 	andseq	r0, r3, r5, lsl #2
    13d4:	000d0a00 	andeq	r0, sp, r0, lsl #20
    13d8:	0b3a0803 	bleq	e833ec <__Stack_Size+0xe82fec>
    13dc:	1349053b 	movtne	r0, #38203	; 0x953b
    13e0:	00000b38 	andeq	r0, r0, r8, lsr fp
    13e4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    13e8:	3b0b3a0e 	blcc	2cfc28 <__Stack_Size+0x2cf828>
    13ec:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    13f0:	0c00000b 	stceq	0, cr0, [r0], {11}
    13f4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13fc:	00001349 	andeq	r1, r0, r9, asr #6
    1400:	3f012e0d 	svccc	0x00012e0d
    1404:	3a0e0319 	bcc	382070 <__Stack_Size+0x381c70>
    1408:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    140c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1410:	97184006 	ldrls	r4, [r8, -r6]
    1414:	13011942 	movwne	r1, #6466	; 0x1942
    1418:	050e0000 	streq	r0, [lr, #-0]
    141c:	3a0e0300 	bcc	382024 <__Stack_Size+0x381c24>
    1420:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1424:	00180213 	andseq	r0, r8, r3, lsl r2
    1428:	012e0f00 	teqeq	lr, r0, lsl #30
    142c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1430:	0b3b0b3a 	bleq	ec4120 <__Stack_Size+0xec3d20>
    1434:	13491927 	movtne	r1, #39207	; 0x9927
    1438:	06120111 			; <UNDEFINED> instruction: 0x06120111
    143c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1440:	00130119 	andseq	r0, r3, r9, lsl r1
    1444:	00051000 	andeq	r1, r5, r0
    1448:	0b3a0e03 	bleq	e84c5c <__Stack_Size+0xe8485c>
    144c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1450:	00001702 	andeq	r1, r0, r2, lsl #14
    1454:	03000511 	movweq	r0, #1297	; 0x511
    1458:	3b0b3a08 	blcc	2cfc80 <__Stack_Size+0x2cf880>
    145c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1460:	12000017 	andne	r0, r0, #23
    1464:	01018289 	smlabbeq	r1, r9, r2, r8
    1468:	13310111 	teqne	r1, #1073741828	; 0x40000004
    146c:	00001301 	andeq	r1, r0, r1, lsl #6
    1470:	01828a13 	orreq	r8, r2, r3, lsl sl
    1474:	91180200 	tstls	r8, r0, lsl #4
    1478:	00001842 	andeq	r1, r0, r2, asr #16
    147c:	01828914 	orreq	r8, r2, r4, lsl r9
    1480:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1484:	13311942 	teqne	r1, #1081344	; 0x108000
    1488:	00001301 	andeq	r1, r0, r1, lsl #6
    148c:	01828915 	orreq	r8, r2, r5, lsl r9
    1490:	31011101 	tstcc	r1, r1, lsl #2
    1494:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1498:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    149c:	0b3b0b3a 	bleq	ec418c <__Stack_Size+0xec3d8c>
    14a0:	17021349 	strne	r1, [r2, -r9, asr #6]
    14a4:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    14a8:	11000182 	smlabbne	r0, r2, r1, r0
    14ac:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    14b0:	00001331 	andeq	r1, r0, r1, lsr r3
    14b4:	3f002e18 	svccc	0x00002e18
    14b8:	3a0e0319 	bcc	382124 <__Stack_Size+0x381d24>
    14bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    14c0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    14c4:	97184006 	ldrls	r4, [r8, -r6]
    14c8:	00001942 	andeq	r1, r0, r2, asr #18
    14cc:	49010119 	stmdbmi	r1, {r0, r3, r4, r8}
    14d0:	00130113 	andseq	r0, r3, r3, lsl r1
    14d4:	00211a00 	eoreq	r1, r1, r0, lsl #20
    14d8:	341b0000 	ldrcc	r0, [fp], #-0
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	3c193f13 	ldccc	15, cr3, [r9], {19}
    14e8:	1c000019 	stcne	0, cr0, [r0], {25}
    14ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    14f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14f4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    14f8:	0000193c 	andeq	r1, r0, ip, lsr r9
    14fc:	0300341d 	movweq	r3, #1053	; 0x41d
    1500:	3b0b3a0e 	blcc	2cfd40 <__Stack_Size+0x2cf940>
    1504:	3f13490b 	svccc	0x0013490b
    1508:	00180219 	andseq	r0, r8, r9, lsl r2
    150c:	00211e00 	eoreq	r1, r1, r0, lsl #28
    1510:	052f1349 	streq	r1, [pc, #-841]!	; 11cf <__Stack_Size+0xdcf>
    1514:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    1518:	03193f01 	tsteq	r9, #1, 30
    151c:	3b0b3a0e 	blcc	2cfd5c <__Stack_Size+0x2cf95c>
    1520:	3c19270b 	ldccc	7, cr2, [r9], {11}
    1524:	00130119 	andseq	r0, r3, r9, lsl r1
    1528:	00052000 	andeq	r2, r5, r0
    152c:	00001349 	andeq	r1, r0, r9, asr #6
    1530:	0b000f21 	bleq	51bc <__Stack_Size+0x4dbc>
    1534:	0013490b 	andseq	r4, r3, fp, lsl #18
    1538:	012e2200 	teqeq	lr, r0, lsl #4
    153c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1540:	0b3b0b3a 	bleq	ec4230 <__Stack_Size+0xec3e30>
    1544:	13491927 	movtne	r1, #39207	; 0x9927
    1548:	1301193c 	movwne	r1, #6460	; 0x193c
    154c:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    1550:	03193f01 	tsteq	r9, #1, 30
    1554:	3b0b3a0e 	blcc	2cfd94 <__Stack_Size+0x2cf994>
    1558:	3c19270b 	ldccc	7, cr2, [r9], {11}
    155c:	00000019 	andeq	r0, r0, r9, lsl r0
    1560:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1564:	030b130e 	movweq	r1, #45838	; 0xb30e
    1568:	110e1b0e 	tstne	lr, lr, lsl #22
    156c:	10061201 	andne	r1, r6, r1, lsl #4
    1570:	02000017 	andeq	r0, r0, #23
    1574:	0b0b0024 	bleq	2c160c <__Stack_Size+0x2c120c>
    1578:	0e030b3e 	vmoveq.16	d3[0], r0
    157c:	16030000 	strne	r0, [r3], -r0
    1580:	3a080300 	bcc	202188 <__Stack_Size+0x201d88>
    1584:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1588:	04000013 	streq	r0, [r0], #-19
    158c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1590:	0b3b0b3a 	bleq	ec4280 <__Stack_Size+0xec3e80>
    1594:	00001349 	andeq	r1, r0, r9, asr #6
    1598:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    159c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    15a0:	13490101 	movtne	r0, #37121	; 0x9101
    15a4:	00001301 	andeq	r1, r0, r1, lsl #6
    15a8:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
    15ac:	000b2f13 	andeq	r2, fp, r3, lsl pc
    15b0:	01130800 	tsteq	r3, r0, lsl #16
    15b4:	0b3a0b0b 	bleq	e841e8 <__Stack_Size+0xe83de8>
    15b8:	1301053b 	movwne	r0, #5435	; 0x153b
    15bc:	0d090000 	stceq	0, cr0, [r9, #-0]
    15c0:	3a080300 	bcc	2021c8 <__Stack_Size+0x201dc8>
    15c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15c8:	000b3813 	andeq	r3, fp, r3, lsl r8
    15cc:	000d0a00 	andeq	r0, sp, r0, lsl #20
    15d0:	0b3a0e03 	bleq	e84de4 <__Stack_Size+0xe849e4>
    15d4:	1349053b 	movtne	r0, #38203	; 0x953b
    15d8:	00000b38 	andeq	r0, r0, r8, lsr fp
    15dc:	0300160b 	movweq	r1, #1547	; 0x60b
    15e0:	3b0b3a0e 	blcc	2cfe20 <__Stack_Size+0x2cfa20>
    15e4:	00134905 	andseq	r4, r3, r5, lsl #18
    15e8:	01040c00 	tsteq	r4, r0, lsl #24
    15ec:	0b3a0b0b 	bleq	e84220 <__Stack_Size+0xe83e20>
    15f0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    15f4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
    15f8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    15fc:	0e00000d 	cdpeq	0, 0, cr0, cr0, cr13, {0}
    1600:	08030028 	stmdaeq	r3, {r3, r5}
    1604:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1608:	3f012e0f 	svccc	0x00012e0f
    160c:	3a0e0319 	bcc	382278 <__Stack_Size+0x381e78>
    1610:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1614:	010b2019 	tsteq	fp, r9, lsl r0
    1618:	10000013 	andne	r0, r0, r3, lsl r0
    161c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1620:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1624:	00001349 	andeq	r1, r0, r9, asr #6
    1628:	3f012e11 	svccc	0x00012e11
    162c:	3a0e0319 	bcc	382298 <__Stack_Size+0x381e98>
    1630:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1634:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1638:	97184006 	ldrls	r4, [r8, -r6]
    163c:	13011942 	movwne	r1, #6466	; 0x1942
    1640:	05120000 	ldreq	r0, [r2, #-0]
    1644:	3a0e0300 	bcc	38224c <__Stack_Size+0x381e4c>
    1648:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    164c:	00180213 	andseq	r0, r8, r3, lsl r2
    1650:	002e1300 	eoreq	r1, lr, r0, lsl #6
    1654:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1658:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    165c:	13491927 	movtne	r1, #39207	; 0x9927
    1660:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1664:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1668:	14000019 	strne	r0, [r0], #-25
    166c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1670:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1674:	17021349 	strne	r1, [r2, -r9, asr #6]
    1678:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    167c:	11133101 	tstne	r3, r1, lsl #2
    1680:	40061201 	andmi	r1, r6, r1, lsl #4
    1684:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1688:	00001301 	andeq	r1, r0, r1, lsl #6
    168c:	31000516 	tstcc	r0, r6, lsl r5
    1690:	00180213 	andseq	r0, r8, r3, lsl r2
    1694:	010b1700 	tsteq	fp, r0, lsl #14
    1698:	06120111 			; <UNDEFINED> instruction: 0x06120111
    169c:	05180000 	ldreq	r0, [r8, #-0]
    16a0:	02133100 	andseq	r3, r3, #0, 2
    16a4:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    16a8:	00018289 	andeq	r8, r1, r9, lsl #5
    16ac:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    16b0:	00133119 	andseq	r3, r3, r9, lsl r1
    16b4:	82891a00 	addhi	r1, r9, #0, 20
    16b8:	01110101 	tsteq	r1, r1, lsl #2
    16bc:	13011331 	movwne	r1, #4913	; 0x1331
    16c0:	8a1b0000 	bhi	6c16c8 <__Stack_Size+0x6c12c8>
    16c4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    16c8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    16cc:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
    16d0:	11010182 	smlabbne	r1, r2, r1, r0
    16d4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    16d8:	00001331 	andeq	r1, r0, r1, lsr r3
    16dc:	0182891d 	orreq	r8, r2, sp, lsl r9
    16e0:	31011100 	mrscc	r1, (UNDEF: 17)
    16e4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    16e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16ec:	0b3b0b3a 	bleq	ec43dc <__Stack_Size+0xec3fdc>
    16f0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    16f4:	00001802 	andeq	r1, r0, r2, lsl #16
    16f8:	4900261f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r9, sl, sp}
    16fc:	20000013 	andcs	r0, r0, r3, lsl r0
    1700:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1704:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1708:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    170c:	00001802 	andeq	r1, r0, r2, lsl #16
    1710:	0b000f21 	bleq	539c <__Stack_Size+0x4f9c>
    1714:	0013490b 	andseq	r4, r3, fp, lsl #18
    1718:	012e2200 	teqeq	lr, r0, lsl #4
    171c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1720:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1724:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1728:	00001301 	andeq	r1, r0, r1, lsl #6
    172c:	49000523 	stmdbmi	r0, {r0, r1, r5, r8, sl}
    1730:	24000013 	strcs	r0, [r0], #-19
    1734:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1738:	0b3a0e03 	bleq	e84f4c <__Stack_Size+0xe84b4c>
    173c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1740:	0000193c 	andeq	r1, r0, ip, lsr r9
    1744:	01110100 	tsteq	r1, r0, lsl #2
    1748:	0b130e25 	bleq	4c4fe4 <__Stack_Size+0x4c4be4>
    174c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1750:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1754:	00001710 	andeq	r1, r0, r0, lsl r7
    1758:	03001602 	movweq	r1, #1538	; 0x602
    175c:	3b0b3a08 	blcc	2cff84 <__Stack_Size+0x2cfb84>
    1760:	0013490b 	andseq	r4, r3, fp, lsl #18
    1764:	00240300 	eoreq	r0, r4, r0, lsl #6
    1768:	0b3e0b0b 	bleq	f8439c <__Stack_Size+0xf83f9c>
    176c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1770:	03001604 	movweq	r1, #1540	; 0x604
    1774:	3b0b3a0e 	blcc	2cffb4 <__Stack_Size+0x2cfbb4>
    1778:	0013490b 	andseq	r4, r3, fp, lsl #18
    177c:	00350500 	eorseq	r0, r5, r0, lsl #10
    1780:	00001349 	andeq	r1, r0, r9, asr #6
    1784:	0b010406 	bleq	427a4 <__Stack_Size+0x423a4>
    1788:	3b0b3a0b 	blcc	2cffbc <__Stack_Size+0x2cfbbc>
    178c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1790:	00280700 	eoreq	r0, r8, r0, lsl #14
    1794:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1798:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    179c:	1c080300 	stcne	3, cr0, [r8], {-0}
    17a0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    17a4:	0b0b0113 	bleq	2c1bf8 <__Stack_Size+0x2c17f8>
    17a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    17ac:	00001301 	andeq	r1, r0, r1, lsl #6
    17b0:	03000d0a 	movweq	r0, #3338	; 0xd0a
    17b4:	3b0b3a08 	blcc	2cffdc <__Stack_Size+0x2cfbdc>
    17b8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    17bc:	0b00000b 	bleq	17f0 <__Stack_Size+0x13f0>
    17c0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    17c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    17c8:	0b381349 	bleq	e064f4 <__Stack_Size+0xe060f4>
    17cc:	160c0000 	strne	r0, [ip], -r0
    17d0:	3a0e0300 	bcc	3823d8 <__Stack_Size+0x381fd8>
    17d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17d8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    17dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    17e0:	0b3a0e03 	bleq	e84ff4 <__Stack_Size+0xe84bf4>
    17e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    17e8:	00000b20 	andeq	r0, r0, r0, lsr #22
    17ec:	3f012e0e 	svccc	0x00012e0e
    17f0:	3a0e0319 	bcc	38245c <__Stack_Size+0x38205c>
    17f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    17f8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    17fc:	97184006 	ldrls	r4, [r8, -r6]
    1800:	13011942 	movwne	r1, #6466	; 0x1942
    1804:	050f0000 	streq	r0, [pc, #-0]	; 180c <__Stack_Size+0x140c>
    1808:	3a080300 	bcc	202410 <__Stack_Size+0x202010>
    180c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1810:	00170213 	andseq	r0, r7, r3, lsl r2
    1814:	002e1000 	eoreq	r1, lr, r0
    1818:	01111331 	tsteq	r1, r1, lsr r3
    181c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1820:	00194297 	mulseq	r9, r7, r2
    1824:	00341100 	eorseq	r1, r4, r0, lsl #2
    1828:	0b3a0e03 	bleq	e8503c <__Stack_Size+0xe84c3c>
    182c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1830:	00001702 	andeq	r1, r0, r2, lsl #14
    1834:	3f002e12 	svccc	0x00002e12
    1838:	3a0e0319 	bcc	3824a4 <__Stack_Size+0x3820a4>
    183c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1840:	11134919 	tstne	r3, r9, lsl r9
    1844:	40061201 	andmi	r1, r6, r1, lsl #4
    1848:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    184c:	1d130000 	ldcne	0, cr0, [r3, #-0]
    1850:	11133100 	tstne	r3, r0, lsl #2
    1854:	58061201 	stmdapl	r6, {r0, r9, ip}
    1858:	0005590b 	andeq	r5, r5, fp, lsl #18
    185c:	82891400 	addhi	r1, r9, #0, 8
    1860:	01110101 	tsteq	r1, r1, lsl #2
    1864:	13011331 	movwne	r1, #4913	; 0x1331
    1868:	8a150000 	bhi	541870 <__Stack_Size+0x541470>
    186c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1870:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1874:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
    1878:	11000182 	smlabbne	r0, r2, r1, r0
    187c:	00133101 	andseq	r3, r3, r1, lsl #2
    1880:	82891700 	addhi	r1, r9, #0, 14
    1884:	01110101 	tsteq	r1, r1, lsl #2
    1888:	00001331 	andeq	r1, r0, r1, lsr r3
    188c:	3f012e18 	svccc	0x00012e18
    1890:	3a0e0319 	bcc	3824fc <__Stack_Size+0x3820fc>
    1894:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1898:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    189c:	97184006 	ldrls	r4, [r8, -r6]
    18a0:	13011942 	movwne	r1, #6466	; 0x1942
    18a4:	34190000 	ldrcc	r0, [r9], #-0
    18a8:	3a080300 	bcc	2024b0 <__Stack_Size+0x2020b0>
    18ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b0:	00170213 	andseq	r0, r7, r3, lsl r2
    18b4:	00241a00 	eoreq	r1, r4, r0, lsl #20
    18b8:	0b3e0b0b 	bleq	f844ec <__Stack_Size+0xf840ec>
    18bc:	00000803 	andeq	r0, r0, r3, lsl #16
    18c0:	4901011b 	stmdbmi	r1, {r0, r1, r3, r4, r8}
    18c4:	00130113 	andseq	r0, r3, r3, lsl r1
    18c8:	00211c00 	eoreq	r1, r1, r0, lsl #24
    18cc:	341d0000 	ldrcc	r0, [sp], #-0
    18d0:	3a0e0300 	bcc	3824d8 <__Stack_Size+0x3820d8>
    18d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18d8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    18dc:	1e000019 	mcrne	0, 0, r0, cr0, cr9, {0}
    18e0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18e4:	0b3b0b3a 	bleq	ec45d4 <__Stack_Size+0xec41d4>
    18e8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    18ec:	00001802 	andeq	r1, r0, r2, lsl #16
    18f0:	4900211f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r8, sp}
    18f4:	000b2f13 	andeq	r2, fp, r3, lsl pc
    18f8:	012e2000 	teqeq	lr, r0
    18fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1900:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1904:	13491927 	movtne	r1, #39207	; 0x9927
    1908:	1301193c 	movwne	r1, #6460	; 0x193c
    190c:	05210000 	streq	r0, [r1, #-0]!
    1910:	00134900 	andseq	r4, r3, r0, lsl #18
    1914:	000f2200 	andeq	r2, pc, r0, lsl #4
    1918:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    191c:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    1920:	03193f01 	tsteq	r9, #1, 30
    1924:	3b0b3a0e 	blcc	2d0164 <__Stack_Size+0x2cfd64>
    1928:	3c19270b 	ldccc	7, cr2, [r9], {11}
    192c:	00130119 	andseq	r0, r3, r9, lsl r1
    1930:	012e2400 	teqeq	lr, r0, lsl #8
    1934:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1938:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    193c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1940:	00001301 	andeq	r1, r0, r1, lsl #6
    1944:	3f012e25 	svccc	0x00012e25
    1948:	3a0e0319 	bcc	3825b4 <__Stack_Size+0x3821b4>
    194c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1950:	00193c19 	andseq	r3, r9, r9, lsl ip
    1954:	11010000 	mrsne	r0, (UNDEF: 1)
    1958:	130e2501 	movwne	r2, #58625	; 0xe501
    195c:	1b0e030b 	blne	382590 <__Stack_Size+0x382190>
    1960:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1964:	00171006 	andseq	r1, r7, r6
    1968:	00240200 	eoreq	r0, r4, r0, lsl #4
    196c:	0b3e0b0b 	bleq	f845a0 <__Stack_Size+0xf841a0>
    1970:	00000e03 	andeq	r0, r0, r3, lsl #28
    1974:	03001603 	movweq	r1, #1539	; 0x603
    1978:	3b0b3a08 	blcc	2d01a0 <__Stack_Size+0x2cfda0>
    197c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1980:	00160400 	andseq	r0, r6, r0, lsl #8
    1984:	0b3a0e03 	bleq	e85198 <__Stack_Size+0xe84d98>
    1988:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    198c:	35050000 	strcc	r0, [r5, #-0]
    1990:	00134900 	andseq	r4, r3, r0, lsl #18
    1994:	01040600 	tsteq	r4, r0, lsl #12
    1998:	0b3a0b0b 	bleq	e845cc <__Stack_Size+0xe841cc>
    199c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    19a0:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    19a4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    19a8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    19ac:	08030028 	stmdaeq	r3, {r3, r5}
    19b0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    19b4:	0b011309 	bleq	465e0 <__Stack_Size+0x461e0>
    19b8:	3b0b3a0b 	blcc	2d01ec <__Stack_Size+0x2cfdec>
    19bc:	0013010b 	andseq	r0, r3, fp, lsl #2
    19c0:	000d0a00 	andeq	r0, sp, r0, lsl #20
    19c4:	0b3a0803 	bleq	e839d8 <__Stack_Size+0xe835d8>
    19c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19cc:	00000b38 	andeq	r0, r0, r8, lsr fp
    19d0:	03000d0b 	movweq	r0, #3339	; 0xd0b
    19d4:	3b0b3a0e 	blcc	2d0214 <__Stack_Size+0x2cfe14>
    19d8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    19dc:	0c00000b 	stceq	0, cr0, [r0], {11}
    19e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    19e4:	0b3a0e03 	bleq	e851f8 <__Stack_Size+0xe84df8>
    19e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    19ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f4:	00130119 	andseq	r0, r3, r9, lsl r1
    19f8:	00050d00 	andeq	r0, r5, r0, lsl #26
    19fc:	0b3a0e03 	bleq	e85210 <__Stack_Size+0xe84e10>
    1a00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a04:	00001702 	andeq	r1, r0, r2, lsl #14
    1a08:	0182890e 	orreq	r8, r2, lr, lsl #18
    1a0c:	31011101 	tstcc	r1, r1, lsl #2
    1a10:	00130113 	andseq	r0, r3, r3, lsl r1
    1a14:	828a0f00 	addhi	r0, sl, #0, 30
    1a18:	18020001 	stmdane	r2, {r0}
    1a1c:	00184291 	mulseq	r8, r1, r2
    1a20:	82891000 	addhi	r1, r9, #0
    1a24:	01110101 	tsteq	r1, r1, lsl #2
    1a28:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1a2c:	11000013 	tstne	r0, r3, lsl r0
    1a30:	0b0b000f 	bleq	2c1a74 <__Stack_Size+0x2c1674>
    1a34:	00001349 	andeq	r1, r0, r9, asr #6
    1a38:	03000512 	movweq	r0, #1298	; 0x512
    1a3c:	3b0b3a0e 	blcc	2d027c <__Stack_Size+0x2cfe7c>
    1a40:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1a44:	13000018 	movwne	r0, #24
    1a48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a4c:	0b3b0b3a 	bleq	ec473c <__Stack_Size+0xec433c>
    1a50:	17021349 	strne	r1, [r2, -r9, asr #6]
    1a54:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    1a58:	03193f01 	tsteq	r9, #1, 30
    1a5c:	3b0b3a0e 	blcc	2d029c <__Stack_Size+0x2cfe9c>
    1a60:	11192705 	tstne	r9, r5, lsl #14
    1a64:	40061201 	andmi	r1, r6, r1, lsl #4
    1a68:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1a6c:	00001301 	andeq	r1, r0, r1, lsl #6
    1a70:	03000515 	movweq	r0, #1301	; 0x515
    1a74:	3b0b3a0e 	blcc	2d02b4 <__Stack_Size+0x2cfeb4>
    1a78:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1a7c:	16000018 			; <UNDEFINED> instruction: 0x16000018
    1a80:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1a84:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a88:	17021349 	strne	r1, [r2, -r9, asr #6]
    1a8c:	34170000 	ldrcc	r0, [r7], #-0
    1a90:	3a0e0300 	bcc	382698 <__Stack_Size+0x382298>
    1a94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a98:	00170213 	andseq	r0, r7, r3, lsl r2
    1a9c:	012e1800 	teqeq	lr, r0, lsl #16
    1aa0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1aa4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1aa8:	13491927 	movtne	r1, #39207	; 0x9927
    1aac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1ab0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1ab4:	00130119 	andseq	r0, r3, r9, lsl r1
    1ab8:	002e1900 	eoreq	r1, lr, r0, lsl #18
    1abc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1ac0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ac4:	13491927 	movtne	r1, #39207	; 0x9927
    1ac8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1acc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1ad0:	1a000019 	bne	1b3c <__Stack_Size+0x173c>
    1ad4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1ad8:	0b3a0e03 	bleq	e852ec <__Stack_Size+0xe84eec>
    1adc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1ae0:	0000193c 	andeq	r1, r0, ip, lsr r9
    1ae4:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
    1ae8:	00000013 	andeq	r0, r0, r3, lsl r0
    1aec:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1af0:	030b130e 	movweq	r1, #45838	; 0xb30e
    1af4:	110e1b0e 	tstne	lr, lr, lsl #22
    1af8:	10061201 	andne	r1, r6, r1, lsl #4
    1afc:	02000017 	andeq	r0, r0, #23
    1b00:	0b0b0024 	bleq	2c1b98 <__Stack_Size+0x2c1798>
    1b04:	0e030b3e 	vmoveq.16	d3[0], r0
    1b08:	16030000 	strne	r0, [r3], -r0
    1b0c:	3a080300 	bcc	202714 <__Stack_Size+0x202314>
    1b10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b14:	04000013 	streq	r0, [r0], #-19
    1b18:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b1c:	0b3b0b3a 	bleq	ec480c <__Stack_Size+0xec440c>
    1b20:	00001349 	andeq	r1, r0, r9, asr #6
    1b24:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1b28:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b2c:	0b0b0104 	bleq	2c1f44 <__Stack_Size+0x2c1b44>
    1b30:	0b3b0b3a 	bleq	ec4820 <__Stack_Size+0xec4420>
    1b34:	00001301 	andeq	r1, r0, r1, lsl #6
    1b38:	03002807 	movweq	r2, #2055	; 0x807
    1b3c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1b40:	00280800 	eoreq	r0, r8, r0, lsl #16
    1b44:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1b48:	13090000 	movwne	r0, #36864	; 0x9000
    1b4c:	3a0b0b01 	bcc	2c4758 <__Stack_Size+0x2c4358>
    1b50:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b54:	0a000013 	beq	1ba8 <__Stack_Size+0x17a8>
    1b58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b5c:	0b3b0b3a 	bleq	ec484c <__Stack_Size+0xec444c>
    1b60:	0b381349 	bleq	e0688c <__Stack_Size+0xe0648c>
    1b64:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1b68:	3a080300 	bcc	202770 <__Stack_Size+0x202370>
    1b6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b70:	000b3813 	andeq	r3, fp, r3, lsl r8
    1b74:	01010c00 	tsteq	r1, r0, lsl #24
    1b78:	13011349 	movwne	r1, #4937	; 0x1349
    1b7c:	210d0000 	mrscs	r0, (UNDEF: 13)
    1b80:	2f134900 	svccs	0x00134900
    1b84:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1b88:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1b8c:	0b3a0e03 	bleq	e853a0 <__Stack_Size+0xe84fa0>
    1b90:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1b94:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1b98:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1b9c:	00130119 	andseq	r0, r3, r9, lsl r1
    1ba0:	82890f00 	addhi	r0, r9, #0, 30
    1ba4:	01110101 	tsteq	r1, r1, lsl #2
    1ba8:	13011331 	movwne	r1, #4913	; 0x1331
    1bac:	8a100000 	bhi	401bb4 <__Stack_Size+0x4017b4>
    1bb0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1bb4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1bb8:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1bbc:	11010182 	smlabbne	r1, r2, r1, r0
    1bc0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1bc4:	00001331 	andeq	r1, r0, r1, lsr r3
    1bc8:	03000512 	movweq	r0, #1298	; 0x512
    1bcc:	3b0b3a0e 	blcc	2d040c <__Stack_Size+0x2d000c>
    1bd0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1bd4:	13000018 	movwne	r0, #24
    1bd8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1bdc:	0b3b0b3a 	bleq	ec48cc <__Stack_Size+0xec44cc>
    1be0:	17021349 	strne	r1, [r2, -r9, asr #6]
    1be4:	34140000 	ldrcc	r0, [r4], #-0
    1be8:	3a0e0300 	bcc	3827f0 <__Stack_Size+0x3823f0>
    1bec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bf0:	00170213 	andseq	r0, r7, r3, lsl r2
    1bf4:	012e1500 	teqeq	lr, r0, lsl #10
    1bf8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1bfc:	0b3b0b3a 	bleq	ec48ec <__Stack_Size+0xec44ec>
    1c00:	13491927 	movtne	r1, #39207	; 0x9927
    1c04:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c08:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c0c:	00130119 	andseq	r0, r3, r9, lsl r1
    1c10:	002e1600 	eoreq	r1, lr, r0, lsl #12
    1c14:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c18:	0b3b0b3a 	bleq	ec4908 <__Stack_Size+0xec4508>
    1c1c:	13491927 	movtne	r1, #39207	; 0x9927
    1c20:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c24:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c28:	17000019 	smladne	r0, r9, r0, r0
    1c2c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1c30:	0b3a0e03 	bleq	e85444 <__Stack_Size+0xe85044>
    1c34:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1c38:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c40:	18000019 	stmdane	r0, {r0, r3, r4}
    1c44:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1c48:	0b3a0e03 	bleq	e8545c <__Stack_Size+0xe8505c>
    1c4c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1c50:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1c54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1c58:	19000019 	stmdbne	r0, {r0, r3, r4}
    1c5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1c60:	0b3a0e03 	bleq	e85474 <__Stack_Size+0xe85074>
    1c64:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1c68:	0000193c 	andeq	r1, r0, ip, lsr r9
    1c6c:	4900051a 	stmdbmi	r0, {r1, r3, r4, r8, sl}
    1c70:	00000013 	andeq	r0, r0, r3, lsl r0
    1c74:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1c78:	030b130e 	movweq	r1, #45838	; 0xb30e
    1c7c:	110e1b0e 	tstne	lr, lr, lsl #22
    1c80:	10061201 	andne	r1, r6, r1, lsl #4
    1c84:	02000017 	andeq	r0, r0, #23
    1c88:	0b0b0024 	bleq	2c1d20 <__Stack_Size+0x2c1920>
    1c8c:	0e030b3e 	vmoveq.16	d3[0], r0
    1c90:	16030000 	strne	r0, [r3], -r0
    1c94:	3a080300 	bcc	20289c <__Stack_Size+0x20249c>
    1c98:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c9c:	04000013 	streq	r0, [r0], #-19
    1ca0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1ca4:	0b3b0b3a 	bleq	ec4994 <__Stack_Size+0xec4594>
    1ca8:	00001349 	andeq	r1, r0, r9, asr #6
    1cac:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1cb0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1cb4:	0b0b0104 	bleq	2c20cc <__Stack_Size+0x2c1ccc>
    1cb8:	0b3b0b3a 	bleq	ec49a8 <__Stack_Size+0xec45a8>
    1cbc:	00001301 	andeq	r1, r0, r1, lsl #6
    1cc0:	03002807 	movweq	r2, #2055	; 0x807
    1cc4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1cc8:	00280800 	eoreq	r0, r8, r0, lsl #16
    1ccc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1cd0:	13090000 	movwne	r0, #36864	; 0x9000
    1cd4:	3a0b0b01 	bcc	2c48e0 <__Stack_Size+0x2c44e0>
    1cd8:	01053b0b 	tsteq	r5, fp, lsl #22
    1cdc:	0a000013 	beq	1d30 <__Stack_Size+0x1930>
    1ce0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1ce4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ce8:	0b381349 	bleq	e06a14 <__Stack_Size+0xe06614>
    1cec:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1cf0:	3a0e0300 	bcc	3828f8 <__Stack_Size+0x3824f8>
    1cf4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cf8:	000b3813 	andeq	r3, fp, r3, lsl r8
    1cfc:	00160c00 	andseq	r0, r6, r0, lsl #24
    1d00:	0b3a0e03 	bleq	e85514 <__Stack_Size+0xe85114>
    1d04:	1349053b 	movtne	r0, #38203	; 0x953b
    1d08:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    1d0c:	03193f01 	tsteq	r9, #1, 30
    1d10:	3b0b3a0e 	blcc	2d0550 <__Stack_Size+0x2d0150>
    1d14:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1d18:	010b2013 	tsteq	fp, r3, lsl r0
    1d1c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1d20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d28:	00001349 	andeq	r1, r0, r9, asr #6
    1d2c:	3f012e0f 	svccc	0x00012e0f
    1d30:	3a0e0319 	bcc	38299c <__Stack_Size+0x38259c>
    1d34:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1d38:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1d3c:	97184006 	ldrls	r4, [r8, -r6]
    1d40:	13011942 	movwne	r1, #6466	; 0x1942
    1d44:	05100000 	ldreq	r0, [r0, #-0]
    1d48:	3a0e0300 	bcc	382950 <__Stack_Size+0x382550>
    1d4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d50:	00170213 	andseq	r0, r7, r3, lsl r2
    1d54:	002e1100 	eoreq	r1, lr, r0, lsl #2
    1d58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d5c:	0b3b0b3a 	bleq	ec4a4c <__Stack_Size+0xec464c>
    1d60:	01111927 	tsteq	r1, r7, lsr #18
    1d64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d68:	00194297 	mulseq	r9, r7, r2
    1d6c:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1d70:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d78:	13491927 	movtne	r1, #39207	; 0x9927
    1d7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d84:	13000019 	movwne	r0, #25
    1d88:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d8c:	0b3a0e03 	bleq	e855a0 <__Stack_Size+0xe851a0>
    1d90:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1d94:	01111349 	tsteq	r1, r9, asr #6
    1d98:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d9c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1da0:	14000013 	strne	r0, [r0], #-19
    1da4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1da8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1dac:	17021349 	strne	r1, [r2, -r9, asr #6]
    1db0:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    1db4:	03193f01 	tsteq	r9, #1, 30
    1db8:	3b0b3a0e 	blcc	2d05f8 <__Stack_Size+0x2d01f8>
    1dbc:	11192705 	tstne	r9, r5, lsl #14
    1dc0:	40061201 	andmi	r1, r6, r1, lsl #4
    1dc4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1dc8:	00001301 	andeq	r1, r0, r1, lsl #6
    1dcc:	03000516 	movweq	r0, #1302	; 0x516
    1dd0:	3b0b3a0e 	blcc	2d0610 <__Stack_Size+0x2d0210>
    1dd4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1dd8:	17000017 	smladne	r0, r7, r0, r0
    1ddc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1de0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1de4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1de8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1dec:	11133101 	tstne	r3, r1, lsl #2
    1df0:	40061201 	andmi	r1, r6, r1, lsl #4
    1df4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1df8:	00001301 	andeq	r1, r0, r1, lsl #6
    1dfc:	31003419 	tstcc	r0, r9, lsl r4
    1e00:	00170213 	andseq	r0, r7, r3, lsl r2
    1e04:	010b1a00 	tsteq	fp, r0, lsl #20
    1e08:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1e0c:	341b0000 	ldrcc	r0, [fp], #-0
    1e10:	00133100 	andseq	r3, r3, r0, lsl #2
    1e14:	012e1c00 	teqeq	lr, r0, lsl #24
    1e18:	0b3a0e03 	bleq	e8562c <__Stack_Size+0xe8522c>
    1e1c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1e20:	13010b20 	movwne	r0, #6944	; 0x1b20
    1e24:	341d0000 	ldrcc	r0, [sp], #-0
    1e28:	3a080300 	bcc	202a30 <__Stack_Size+0x202630>
    1e2c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e30:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1e34:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1e38:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1e3c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1e40:	00001301 	andeq	r1, r0, r1, lsl #6
    1e44:	3100341f 	tstcc	r0, pc, lsl r4
    1e48:	00180213 	andseq	r0, r8, r3, lsl r2
    1e4c:	82892000 	addhi	r2, r9, #0
    1e50:	01110001 	tsteq	r1, r1
    1e54:	00001331 	andeq	r1, r0, r1, lsr r3
    1e58:	3f012e21 	svccc	0x00012e21
    1e5c:	3a0e0319 	bcc	382ac8 <__Stack_Size+0x3826c8>
    1e60:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e64:	11134919 	tstne	r3, r9, lsl r9
    1e68:	40061201 	andmi	r1, r6, r1, lsl #4
    1e6c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1e70:	00001301 	andeq	r1, r0, r1, lsl #6
    1e74:	03003422 	movweq	r3, #1058	; 0x422
    1e78:	3b0b3a0e 	blcc	2d06b8 <__Stack_Size+0x2d02b8>
    1e7c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e80:	23000017 	movwcs	r0, #23
    1e84:	01018289 	smlabbeq	r1, r9, r2, r8
    1e88:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1e8c:	00001301 	andeq	r1, r0, r1, lsl #6
    1e90:	01828a24 	orreq	r8, r2, r4, lsr #20
    1e94:	91180200 	tstls	r8, r0, lsl #4
    1e98:	00001842 	andeq	r1, r0, r2, asr #16
    1e9c:	01828925 	orreq	r8, r2, r5, lsr #18
    1ea0:	31011101 	tstcc	r1, r1, lsl #2
    1ea4:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1ea8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1eac:	0b3a0e03 	bleq	e856c0 <__Stack_Size+0xe852c0>
    1eb0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1eb4:	01111349 	tsteq	r1, r9, asr #6
    1eb8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1ebc:	00194297 	mulseq	r9, r7, r2
    1ec0:	11010000 	mrsne	r0, (UNDEF: 1)
    1ec4:	130e2501 	movwne	r2, #58625	; 0xe501
    1ec8:	1b0e030b 	blne	382afc <__Stack_Size+0x3826fc>
    1ecc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1ed0:	00171006 	andseq	r1, r7, r6
    1ed4:	00240200 	eoreq	r0, r4, r0, lsl #4
    1ed8:	0b3e0b0b 	bleq	f84b0c <__Stack_Size+0xf8470c>
    1edc:	00000e03 	andeq	r0, r0, r3, lsl #28
    1ee0:	03001603 	movweq	r1, #1539	; 0x603
    1ee4:	3b0b3a08 	blcc	2d070c <__Stack_Size+0x2d030c>
    1ee8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1eec:	00160400 	andseq	r0, r6, r0, lsl #8
    1ef0:	0b3a0e03 	bleq	e85704 <__Stack_Size+0xe85304>
    1ef4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ef8:	35050000 	strcc	r0, [r5, #-0]
    1efc:	00134900 	andseq	r4, r3, r0, lsl #18
    1f00:	01040600 	tsteq	r4, r0, lsl #12
    1f04:	0b3a0b0b 	bleq	e84b38 <__Stack_Size+0xe84738>
    1f08:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f0c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1f10:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1f14:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1f18:	0b0b0113 	bleq	2c236c <__Stack_Size+0x2c1f6c>
    1f1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1f20:	00001301 	andeq	r1, r0, r1, lsl #6
    1f24:	03000d09 	movweq	r0, #3337	; 0xd09
    1f28:	3b0b3a08 	blcc	2d0750 <__Stack_Size+0x2d0350>
    1f2c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1f30:	0a00000b 	beq	1f64 <__Stack_Size+0x1b64>
    1f34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1f38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1f3c:	0b381349 	bleq	e06c68 <__Stack_Size+0xe06868>
    1f40:	160b0000 	strne	r0, [fp], -r0
    1f44:	3a0e0300 	bcc	382b4c <__Stack_Size+0x38274c>
    1f48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f4c:	0c000013 	stceq	0, cr0, [r0], {19}
    1f50:	13490101 	movtne	r0, #37121	; 0x9101
    1f54:	00001301 	andeq	r1, r0, r1, lsl #6
    1f58:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    1f5c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1f60:	01130e00 	tsteq	r3, r0, lsl #28
    1f64:	0b3a0b0b 	bleq	e84b98 <__Stack_Size+0xe84798>
    1f68:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1f6c:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1f74 <__Stack_Size+0x1b74>
    1f70:	3a0e0300 	bcc	382b78 <__Stack_Size+0x382778>
    1f74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f78:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f7c:	012e1000 	teqeq	lr, r0
    1f80:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1f84:	0b3b0b3a 	bleq	ec4c74 <__Stack_Size+0xec4874>
    1f88:	01111927 	tsteq	r1, r7, lsr #18
    1f8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1f90:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1f94:	11000013 	tstne	r0, r3, lsl r0
    1f98:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1f9c:	0b3b0b3a 	bleq	ec4c8c <__Stack_Size+0xec488c>
    1fa0:	17021349 	strne	r1, [r2, -r9, asr #6]
    1fa4:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1fa8:	11010182 	smlabbne	r1, r2, r1, r0
    1fac:	01133101 	tsteq	r3, r1, lsl #2
    1fb0:	13000013 	movwne	r0, #19
    1fb4:	0001828a 	andeq	r8, r1, sl, lsl #5
    1fb8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1fbc:	14000018 	strne	r0, [r0], #-24
    1fc0:	01018289 	smlabbeq	r1, r9, r2, r8
    1fc4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1fc8:	00133119 	andseq	r3, r3, r9, lsl r1
    1fcc:	000f1500 	andeq	r1, pc, r0, lsl #10
    1fd0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1fd4:	05160000 	ldreq	r0, [r6, #-0]
    1fd8:	3a0e0300 	bcc	382be0 <__Stack_Size+0x3827e0>
    1fdc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fe0:	00180213 	andseq	r0, r8, r3, lsl r2
    1fe4:	00341700 	eorseq	r1, r4, r0, lsl #14
    1fe8:	0b3a0e03 	bleq	e857fc <__Stack_Size+0xe853fc>
    1fec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ff0:	00001702 	andeq	r1, r0, r2, lsl #14
    1ff4:	03003418 	movweq	r3, #1048	; 0x418
    1ff8:	3b0b3a08 	blcc	2d0820 <__Stack_Size+0x2d0420>
    1ffc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2000:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    2004:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2008:	0b3a0e03 	bleq	e8581c <__Stack_Size+0xe8541c>
    200c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2010:	01111349 	tsteq	r1, r9, asr #6
    2014:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2018:	01194297 			; <UNDEFINED> instruction: 0x01194297
    201c:	1a000013 	bne	2070 <__Stack_Size+0x1c70>
    2020:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2024:	0b3a0e03 	bleq	e85838 <__Stack_Size+0xe85438>
    2028:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    202c:	01111349 	tsteq	r1, r9, asr #6
    2030:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2034:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2038:	1b000013 	blne	208c <__Stack_Size+0x1c8c>
    203c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2040:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2044:	17021349 	strne	r1, [r2, -r9, asr #6]
    2048:	051c0000 	ldreq	r0, [ip, #-0]
    204c:	3a0e0300 	bcc	382c54 <__Stack_Size+0x382854>
    2050:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2054:	00180213 	andseq	r0, r8, r3, lsl r2
    2058:	00341d00 	eorseq	r1, r4, r0, lsl #26
    205c:	0b3a0e03 	bleq	e85870 <__Stack_Size+0xe85470>
    2060:	1349053b 	movtne	r0, #38203	; 0x953b
    2064:	00001702 	andeq	r1, r0, r2, lsl #14
    2068:	3f012e1e 	svccc	0x00012e1e
    206c:	3a0e0319 	bcc	382cd8 <__Stack_Size+0x3828d8>
    2070:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2074:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2078:	97184006 	ldrls	r4, [r8, -r6]
    207c:	13011942 	movwne	r1, #6466	; 0x1942
    2080:	341f0000 	ldrcc	r0, [pc], #-0	; 2088 <__Stack_Size+0x1c88>
    2084:	3a080300 	bcc	202c8c <__Stack_Size+0x20288c>
    2088:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    208c:	00170213 	andseq	r0, r7, r3, lsl r2
    2090:	012e2000 	teqeq	lr, r0
    2094:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2098:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    209c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    20a0:	05210000 	streq	r0, [r1, #-0]!
    20a4:	00134900 	andseq	r4, r3, r0, lsl #18
    20a8:	11010000 	mrsne	r0, (UNDEF: 1)
    20ac:	130e2501 	movwne	r2, #58625	; 0xe501
    20b0:	1b0e030b 	blne	382ce4 <__Stack_Size+0x3828e4>
    20b4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    20b8:	00171006 	andseq	r1, r7, r6
    20bc:	00240200 	eoreq	r0, r4, r0, lsl #4
    20c0:	0b3e0b0b 	bleq	f84cf4 <__Stack_Size+0xf848f4>
    20c4:	00000e03 	andeq	r0, r0, r3, lsl #28
    20c8:	03001603 	movweq	r1, #1539	; 0x603
    20cc:	3b0b3a08 	blcc	2d08f4 <__Stack_Size+0x2d04f4>
    20d0:	0013490b 	andseq	r4, r3, fp, lsl #18
    20d4:	00160400 	andseq	r0, r6, r0, lsl #8
    20d8:	0b3a0e03 	bleq	e858ec <__Stack_Size+0xe854ec>
    20dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20e0:	35050000 	strcc	r0, [r5, #-0]
    20e4:	00134900 	andseq	r4, r3, r0, lsl #18
    20e8:	00260600 	eoreq	r0, r6, r0, lsl #12
    20ec:	00001349 	andeq	r1, r0, r9, asr #6
    20f0:	0b010407 	bleq	43114 <__Stack_Size+0x42d14>
    20f4:	3b0b3a0b 	blcc	2d0928 <__Stack_Size+0x2d0528>
    20f8:	0013010b 	andseq	r0, r3, fp, lsl #2
    20fc:	00280800 	eoreq	r0, r8, r0, lsl #16
    2100:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2104:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    2108:	1c080300 	stcne	3, cr0, [r8], {-0}
    210c:	0a00000d 	beq	2148 <__Stack_Size+0x1d48>
    2110:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    2114:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2118:	00001301 	andeq	r1, r0, r1, lsl #6
    211c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2120:	3b0b3a0e 	blcc	2d0960 <__Stack_Size+0x2d0560>
    2124:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2128:	0c00000b 	stceq	0, cr0, [r0], {11}
    212c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2130:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2134:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    2138:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    213c:	3a080300 	bcc	202d44 <__Stack_Size+0x202944>
    2140:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2144:	00053813 	andeq	r3, r5, r3, lsl r8
    2148:	01010e00 	tsteq	r1, r0, lsl #28
    214c:	13011349 	movwne	r1, #4937	; 0x1349
    2150:	210f0000 	mrscs	r0, CPSR
    2154:	2f134900 	svccs	0x00134900
    2158:	1000000b 	andne	r0, r0, fp
    215c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2160:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2164:	00001349 	andeq	r1, r0, r9, asr #6
    2168:	0b011311 	bleq	46db4 <__Stack_Size+0x469b4>
    216c:	3b0b3a0b 	blcc	2d09a0 <__Stack_Size+0x2d05a0>
    2170:	00130105 	andseq	r0, r3, r5, lsl #2
    2174:	000d1200 	andeq	r1, sp, r0, lsl #4
    2178:	0b3a0803 	bleq	e8418c <__Stack_Size+0xe83d8c>
    217c:	1349053b 	movtne	r0, #38203	; 0x953b
    2180:	00000b38 	andeq	r0, r0, r8, lsr fp
    2184:	0b011313 	bleq	46dd8 <__Stack_Size+0x469d8>
    2188:	3b0b3a0b 	blcc	2d09bc <__Stack_Size+0x2d05bc>
    218c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2190:	000d1400 	andeq	r1, sp, r0, lsl #8
    2194:	0b3a0e03 	bleq	e859a8 <__Stack_Size+0xe855a8>
    2198:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    219c:	00000b38 	andeq	r0, r0, r8, lsr fp
    21a0:	3f012e15 	svccc	0x00012e15
    21a4:	3a0e0319 	bcc	382e10 <__Stack_Size+0x382a10>
    21a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    21ac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    21b0:	97184006 	ldrls	r4, [r8, -r6]
    21b4:	13011942 	movwne	r1, #6466	; 0x1942
    21b8:	34160000 	ldrcc	r0, [r6], #-0
    21bc:	3a0e0300 	bcc	382dc4 <__Stack_Size+0x3829c4>
    21c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21c4:	00170213 	andseq	r0, r7, r3, lsl r2
    21c8:	00051700 	andeq	r1, r5, r0, lsl #14
    21cc:	0b3a0e03 	bleq	e859e0 <__Stack_Size+0xe855e0>
    21d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    21d4:	00001702 	andeq	r1, r0, r2, lsl #14
    21d8:	03000518 	movweq	r0, #1304	; 0x518
    21dc:	3b0b3a0e 	blcc	2d0a1c <__Stack_Size+0x2d061c>
    21e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21e4:	19000018 	stmdbne	r0, {r3, r4}
    21e8:	0b0b000f 	bleq	2c222c <__Stack_Size+0x2c1e2c>
    21ec:	00001349 	andeq	r1, r0, r9, asr #6
    21f0:	0182891a 	orreq	r8, r2, sl, lsl r9
    21f4:	95011100 	strls	r1, [r1, #-256]	; 0x100
    21f8:	13311942 	teqne	r1, #1081344	; 0x108000
    21fc:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    2200:	11010182 	smlabbne	r1, r2, r1, r0
    2204:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    2208:	00001331 	andeq	r1, r0, r1, lsr r3
    220c:	01828a1c 	orreq	r8, r2, ip, lsl sl
    2210:	91180200 	tstls	r8, r0, lsl #4
    2214:	00001842 	andeq	r1, r0, r2, asr #16
    2218:	3f012e1d 	svccc	0x00012e1d
    221c:	3a0e0319 	bcc	382e88 <__Stack_Size+0x382a88>
    2220:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2224:	11134919 	tstne	r3, r9, lsl r9
    2228:	40061201 	andmi	r1, r6, r1, lsl #4
    222c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2230:	00001301 	andeq	r1, r0, r1, lsl #6
    2234:	3f002e1e 	svccc	0x00002e1e
    2238:	3a0e0319 	bcc	382ea4 <__Stack_Size+0x382aa4>
    223c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2240:	11134919 	tstne	r3, r9, lsl r9
    2244:	40061201 	andmi	r1, r6, r1, lsl #4
    2248:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    224c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    2250:	03193f01 	tsteq	r9, #1, 30
    2254:	3b0b3a0e 	blcc	2d0a94 <__Stack_Size+0x2d0694>
    2258:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    225c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2260:	97184006 	ldrls	r4, [r8, -r6]
    2264:	13011942 	movwne	r1, #6466	; 0x1942
    2268:	05200000 	streq	r0, [r0, #-0]!
    226c:	3a0e0300 	bcc	382e74 <__Stack_Size+0x382a74>
    2270:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2274:	00170213 	andseq	r0, r7, r3, lsl r2
    2278:	00342100 	eorseq	r2, r4, r0, lsl #2
    227c:	0b3a0e03 	bleq	e85a90 <__Stack_Size+0xe85690>
    2280:	1349053b 	movtne	r0, #38203	; 0x953b
    2284:	00001702 	andeq	r1, r0, r2, lsl #14
    2288:	03003422 	movweq	r3, #1058	; 0x422
    228c:	3b0b3a08 	blcc	2d0ab4 <__Stack_Size+0x2d06b4>
    2290:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2294:	23000017 	movwcs	r0, #23
    2298:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    229c:	0b3a0e03 	bleq	e85ab0 <__Stack_Size+0xe856b0>
    22a0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    22a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22ac:	00130119 	andseq	r0, r3, r9, lsl r1
    22b0:	00052400 	andeq	r2, r5, r0, lsl #8
    22b4:	0b3a0e03 	bleq	e85ac8 <__Stack_Size+0xe856c8>
    22b8:	1349053b 	movtne	r0, #38203	; 0x953b
    22bc:	00001802 	andeq	r1, r0, r2, lsl #16
    22c0:	3f002e25 	svccc	0x00002e25
    22c4:	3a0e0319 	bcc	382f30 <__Stack_Size+0x382b30>
    22c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    22cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    22d0:	97184006 	ldrls	r4, [r8, -r6]
    22d4:	00001942 	andeq	r1, r0, r2, asr #18
    22d8:	3f002e26 	svccc	0x00002e26
    22dc:	3a0e0319 	bcc	382f48 <__Stack_Size+0x382b48>
    22e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    22e4:	00193c19 	andseq	r3, r9, r9, lsl ip
    22e8:	012e2700 	teqeq	lr, r0, lsl #14
    22ec:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    22f0:	0b3b0b3a 	bleq	ec4fe0 <__Stack_Size+0xec4be0>
    22f4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    22f8:	00001301 	andeq	r1, r0, r1, lsl #6
    22fc:	49000528 	stmdbmi	r0, {r3, r5, r8, sl}
    2300:	29000013 	stmdbcs	r0, {r0, r1, r4}
    2304:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2308:	0b3a0e03 	bleq	e85b1c <__Stack_Size+0xe8571c>
    230c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2310:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    2314:	01000000 	mrseq	r0, (UNDEF: 0)
    2318:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    231c:	0e030b13 	vmoveq.32	d3[0], r0
    2320:	01110e1b 	tsteq	r1, fp, lsl lr
    2324:	17100612 			; <UNDEFINED> instruction: 0x17100612
    2328:	24020000 	strcs	r0, [r2], #-0
    232c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2330:	000e030b 	andeq	r0, lr, fp, lsl #6
    2334:	00160300 	andseq	r0, r6, r0, lsl #6
    2338:	0b3a0803 	bleq	e8434c <__Stack_Size+0xe83f4c>
    233c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2340:	16040000 	strne	r0, [r4], -r0
    2344:	3a0e0300 	bcc	382f4c <__Stack_Size+0x382b4c>
    2348:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    234c:	05000013 	streq	r0, [r0, #-19]
    2350:	13490035 	movtne	r0, #36917	; 0x9035
    2354:	04060000 	streq	r0, [r6], #-0
    2358:	3a0b0b01 	bcc	2c4f64 <__Stack_Size+0x2c4b64>
    235c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2360:	07000013 	smladeq	r0, r3, r0, r0
    2364:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2368:	00000d1c 	andeq	r0, r0, ip, lsl sp
    236c:	03002808 	movweq	r2, #2056	; 0x808
    2370:	000d1c08 	andeq	r1, sp, r8, lsl #24
    2374:	01130900 	tsteq	r3, r0, lsl #18
    2378:	0b3a0b0b 	bleq	e84fac <__Stack_Size+0xe84bac>
    237c:	1301053b 	movwne	r0, #5435	; 0x153b
    2380:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2384:	3a080300 	bcc	202f8c <__Stack_Size+0x202b8c>
    2388:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    238c:	000b3813 	andeq	r3, fp, r3, lsl r8
    2390:	00160b00 	andseq	r0, r6, r0, lsl #22
    2394:	0b3a0e03 	bleq	e85ba8 <__Stack_Size+0xe857a8>
    2398:	1349053b 	movtne	r0, #38203	; 0x953b
    239c:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    23a0:	03193f01 	tsteq	r9, #1, 30
    23a4:	3b0b3a0e 	blcc	2d0be4 <__Stack_Size+0x2d07e4>
    23a8:	1119270b 	tstne	r9, fp, lsl #14
    23ac:	40061201 	andmi	r1, r6, r1, lsl #4
    23b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23b4:	00001301 	andeq	r1, r0, r1, lsl #6
    23b8:	0182890d 	orreq	r8, r2, sp, lsl #18
    23bc:	31011101 	tstcc	r1, r1, lsl #2
    23c0:	00130113 	andseq	r0, r3, r3, lsl r1
    23c4:	828a0e00 	addhi	r0, sl, #0, 28
    23c8:	18020001 	stmdane	r2, {r0}
    23cc:	00184291 	mulseq	r8, r1, r2
    23d0:	82890f00 	addhi	r0, r9, #0, 30
    23d4:	01110101 	tsteq	r1, r1, lsl #2
    23d8:	31194295 			; <UNDEFINED> instruction: 0x31194295
    23dc:	10000013 	andne	r0, r0, r3, lsl r0
    23e0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23ec:	05110000 	ldreq	r0, [r1, #-0]
    23f0:	3a0e0300 	bcc	382ff8 <__Stack_Size+0x382bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	00341200 	eorseq	r1, r4, r0, lsl #4
    2400:	0b3a0e03 	bleq	e85c14 <__Stack_Size+0xe85814>
    2404:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2408:	00001702 	andeq	r1, r0, r2, lsl #14
    240c:	01828913 	orreq	r8, r2, r3, lsl r9
    2410:	95011100 	strls	r1, [r1, #-256]	; 0x100
    2414:	13311942 	teqne	r1, #1081344	; 0x108000
    2418:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    241c:	03193f01 	tsteq	r9, #1, 30
    2420:	3b0b3a0e 	blcc	2d0c60 <__Stack_Size+0x2d0860>
    2424:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2428:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    242c:	97184006 	ldrls	r4, [r8, -r6]
    2430:	13011942 	movwne	r1, #6466	; 0x1942
    2434:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    2438:	03193f01 	tsteq	r9, #1, 30
    243c:	3b0b3a0e 	blcc	2d0c7c <__Stack_Size+0x2d087c>
    2440:	11192705 	tstne	r9, r5, lsl #14
    2444:	40061201 	andmi	r1, r6, r1, lsl #4
    2448:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    244c:	00001301 	andeq	r1, r0, r1, lsl #6
    2450:	03000516 	movweq	r0, #1302	; 0x516
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	02134905 	andseq	r4, r3, #81920	; 0x14000
    245c:	17000017 	smladne	r0, r7, r0, r0
    2460:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2464:	0b3a0e03 	bleq	e85c78 <__Stack_Size+0xe85878>
    2468:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    246c:	1301193c 	movwne	r1, #6460	; 0x193c
    2470:	05180000 	ldreq	r0, [r8, #-0]
    2474:	00134900 	andseq	r4, r3, r0, lsl #18
    2478:	002e1900 	eoreq	r1, lr, r0, lsl #18
    247c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2480:	0b3b0b3a 	bleq	ec5170 <__Stack_Size+0xec4d70>
    2484:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2488:	01000000 	mrseq	r0, (UNDEF: 0)
    248c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2490:	0e030b13 	vmoveq.32	d3[0], r0
    2494:	01110e1b 	tsteq	r1, fp, lsl lr
    2498:	17100612 			; <UNDEFINED> instruction: 0x17100612
    249c:	24020000 	strcs	r0, [r2], #-0
    24a0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    24a4:	000e030b 	andeq	r0, lr, fp, lsl #6
    24a8:	00160300 	andseq	r0, r6, r0, lsl #6
    24ac:	0b3a0803 	bleq	e844c0 <__Stack_Size+0xe840c0>
    24b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24b4:	26040000 	strcs	r0, [r4], -r0
    24b8:	00134900 	andseq	r4, r3, r0, lsl #18
    24bc:	00160500 	andseq	r0, r6, r0, lsl #10
    24c0:	0b3a0e03 	bleq	e85cd4 <__Stack_Size+0xe858d4>
    24c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24c8:	35060000 	strcc	r0, [r6, #-0]
    24cc:	00134900 	andseq	r4, r3, r0, lsl #18
    24d0:	01040700 	tsteq	r4, r0, lsl #14
    24d4:	0b3a0b0b 	bleq	e85108 <__Stack_Size+0xe84d08>
    24d8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    24dc:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    24e0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    24e4:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    24e8:	08030028 	stmdaeq	r3, {r3, r5}
    24ec:	00000d1c 	andeq	r0, r0, ip, lsl sp
    24f0:	0b01130a 	bleq	47120 <__Stack_Size+0x46d20>
    24f4:	3b0b3a0b 	blcc	2d0d28 <__Stack_Size+0x2d0928>
    24f8:	00130105 	andseq	r0, r3, r5, lsl #2
    24fc:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2500:	0b3a0803 	bleq	e84514 <__Stack_Size+0xe84114>
    2504:	1349053b 	movtne	r0, #38203	; 0x953b
    2508:	00000b38 	andeq	r0, r0, r8, lsr fp
    250c:	03000d0c 	movweq	r0, #3340	; 0xd0c
    2510:	3b0b3a0e 	blcc	2d0d50 <__Stack_Size+0x2d0950>
    2514:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2518:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    251c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2524:	00001349 	andeq	r1, r0, r9, asr #6
    2528:	0b01130e 	bleq	47168 <__Stack_Size+0x46d68>
    252c:	3b0b3a0b 	blcc	2d0d60 <__Stack_Size+0x2d0960>
    2530:	0013010b 	andseq	r0, r3, fp, lsl #2
    2534:	000d0f00 	andeq	r0, sp, r0, lsl #30
    2538:	0b3a0e03 	bleq	e85d4c <__Stack_Size+0xe8594c>
    253c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2540:	00000b38 	andeq	r0, r0, r8, lsr fp
    2544:	3f002e10 	svccc	0x00002e10
    2548:	3a0e0319 	bcc	3831b4 <__Stack_Size+0x382db4>
    254c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2550:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2554:	97184006 	ldrls	r4, [r8, -r6]
    2558:	00001942 	andeq	r1, r0, r2, asr #18
    255c:	3f012e11 	svccc	0x00012e11
    2560:	3a0e0319 	bcc	3831cc <__Stack_Size+0x382dcc>
    2564:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2568:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    256c:	97184006 	ldrls	r4, [r8, -r6]
    2570:	13011942 	movwne	r1, #6466	; 0x1942
    2574:	05120000 	ldreq	r0, [r2, #-0]
    2578:	3a0e0300 	bcc	383180 <__Stack_Size+0x382d80>
    257c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2580:	00180213 	andseq	r0, r8, r3, lsl r2
    2584:	00051300 	andeq	r1, r5, r0, lsl #6
    2588:	0b3a0e03 	bleq	e85d9c <__Stack_Size+0xe8599c>
    258c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2590:	00001702 	andeq	r1, r0, r2, lsl #14
    2594:	03003414 	movweq	r3, #1044	; 0x414
    2598:	3b0b3a0e 	blcc	2d0dd8 <__Stack_Size+0x2d09d8>
    259c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    25a0:	15000017 	strne	r0, [r0, #-23]
    25a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25a8:	0b3a0e03 	bleq	e85dbc <__Stack_Size+0xe859bc>
    25ac:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    25b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    25b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    25b8:	00130119 	andseq	r0, r3, r9, lsl r1
    25bc:	00051600 	andeq	r1, r5, r0, lsl #12
    25c0:	0b3a0e03 	bleq	e85dd4 <__Stack_Size+0xe859d4>
    25c4:	1349053b 	movtne	r0, #38203	; 0x953b
    25c8:	00001802 	andeq	r1, r0, r2, lsl #16
    25cc:	03000517 	movweq	r0, #1303	; 0x517
    25d0:	3b0b3a0e 	blcc	2d0e10 <__Stack_Size+0x2d0a10>
    25d4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25d8:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    25dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    25e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    25e4:	17021349 	strne	r1, [r2, -r9, asr #6]
    25e8:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    25ec:	03193f00 	tsteq	r9, #0, 30
    25f0:	3b0b3a0e 	blcc	2d0e30 <__Stack_Size+0x2d0a30>
    25f4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    25f8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    25fc:	97184006 	ldrls	r4, [r8, -r6]
    2600:	00001942 	andeq	r1, r0, r2, asr #18
    2604:	0300341a 	movweq	r3, #1050	; 0x41a
    2608:	3b0b3a08 	blcc	2d0e30 <__Stack_Size+0x2d0a30>
    260c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2610:	1b000017 	blne	2674 <__Stack_Size+0x2274>
    2614:	0b0b000f 	bleq	2c2658 <__Stack_Size+0x2c2258>
    2618:	00001349 	andeq	r1, r0, r9, asr #6
    261c:	3f012e1c 	svccc	0x00012e1c
    2620:	3a0e0319 	bcc	38328c <__Stack_Size+0x382e8c>
    2624:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2628:	11134919 	tstne	r3, r9, lsl r9
    262c:	40061201 	andmi	r1, r6, r1, lsl #4
    2630:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2634:	00001301 	andeq	r1, r0, r1, lsl #6
    2638:	3f012e1d 	svccc	0x00012e1d
    263c:	3a0e0319 	bcc	3832a8 <__Stack_Size+0x382ea8>
    2640:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2644:	11134919 	tstne	r3, r9, lsl r9
    2648:	40061201 	andmi	r1, r6, r1, lsl #4
    264c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2650:	00001301 	andeq	r1, r0, r1, lsl #6
    2654:	0300341e 	movweq	r3, #1054	; 0x41e
    2658:	3b0b3a0e 	blcc	2d0e98 <__Stack_Size+0x2d0a98>
    265c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2660:	1f000018 	svcne	0x00000018
    2664:	01018289 	smlabbeq	r1, r9, r2, r8
    2668:	13310111 	teqne	r1, #1073741828	; 0x40000004
    266c:	00001301 	andeq	r1, r0, r1, lsl #6
    2670:	01828a20 	orreq	r8, r2, r0, lsr #20
    2674:	91180200 	tstls	r8, r0, lsl #4
    2678:	00001842 	andeq	r1, r0, r2, asr #16
    267c:	01828921 	orreq	r8, r2, r1, lsr #18
    2680:	31011101 	tstcc	r1, r1, lsl #2
    2684:	22000013 	andcs	r0, r0, #19
    2688:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    268c:	0b3a0e03 	bleq	e85ea0 <__Stack_Size+0xe85aa0>
    2690:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2694:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2698:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    269c:	23000019 	movwcs	r0, #25
    26a0:	13490101 	movtne	r0, #37121	; 0x9101
    26a4:	00001301 	andeq	r1, r0, r1, lsl #6
    26a8:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
    26ac:	000b2f13 	andeq	r2, fp, r3, lsl pc
    26b0:	11010000 	mrsne	r0, (UNDEF: 1)
    26b4:	130e2501 	movwne	r2, #58625	; 0xe501
    26b8:	1b0e030b 	blne	3832ec <__Stack_Size+0x382eec>
    26bc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    26c0:	00171006 	andseq	r1, r7, r6
    26c4:	00240200 	eoreq	r0, r4, r0, lsl #4
    26c8:	0b3e0b0b 	bleq	f852fc <__Stack_Size+0xf84efc>
    26cc:	00000e03 	andeq	r0, r0, r3, lsl #28
    26d0:	03001603 	movweq	r1, #1539	; 0x603
    26d4:	3b0b3a08 	blcc	2d0efc <__Stack_Size+0x2d0afc>
    26d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    26dc:	00160400 	andseq	r0, r6, r0, lsl #8
    26e0:	0b3a0e03 	bleq	e85ef4 <__Stack_Size+0xe85af4>
    26e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26e8:	35050000 	strcc	r0, [r5, #-0]
    26ec:	00134900 	andseq	r4, r3, r0, lsl #18
    26f0:	01040600 	tsteq	r4, r0, lsl #12
    26f4:	0b3a0b0b 	bleq	e85328 <__Stack_Size+0xe84f28>
    26f8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    26fc:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    2700:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    2704:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    2708:	08030028 	stmdaeq	r3, {r3, r5}
    270c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2710:	0b011309 	bleq	4733c <__Stack_Size+0x46f3c>
    2714:	3b0b3a0b 	blcc	2d0f48 <__Stack_Size+0x2d0b48>
    2718:	00130105 	andseq	r0, r3, r5, lsl #2
    271c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    2720:	0b3a0803 	bleq	e84734 <__Stack_Size+0xe84334>
    2724:	1349053b 	movtne	r0, #38203	; 0x953b
    2728:	00000b38 	andeq	r0, r0, r8, lsr fp
    272c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2730:	3b0b3a0e 	blcc	2d0f70 <__Stack_Size+0x2d0b70>
    2734:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2738:	0c00000b 	stceq	0, cr0, [r0], {11}
    273c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2740:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2744:	00001349 	andeq	r1, r0, r9, asr #6
    2748:	0b01130d 	bleq	47384 <__Stack_Size+0x46f84>
    274c:	3b0b3a0b 	blcc	2d0f80 <__Stack_Size+0x2d0b80>
    2750:	0013010b 	andseq	r0, r3, fp, lsl #2
    2754:	000d0e00 	andeq	r0, sp, r0, lsl #28
    2758:	0b3a0e03 	bleq	e85f6c <__Stack_Size+0xe85b6c>
    275c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2760:	00000b38 	andeq	r0, r0, r8, lsr fp
    2764:	3f012e0f 	svccc	0x00012e0f
    2768:	3a0e0319 	bcc	3833d4 <__Stack_Size+0x382fd4>
    276c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2770:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2774:	97184006 	ldrls	r4, [r8, -r6]
    2778:	13011942 	movwne	r1, #6466	; 0x1942
    277c:	05100000 	ldreq	r0, [r0, #-0]
    2780:	3a0e0300 	bcc	383388 <__Stack_Size+0x382f88>
    2784:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2788:	00170213 	andseq	r0, r7, r3, lsl r2
    278c:	82891100 	addhi	r1, r9, #0, 2
    2790:	01110101 	tsteq	r1, r1, lsl #2
    2794:	13011331 	movwne	r1, #4913	; 0x1331
    2798:	8a120000 	bhi	4827a0 <__Stack_Size+0x4823a0>
    279c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    27a0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    27a4:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
    27a8:	11010182 	smlabbne	r1, r2, r1, r0
    27ac:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    27b0:	13011331 	movwne	r1, #4913	; 0x1331
    27b4:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    27b8:	11010182 	smlabbne	r1, r2, r1, r0
    27bc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    27c0:	00001331 	andeq	r1, r0, r1, lsr r3
    27c4:	0b000f15 	bleq	6420 <__Stack_Size+0x6020>
    27c8:	0013490b 	andseq	r4, r3, fp, lsl #18
    27cc:	00051600 	andeq	r1, r5, r0, lsl #12
    27d0:	0b3a0e03 	bleq	e85fe4 <__Stack_Size+0xe85be4>
    27d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27d8:	00001802 	andeq	r1, r0, r2, lsl #16
    27dc:	03003417 	movweq	r3, #1047	; 0x417
    27e0:	3b0b3a0e 	blcc	2d1020 <__Stack_Size+0x2d0c20>
    27e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    27e8:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    27ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
    27f0:	0b3b0b3a 	bleq	ec54e0 <__Stack_Size+0xec50e0>
    27f4:	17021349 	strne	r1, [r2, -r9, asr #6]
    27f8:	34190000 	ldrcc	r0, [r9], #-0
    27fc:	3a0e0300 	bcc	383404 <__Stack_Size+0x383004>
    2800:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2804:	00180213 	andseq	r0, r8, r3, lsl r2
    2808:	82891a00 	addhi	r1, r9, #0, 20
    280c:	01110101 	tsteq	r1, r1, lsl #2
    2810:	00001331 	andeq	r1, r0, r1, lsr r3
    2814:	3f012e1b 	svccc	0x00012e1b
    2818:	3a0e0319 	bcc	383484 <__Stack_Size+0x383084>
    281c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2820:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2824:	97184006 	ldrls	r4, [r8, -r6]
    2828:	13011942 	movwne	r1, #6466	; 0x1942
    282c:	051c0000 	ldreq	r0, [ip, #-0]
    2830:	3a0e0300 	bcc	383438 <__Stack_Size+0x383038>
    2834:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2838:	00180213 	andseq	r0, r8, r3, lsl r2
    283c:	00051d00 	andeq	r1, r5, r0, lsl #26
    2840:	0b3a0e03 	bleq	e86054 <__Stack_Size+0xe85c54>
    2844:	1349053b 	movtne	r0, #38203	; 0x953b
    2848:	00001702 	andeq	r1, r0, r2, lsl #14
    284c:	0300341e 	movweq	r3, #1054	; 0x41e
    2850:	3b0b3a0e 	blcc	2d1090 <__Stack_Size+0x2d0c90>
    2854:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2858:	1f000017 	svcne	0x00000017
    285c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2860:	0b3a0e03 	bleq	e86074 <__Stack_Size+0xe85c74>
    2864:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2868:	01111349 	tsteq	r1, r9, asr #6
    286c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2870:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2874:	20000013 	andcs	r0, r0, r3, lsl r0
    2878:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    287c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2880:	00001349 	andeq	r1, r0, r9, asr #6
    2884:	3f012e21 	svccc	0x00012e21
    2888:	3a0e0319 	bcc	3834f4 <__Stack_Size+0x3830f4>
    288c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2890:	01193c19 	tsteq	r9, r9, lsl ip
    2894:	22000013 	andcs	r0, r0, #19
    2898:	13490005 	movtne	r0, #36869	; 0x9005
    289c:	01000000 	mrseq	r0, (UNDEF: 0)
    28a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    28a4:	0e030b13 	vmoveq.32	d3[0], r0
    28a8:	01110e1b 	tsteq	r1, fp, lsl lr
    28ac:	17100612 			; <UNDEFINED> instruction: 0x17100612
    28b0:	24020000 	strcs	r0, [r2], #-0
    28b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    28b8:	000e030b 	andeq	r0, lr, fp, lsl #6
    28bc:	00160300 	andseq	r0, r6, r0, lsl #6
    28c0:	0b3a0803 	bleq	e848d4 <__Stack_Size+0xe844d4>
    28c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    28c8:	16040000 	strne	r0, [r4], -r0
    28cc:	3a0e0300 	bcc	3834d4 <__Stack_Size+0x3830d4>
    28d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    28d4:	05000013 	streq	r0, [r0, #-19]
    28d8:	13490035 	movtne	r0, #36917	; 0x9035
    28dc:	26060000 	strcs	r0, [r6], -r0
    28e0:	00134900 	andseq	r4, r3, r0, lsl #18
    28e4:	01040700 	tsteq	r4, r0, lsl #14
    28e8:	0b3a0b0b 	bleq	e8551c <__Stack_Size+0xe8511c>
    28ec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    28f0:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    28f4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    28f8:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    28fc:	08030028 	stmdaeq	r3, {r3, r5}
    2900:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2904:	0b01130a 	bleq	47534 <__Stack_Size+0x47134>
    2908:	3b0b3a0b 	blcc	2d113c <__Stack_Size+0x2d0d3c>
    290c:	00130105 	andseq	r0, r3, r5, lsl #2
    2910:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2914:	0b3a0e03 	bleq	e86128 <__Stack_Size+0xe85d28>
    2918:	1349053b 	movtne	r0, #38203	; 0x953b
    291c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2920:	03000d0c 	movweq	r0, #3340	; 0xd0c
    2924:	3b0b3a08 	blcc	2d114c <__Stack_Size+0x2d0d4c>
    2928:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    292c:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    2930:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2934:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2938:	00001349 	andeq	r1, r0, r9, asr #6
    293c:	3f012e0e 	svccc	0x00012e0e
    2940:	3a0e0319 	bcc	3835ac <__Stack_Size+0x3831ac>
    2944:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2948:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    294c:	97184006 	ldrls	r4, [r8, -r6]
    2950:	13011942 	movwne	r1, #6466	; 0x1942
    2954:	050f0000 	streq	r0, [pc, #-0]	; 295c <__Stack_Size+0x255c>
    2958:	3a0e0300 	bcc	383560 <__Stack_Size+0x383160>
    295c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2960:	00180213 	andseq	r0, r8, r3, lsl r2
    2964:	00051000 	andeq	r1, r5, r0
    2968:	0b3a0e03 	bleq	e8617c <__Stack_Size+0xe85d7c>
    296c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2970:	00001702 	andeq	r1, r0, r2, lsl #14
    2974:	3f002e11 	svccc	0x00002e11
    2978:	3a0e0319 	bcc	3835e4 <__Stack_Size+0x3831e4>
    297c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2980:	11134919 	tstne	r3, r9, lsl r9
    2984:	40061201 	andmi	r1, r6, r1, lsl #4
    2988:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    298c:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    2990:	03193f01 	tsteq	r9, #1, 30
    2994:	3b0b3a0e 	blcc	2d11d4 <__Stack_Size+0x2d0dd4>
    2998:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    299c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    29a0:	97184006 	ldrls	r4, [r8, -r6]
    29a4:	00001942 	andeq	r1, r0, r2, asr #18
    29a8:	03003413 	movweq	r3, #1043	; 0x413
    29ac:	3b0b3a0e 	blcc	2d11ec <__Stack_Size+0x2d0dec>
    29b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    29b4:	14000017 	strne	r0, [r0], #-23
    29b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    29bc:	0b3b0b3a 	bleq	ec56ac <__Stack_Size+0xec52ac>
    29c0:	17021349 	strne	r1, [r2, -r9, asr #6]
    29c4:	01000000 	mrseq	r0, (UNDEF: 0)
    29c8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    29cc:	0e030b13 	vmoveq.32	d3[0], r0
    29d0:	01110e1b 	tsteq	r1, fp, lsl lr
    29d4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    29d8:	24020000 	strcs	r0, [r2], #-0
    29dc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    29e0:	000e030b 	andeq	r0, lr, fp, lsl #6
    29e4:	00160300 	andseq	r0, r6, r0, lsl #6
    29e8:	0b3a0803 	bleq	e849fc <__Stack_Size+0xe845fc>
    29ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    29f0:	16040000 	strne	r0, [r4], -r0
    29f4:	3a0e0300 	bcc	3835fc <__Stack_Size+0x3831fc>
    29f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    29fc:	05000013 	streq	r0, [r0, #-19]
    2a00:	13490035 	movtne	r0, #36917	; 0x9035
    2a04:	04060000 	streq	r0, [r6], #-0
    2a08:	3a0b0b01 	bcc	2c5614 <__Stack_Size+0x2c5214>
    2a0c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2a10:	07000013 	smladeq	r0, r3, r0, r0
    2a14:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2a18:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2a1c:	03002808 	movweq	r2, #2056	; 0x808
    2a20:	000d1c08 	andeq	r1, sp, r8, lsl #24
    2a24:	01130900 	tsteq	r3, r0, lsl #18
    2a28:	0b3a0b0b 	bleq	e8565c <__Stack_Size+0xe8525c>
    2a2c:	1301053b 	movwne	r0, #5435	; 0x153b
    2a30:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2a34:	3a080300 	bcc	20363c <__Stack_Size+0x20323c>
    2a38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a3c:	000b3813 	andeq	r3, fp, r3, lsl r8
    2a40:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2a44:	0b3a0e03 	bleq	e86258 <__Stack_Size+0xe85e58>
    2a48:	1349053b 	movtne	r0, #38203	; 0x953b
    2a4c:	00000b38 	andeq	r0, r0, r8, lsr fp
    2a50:	0300160c 	movweq	r1, #1548	; 0x60c
    2a54:	3b0b3a0e 	blcc	2d1294 <__Stack_Size+0x2d0e94>
    2a58:	00134905 	andseq	r4, r3, r5, lsl #18
    2a5c:	01130d00 	tsteq	r3, r0, lsl #26
    2a60:	0b3a0b0b 	bleq	e85694 <__Stack_Size+0xe85294>
    2a64:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2a68:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    2a6c:	3a0e0300 	bcc	383674 <__Stack_Size+0x383274>
    2a70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a74:	000b3813 	andeq	r3, fp, r3, lsl r8
    2a78:	012e0f00 	teqeq	lr, r0, lsl #30
    2a7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2a80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2a84:	0b201927 	bleq	808f28 <__Stack_Size+0x808b28>
    2a88:	00001301 	andeq	r1, r0, r1, lsl #6
    2a8c:	03000510 	movweq	r0, #1296	; 0x510
    2a90:	3b0b3a0e 	blcc	2d12d0 <__Stack_Size+0x2d0ed0>
    2a94:	00134905 	andseq	r4, r3, r5, lsl #18
    2a98:	00341100 	eorseq	r1, r4, r0, lsl #2
    2a9c:	0b3a0e03 	bleq	e862b0 <__Stack_Size+0xe85eb0>
    2aa0:	1349053b 	movtne	r0, #38203	; 0x953b
    2aa4:	0f120000 	svceq	0x00120000
    2aa8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2aac:	13000013 	movwne	r0, #19
    2ab0:	0e03012e 	adfeqsp	f0, f3, #0.5
    2ab4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2ab8:	01111927 	tsteq	r1, r7, lsr #18
    2abc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2ac0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2ac4:	14000013 	strne	r0, [r0], #-19
    2ac8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2acc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2ad0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2ad4:	05150000 	ldreq	r0, [r5, #-0]
    2ad8:	3a0e0300 	bcc	3836e0 <__Stack_Size+0x3832e0>
    2adc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2ae0:	00170213 	andseq	r0, r7, r3, lsl r2
    2ae4:	00341600 	eorseq	r1, r4, r0, lsl #12
    2ae8:	0b3a0e03 	bleq	e862fc <__Stack_Size+0xe85efc>
    2aec:	1349053b 	movtne	r0, #38203	; 0x953b
    2af0:	00001702 	andeq	r1, r0, r2, lsl #14
    2af4:	03003417 	movweq	r3, #1047	; 0x417
    2af8:	3b0b3a08 	blcc	2d1320 <__Stack_Size+0x2d0f20>
    2afc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2b00:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    2b04:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2b08:	0b3a0e03 	bleq	e8631c <__Stack_Size+0xe85f1c>
    2b0c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2b10:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2b14:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2b18:	00130119 	andseq	r0, r3, r9, lsl r1
    2b1c:	00051900 	andeq	r1, r5, r0, lsl #18
    2b20:	0b3a0e03 	bleq	e86334 <__Stack_Size+0xe85f34>
    2b24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2b28:	00001702 	andeq	r1, r0, r2, lsl #14
    2b2c:	0182891a 	orreq	r8, r2, sl, lsl r9
    2b30:	31011101 	tstcc	r1, r1, lsl #2
    2b34:	00130113 	andseq	r0, r3, r3, lsl r1
    2b38:	828a1b00 	addhi	r1, sl, #0, 22
    2b3c:	18020001 	stmdane	r2, {r0}
    2b40:	00184291 	mulseq	r8, r1, r2
    2b44:	82891c00 	addhi	r1, r9, #0, 24
    2b48:	01110101 	tsteq	r1, r1, lsl #2
    2b4c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2b50:	00130113 	andseq	r0, r3, r3, lsl r1
    2b54:	82891d00 	addhi	r1, r9, #0, 26
    2b58:	01110101 	tsteq	r1, r1, lsl #2
    2b5c:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2b60:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    2b64:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2b68:	0b3b0b3a 	bleq	ec5858 <__Stack_Size+0xec5458>
    2b6c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2b70:	341f0000 	ldrcc	r0, [pc], #-0	; 2b78 <__Stack_Size+0x2778>
    2b74:	3a0e0300 	bcc	38377c <__Stack_Size+0x38337c>
    2b78:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b7c:	00170213 	andseq	r0, r7, r3, lsl r2
    2b80:	012e2000 	teqeq	lr, r0
    2b84:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2b88:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2b8c:	01111927 	tsteq	r1, r7, lsr #18
    2b90:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2b94:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2b98:	21000013 	tstcs	r0, r3, lsl r0
    2b9c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2ba0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2ba4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    2ba8:	05220000 	streq	r0, [r2, #-0]!
    2bac:	02133100 	andseq	r3, r3, #0, 2
    2bb0:	23000017 	movwcs	r0, #23
    2bb4:	13310005 	teqne	r1, #5
    2bb8:	00001802 	andeq	r1, r0, r2, lsl #16
    2bbc:	11010b24 	tstne	r1, r4, lsr #22
    2bc0:	00061201 	andeq	r1, r6, r1, lsl #4
    2bc4:	00342500 	eorseq	r2, r4, r0, lsl #10
    2bc8:	17021331 	smladxne	r2, r1, r3, r1
    2bcc:	1d260000 	stcne	0, cr0, [r6, #-0]
    2bd0:	11133101 	tstne	r3, r1, lsl #2
    2bd4:	58061201 	stmdapl	r6, {r0, r9, ip}
    2bd8:	0105590b 	tsteq	r5, fp, lsl #18
    2bdc:	27000013 	smladcs	r0, r3, r0, r0
    2be0:	00018289 	andeq	r8, r1, r9, lsl #5
    2be4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2be8:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
    2bec:	11010182 	smlabbne	r1, r2, r1, r0
    2bf0:	00133101 	andseq	r3, r3, r1, lsl #2
    2bf4:	012e2900 	teqeq	lr, r0, lsl #18
    2bf8:	01111331 	tsteq	r1, r1, lsr r3
    2bfc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2c00:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2c04:	2a000013 	bcs	2c58 <__Stack_Size+0x2858>
    2c08:	0e03012e 	adfeqsp	f0, f3, #0.5
    2c0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2c10:	0b201927 	bleq	8090b4 <__Stack_Size+0x808cb4>
    2c14:	00001301 	andeq	r1, r0, r1, lsl #6
    2c18:	0300342b 	movweq	r3, #1067	; 0x42b
    2c1c:	3b0b3a08 	blcc	2d1444 <__Stack_Size+0x2d1044>
    2c20:	00134905 	andseq	r4, r3, r5, lsl #18
    2c24:	011d2c00 	tsteq	sp, r0, lsl #24
    2c28:	01521331 	cmpeq	r2, r1, lsr r3
    2c2c:	0b581755 	bleq	1608988 <__Stack_Size+0x1608588>
    2c30:	13010559 	movwne	r0, #5465	; 0x1559
    2c34:	0b2d0000 	bleq	b42c3c <__Stack_Size+0xb4283c>
    2c38:	00175501 	andseq	r5, r7, r1, lsl #10
    2c3c:	012e2e00 	teqeq	lr, r0, lsl #28
    2c40:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2c44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2c48:	13491927 	movtne	r1, #39207	; 0x9927
    2c4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2c50:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2c54:	00130119 	andseq	r0, r3, r9, lsl r1
    2c58:	012e2f00 	teqeq	lr, r0, lsl #30
    2c5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2c60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2c64:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2c68:	00001301 	andeq	r1, r0, r1, lsl #6
    2c6c:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
    2c70:	31000013 	tstcc	r0, r3, lsl r0
    2c74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2c78:	0b3a0e03 	bleq	e8648c <__Stack_Size+0xe8608c>
    2c7c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2c80:	0000193c 	andeq	r1, r0, ip, lsr r9
    2c84:	01110100 	tsteq	r1, r0, lsl #2
    2c88:	0b130e25 	bleq	4c6524 <__Stack_Size+0x4c6124>
    2c8c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2c90:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2c94:	00001710 	andeq	r1, r0, r0, lsl r7
    2c98:	0b002402 	bleq	bca8 <__Stack_Size+0xb8a8>
    2c9c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2ca0:	0300000e 	movweq	r0, #14
    2ca4:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2ca8:	0b3b0b3a 	bleq	ec5998 <__Stack_Size+0xec5598>
    2cac:	00001349 	andeq	r1, r0, r9, asr #6
    2cb0:	03001604 	movweq	r1, #1540	; 0x604
    2cb4:	3b0b3a0e 	blcc	2d14f4 <__Stack_Size+0x2d10f4>
    2cb8:	0013490b 	andseq	r4, r3, fp, lsl #18
    2cbc:	00350500 	eorseq	r0, r5, r0, lsl #10
    2cc0:	00001349 	andeq	r1, r0, r9, asr #6
    2cc4:	0b010406 	bleq	43ce4 <__Stack_Size+0x438e4>
    2cc8:	3b0b3a0b 	blcc	2d14fc <__Stack_Size+0x2d10fc>
    2ccc:	0013010b 	andseq	r0, r3, fp, lsl #2
    2cd0:	00280700 	eoreq	r0, r8, r0, lsl #14
    2cd4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2cd8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    2cdc:	1c080300 	stcne	3, cr0, [r8], {-0}
    2ce0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    2ce4:	0b0b0113 	bleq	2c3138 <__Stack_Size+0x2c2d38>
    2ce8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2cec:	00001301 	andeq	r1, r0, r1, lsl #6
    2cf0:	03000d0a 	movweq	r0, #3338	; 0xd0a
    2cf4:	3b0b3a08 	blcc	2d151c <__Stack_Size+0x2d111c>
    2cf8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2cfc:	0b00000b 	bleq	2d30 <__Stack_Size+0x2930>
    2d00:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2d04:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2d08:	0b381349 	bleq	e07a34 <__Stack_Size+0xe07634>
    2d0c:	160c0000 	strne	r0, [ip], -r0
    2d10:	3a0e0300 	bcc	383918 <__Stack_Size+0x383518>
    2d14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2d18:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    2d1c:	0b0b0113 	bleq	2c3170 <__Stack_Size+0x2c2d70>
    2d20:	0b3b0b3a 	bleq	ec5a10 <__Stack_Size+0xec5610>
    2d24:	00001301 	andeq	r1, r0, r1, lsl #6
    2d28:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2d2c:	3b0b3a0e 	blcc	2d156c <__Stack_Size+0x2d116c>
    2d30:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2d34:	0f00000b 	svceq	0x0000000b
    2d38:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2d3c:	0b3a0e03 	bleq	e86550 <__Stack_Size+0xe86150>
    2d40:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2d44:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2d48:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2d4c:	00130119 	andseq	r0, r3, r9, lsl r1
    2d50:	00051000 	andeq	r1, r5, r0
    2d54:	0b3a0e03 	bleq	e86568 <__Stack_Size+0xe86168>
    2d58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2d5c:	00001702 	andeq	r1, r0, r2, lsl #14
    2d60:	01828911 	orreq	r8, r2, r1, lsl r9
    2d64:	31011101 	tstcc	r1, r1, lsl #2
    2d68:	00130113 	andseq	r0, r3, r3, lsl r1
    2d6c:	828a1200 	addhi	r1, sl, #0, 4
    2d70:	18020001 	stmdane	r2, {r0}
    2d74:	00184291 	mulseq	r8, r1, r2
    2d78:	82891300 	addhi	r1, r9, #0, 6
    2d7c:	01110101 	tsteq	r1, r1, lsl #2
    2d80:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2d84:	00130113 	andseq	r0, r3, r3, lsl r1
    2d88:	82891400 	addhi	r1, r9, #0, 8
    2d8c:	01110101 	tsteq	r1, r1, lsl #2
    2d90:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2d94:	15000013 	strne	r0, [r0, #-19]
    2d98:	0b0b000f 	bleq	2c2ddc <__Stack_Size+0x2c29dc>
    2d9c:	00001349 	andeq	r1, r0, r9, asr #6
    2da0:	03003416 	movweq	r3, #1046	; 0x416
    2da4:	3b0b3a0e 	blcc	2d15e4 <__Stack_Size+0x2d11e4>
    2da8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2dac:	17000017 	smladne	r0, r7, r0, r0
    2db0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2db4:	0b3b0b3a 	bleq	ec5aa4 <__Stack_Size+0xec56a4>
    2db8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2dbc:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
    2dc0:	11010182 	smlabbne	r1, r2, r1, r0
    2dc4:	00133101 	andseq	r3, r3, r1, lsl #2
    2dc8:	00051900 	andeq	r1, r5, r0, lsl #18
    2dcc:	0b3a0e03 	bleq	e865e0 <__Stack_Size+0xe861e0>
    2dd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2dd4:	00001802 	andeq	r1, r0, r2, lsl #16
    2dd8:	0300341a 	movweq	r3, #1050	; 0x41a
    2ddc:	3b0b3a0e 	blcc	2d161c <__Stack_Size+0x2d121c>
    2de0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2de4:	1b000017 	blne	2e48 <__Stack_Size+0x2a48>
    2de8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2dec:	0b3a0e03 	bleq	e86600 <__Stack_Size+0xe86200>
    2df0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2df4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2df8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2dfc:	00130119 	andseq	r0, r3, r9, lsl r1
    2e00:	00051c00 	andeq	r1, r5, r0, lsl #24
    2e04:	0b3a0e03 	bleq	e86618 <__Stack_Size+0xe86218>
    2e08:	1349053b 	movtne	r0, #38203	; 0x953b
    2e0c:	00001802 	andeq	r1, r0, r2, lsl #16
    2e10:	0300051d 	movweq	r0, #1309	; 0x51d
    2e14:	3b0b3a0e 	blcc	2d1654 <__Stack_Size+0x2d1254>
    2e18:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2e1c:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    2e20:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2e24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2e28:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2e2c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    2e30:	03193f01 	tsteq	r9, #1, 30
    2e34:	3b0b3a0e 	blcc	2d1674 <__Stack_Size+0x2d1274>
    2e38:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2e3c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2e40:	97184006 	ldrls	r4, [r8, -r6]
    2e44:	13011942 	movwne	r1, #6466	; 0x1942
    2e48:	34200000 	strtcc	r0, [r0], #-0
    2e4c:	3a0e0300 	bcc	383a54 <__Stack_Size+0x383654>
    2e50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2e54:	21000013 	tstcs	r0, r3, lsl r0
    2e58:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2e5c:	0b3a0e03 	bleq	e86670 <__Stack_Size+0xe86270>
    2e60:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2e64:	1301193c 	movwne	r1, #6460	; 0x193c
    2e68:	05220000 	streq	r0, [r2, #-0]!
    2e6c:	00134900 	andseq	r4, r3, r0, lsl #18
    2e70:	11010000 	mrsne	r0, (UNDEF: 1)
    2e74:	11061000 	mrsne	r1, (UNDEF: 6)
    2e78:	03011201 	movweq	r1, #4609	; 0x1201
    2e7c:	25081b08 	strcs	r1, [r8, #-2824]	; 0xb08
    2e80:	00051308 	andeq	r1, r5, r8, lsl #6
    2e84:	11010000 	mrsne	r0, (UNDEF: 1)
    2e88:	130e2501 	movwne	r2, #58625	; 0xe501
    2e8c:	1b0e030b 	blne	383ac0 <__Stack_Size+0x3836c0>
    2e90:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2e94:	00171006 	andseq	r1, r7, r6
    2e98:	00240200 	eoreq	r0, r4, r0, lsl #4
    2e9c:	0b3e0b0b 	bleq	f85ad0 <__Stack_Size+0xf856d0>
    2ea0:	00000e03 	andeq	r0, r0, r3, lsl #28
    2ea4:	3f012e03 	svccc	0x00012e03
    2ea8:	3a0e0319 	bcc	383b14 <__Stack_Size+0x383714>
    2eac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2eb0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2eb4:	97184006 	ldrls	r4, [r8, -r6]
    2eb8:	13011942 	movwne	r1, #6466	; 0x1942
    2ebc:	34040000 	strcc	r0, [r4], #-0
    2ec0:	3a0e0300 	bcc	383ac8 <__Stack_Size+0x3836c8>
    2ec4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2ec8:	05000013 	streq	r0, [r0, #-19]
    2ecc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2ed0:	0b3b0b3a 	bleq	ec5bc0 <__Stack_Size+0xec57c0>
    2ed4:	17021349 	strne	r1, [r2, -r9, asr #6]
    2ed8:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
    2edc:	11000182 	smlabbne	r0, r2, r1, r0
    2ee0:	00133101 	andseq	r3, r3, r1, lsl #2
    2ee4:	000f0700 	andeq	r0, pc, r0, lsl #14
    2ee8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2eec:	34080000 	strcc	r0, [r8], #-0
    2ef0:	3a0e0300 	bcc	383af8 <__Stack_Size+0x3836f8>
    2ef4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2ef8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    2efc:	09000019 	stmdbeq	r0, {r0, r3, r4}
    2f00:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2f04:	0b3b0b3a 	bleq	ec5bf4 <__Stack_Size+0xec57f4>
    2f08:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2f0c:	010a0000 	mrseq	r0, (UNDEF: 10)
    2f10:	01134901 	tsteq	r3, r1, lsl #18
    2f14:	0b000013 	bleq	2f68 <__Stack_Size+0x2b68>
    2f18:	13490021 	movtne	r0, #36897	; 0x9021
    2f1c:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2f20:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
    2f24:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    2f28:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2f2c:	0b3b0b3a 	bleq	ec5c1c <__Stack_Size+0xec581c>
    2f30:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2f34:	00001802 	andeq	r1, r0, r2, lsl #16
    2f38:	4900260e 	stmdbmi	r0, {r1, r2, r3, r9, sl, sp}
    2f3c:	0f000013 	svceq	0x00000013
    2f40:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2f44:	0b3a0e03 	bleq	e86758 <__Stack_Size+0xe86358>
    2f48:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2f4c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    2f50:	24100000 	ldrcs	r0, [r0], #-0
    2f54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2f58:	0008030b 	andeq	r0, r8, fp, lsl #6
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000001fc 	strdeq	r0, [r0], -ip
       4:	00e90002 	rsceq	r0, r9, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	3033374d 	eorscc	r3, r3, sp, asr #14
      20:	5050415f 	subspl	r4, r0, pc, asr r1
      24:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
      28:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      2c:	31663233 	cmncc	r6, r3, lsr r2
      30:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
      34:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      38:	4300636e 	movwmi	r6, #878	; 0x36e
      3c:	3033374d 	eorscc	r3, r3, sp, asr #14
      40:	5050415f 	subspl	r4, r0, pc, asr r1
      44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      48:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
      4c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      50:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
      54:	73000063 	movwvc	r0, #99	; 0x63
      58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      60:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
      64:	00010063 	andeq	r0, r1, r3, rrx
      68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      6c:	31663233 	cmncc	r6, r3, lsr r2
      70:	745f7830 	ldrbvc	r7, [pc], #-2096	; 78 <_Minimum_Stack_Size-0x88>
      74:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      78:	00020068 	andeq	r0, r2, r8, rrx
      7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      80:	31663233 	cmncc	r6, r3, lsr r2
      84:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ffffffcc <SCS_BASE+0x1fff1fcc>
      88:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
      8c:	00000200 	andeq	r0, r0, r0, lsl #4
      90:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
      94:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 9c <_Minimum_Stack_Size-0x64>
      98:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      9c:	00030068 	andeq	r0, r3, r8, rrx
      a0:	5f4d4300 	svcpl	0x004d4300
      a4:	5f4c5844 	svcpl	0x004c5844
      a8:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
      ac:	00030068 	andeq	r0, r3, r8, rrx
      b0:	73797300 	cmnvc	r9, #0, 6
      b4:	5f6d6574 	svcpl	0x006d6574
      b8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
      bc:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      c0:	73690000 	cmnvc	r9, #0
      c4:	00682e72 	rsbeq	r2, r8, r2, ror lr
      c8:	73000003 	movwvc	r0, #3
      cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
      d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      dc:	6f730000 	svcvs	0x00730000
      e0:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
      e4:	00040068 	andeq	r0, r4, r8, rrx
      e8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
      ec:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      f0:	00000000 	andeq	r0, r0, r0
      f4:	01340205 	teqeq	r4, r5, lsl #4
      f8:	39030800 	stmdbcc	r3, {fp}
      fc:	200b0301 	andcs	r0, fp, r1, lsl #6
     100:	01040200 	mrseq	r0, R12_usr
     104:	200b0316 	andcs	r0, fp, r6, lsl r3
     108:	01040200 	mrseq	r0, R12_usr
     10c:	200b0316 	andcs	r0, fp, r6, lsl r3
     110:	01040200 	mrseq	r0, R12_usr
     114:	200b0316 	andcs	r0, fp, r6, lsl r3
     118:	01040200 	mrseq	r0, R12_usr
     11c:	200b0316 	andcs	r0, fp, r6, lsl r3
     120:	03200b03 	teqeq	r0, #3072	; 0xc00
     124:	0b03200b 	bleq	c8158 <__Stack_Size+0xc7d58>
     128:	0b031320 	bleq	c4db0 <__Stack_Size+0xc49b0>
     12c:	200b032e 	andcs	r0, fp, lr, lsr #6
     130:	03200b03 	teqeq	r0, #3072	; 0xc00
     134:	0b03200b 	bleq	c8168 <__Stack_Size+0xc7d68>
     138:	200b0320 	andcs	r0, fp, r0, lsr #6
     13c:	03200b03 	teqeq	r0, #3072	; 0xc00
     140:	0b03200b 	bleq	c8174 <__Stack_Size+0xc7d74>
     144:	200b0320 	andcs	r0, fp, r0, lsr #6
     148:	03200b03 	teqeq	r0, #3072	; 0xc00
     14c:	0b03200d 	bleq	c8188 <__Stack_Size+0xc7d88>
     150:	200b0320 	andcs	r0, fp, r0, lsr #6
     154:	03200b03 	teqeq	r0, #3072	; 0xc00
     158:	0b03200b 	bleq	c818c <__Stack_Size+0xc7d8c>
     15c:	200b0320 	andcs	r0, fp, r0, lsr #6
     160:	13200b03 	teqne	r0, #3072	; 0xc00
     164:	032e0c03 	teqeq	lr, #768	; 0x300
     168:	0b03200c 	bleq	c81a0 <__Stack_Size+0xc7da0>
     16c:	200b0320 	andcs	r0, fp, r0, lsr #6
     170:	03200b03 	teqeq	r0, #3072	; 0xc00
     174:	0c03200b 	stceq	0, cr2, [r3], {11}
     178:	200c0320 	andcs	r0, ip, r0, lsr #6
     17c:	03200b03 	teqeq	r0, #3072	; 0xc00
     180:	2301200d 	movwcs	r2, #4109	; 0x100d
     184:	592f5976 	stmdbpl	pc!, {r1, r2, r4, r5, r6, r8, fp, ip, lr}	; <UNPREDICTABLE>
     188:	3e691d23 	cdpcc	13, 6, cr1, cr9, cr3, {1}
     18c:	3e313e31 	mrccc	14, 1, r3, cr1, cr1, {1}
     190:	4c4d2f2f 	mcrrmi	15, 2, r2, sp, cr15
     194:	314c4c4b 	cmpcc	ip, fp, asr #24
     198:	033c0d03 	teqeq	ip, #3, 26	; 0xc0
     19c:	0b03ac0c 	bleq	eb1d4 <__Stack_Size+0xeadd4>
     1a0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1a4:	03200b03 	teqeq	r0, #3072	; 0xc00
     1a8:	0b03200b 	bleq	c81dc <__Stack_Size+0xc7ddc>
     1ac:	200b0320 	andcs	r0, fp, r0, lsr #6
     1b0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1b4:	03132019 	tsteq	r3, #25
     1b8:	0b032e0b 	bleq	cb9ec <__Stack_Size+0xcb5ec>
     1bc:	0b031320 	bleq	c4e44 <__Stack_Size+0xc4a44>
     1c0:	2014032e 	andscs	r0, r4, lr, lsr #6
     1c4:	03200b03 	teqeq	r0, #3072	; 0xc00
     1c8:	0c03200b 	stceq	0, cr2, [r3], {11}
     1cc:	200c0320 	andcs	r0, ip, r0, lsr #6
     1d0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1d4:	0b03200b 	bleq	c8208 <__Stack_Size+0xc7e08>
     1d8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1dc:	03200b03 	teqeq	r0, #3072	; 0xc00
     1e0:	0b03200b 	bleq	c8214 <__Stack_Size+0xc7e14>
     1e4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1e8:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
     1ec:	03200b03 	teqeq	r0, #3072	; 0xc00
     1f0:	0b03200b 	bleq	c8224 <__Stack_Size+0xc7e24>
     1f4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1f8:	02200c03 	eoreq	r0, r0, #768	; 0x300
     1fc:	01010001 	tsteq	r1, r1
     200:	0000011c 	andeq	r0, r0, ip, lsl r1
     204:	00ce0002 	sbceq	r0, lr, r2
     208:	01020000 	mrseq	r0, (UNDEF: 2)
     20c:	000d0efb 	strdeq	r0, [sp], -fp
     210:	01010101 	tsteq	r1, r1, lsl #2
     214:	01000000 	mrseq	r0, (UNDEF: 0)
     218:	43010000 	movwmi	r0, #4096	; 0x1000
     21c:	3033374d 	eorscc	r3, r3, sp, asr #14
     220:	5050415f 	subspl	r4, r0, pc, asr r1
     224:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     228:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     22c:	31663233 	cmncc	r6, r3, lsr r2
     230:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     234:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     238:	4300636e 	movwmi	r6, #878	; 0x36e
     23c:	3033374d 	eorscc	r3, r3, sp, asr #14
     240:	5050415f 	subspl	r4, r0, pc, asr r1
     244:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     248:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     24c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     250:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     254:	6d000063 	stcvs	0, cr0, [r0, #-396]	; 0xfffffe74
     258:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     25c:	00010063 	andeq	r0, r1, r3, rrx
     260:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     264:	31663233 	cmncc	r6, r3, lsr r2
     268:	745f7830 	ldrbvc	r7, [pc], #-2096	; 270 <_Minimum_Stack_Size+0x170>
     26c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     270:	00020068 	andeq	r0, r2, r8, rrx
     274:	5f4d4300 	svcpl	0x004d4300
     278:	5f4c5844 	svcpl	0x004c5844
     27c:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     280:	00030068 	andeq	r0, r3, r8, rrx
     284:	73797300 	cmnvc	r9, #0, 6
     288:	5f6d6574 	svcpl	0x006d6574
     28c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
     290:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     294:	73750000 	cmnvc	r5, #0
     298:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     29c:	00040068 	andeq	r0, r4, r8, rrx
     2a0:	73797300 	cmnvc	r9, #0, 6
     2a4:	5f6d6574 	svcpl	0x006d6574
     2a8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     2ac:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2b0:	6f730000 	svcvs	0x00730000
     2b4:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
     2b8:	00040068 	andeq	r0, r4, r8, rrx
     2bc:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
     2c0:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2c4:	6f630000 	svcvs	0x00630000
     2c8:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     2cc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     2d0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     2d4:	00000003 	andeq	r0, r0, r3
     2d8:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     2dc:	03080046 	movweq	r0, #32838	; 0x8046
     2e0:	3025012b 	eorcc	r0, r5, fp, lsr #2
     2e4:	3d3d433d 	ldccc	3, cr4, [sp, #-244]!	; 0xffffff0c
     2e8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2ec:	3c3d0303 	ldccc	3, cr0, [sp], #-12
     2f0:	03040200 	movweq	r0, #16896	; 0x4200
     2f4:	2e0d0356 	mcrcs	3, 0, r0, cr13, cr6, {2}
     2f8:	04020040 	streq	r0, [r2], #-64	; 0x40
     2fc:	02003f03 	andeq	r3, r0, #3, 30
     300:	004b0304 	subeq	r0, fp, r4, lsl #6
     304:	3d030402 	cfstrscc	mvf0, [r3, #-8]
     308:	03040200 	movweq	r0, #16896	; 0x4200
     30c:	04020059 	streq	r0, [r2], #-89	; 0x59
     310:	03423803 	movteq	r3, #10243	; 0x2803
     314:	02003c18 	andeq	r3, r0, #24, 24	; 0x1800
     318:	02300104 	eorseq	r0, r0, #4, 2
     31c:	01010007 	tsteq	r1, r7
     320:	000000e1 	andeq	r0, r0, r1, ror #1
     324:	00a00002 	adceq	r0, r0, r2
     328:	01020000 	mrseq	r0, (UNDEF: 2)
     32c:	000d0efb 	strdeq	r0, [sp], -fp
     330:	01010101 	tsteq	r1, r1, lsl #2
     334:	01000000 	mrseq	r0, (UNDEF: 0)
     338:	43010000 	movwmi	r0, #4096	; 0x1000
     33c:	3033374d 	eorscc	r3, r3, sp, asr #14
     340:	5050415f 	subspl	r4, r0, pc, asr r1
     344:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     348:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     34c:	31663233 	cmncc	r6, r3, lsr r2
     350:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     354:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     358:	4300636e 	movwmi	r6, #878	; 0x36e
     35c:	3033374d 	eorscc	r3, r3, sp, asr #14
     360:	5050415f 	subspl	r4, r0, pc, asr r1
     364:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     368:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     36c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     370:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     374:	69000063 	stmdbvs	r0, {r0, r1, r5, r6}
     378:	632e7273 	teqvs	lr, #805306375	; 0x30000007
     37c:	00000100 	andeq	r0, r0, r0, lsl #2
     380:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     384:	30316632 	eorscc	r6, r1, r2, lsr r6
     388:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     38c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     390:	00000200 	andeq	r0, r0, r0, lsl #4
     394:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 39c <_Minimum_Stack_Size+0x29c>
     398:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
     39c:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
     3a0:	00000300 	andeq	r0, r0, r0, lsl #6
     3a4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     3a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
     3ac:	73000004 	movwvc	r0, #4
     3b0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     3b4:	75665f6d 	strbvc	r5, [r6, #-3949]!	; 0xf6d
     3b8:	682e636e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}
     3bc:	00000400 	andeq	r0, r0, r0, lsl #8
     3c0:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     3c4:	00040068 	andeq	r0, r4, r8, rrx
     3c8:	05000000 	streq	r0, [r0, #-0]
     3cc:	00026802 	andeq	r6, r2, r2, lsl #16
     3d0:	013f0308 	teqeq	pc, r8, lsl #6
     3d4:	02005b23 	andeq	r5, r0, #35840	; 0x8c00
     3d8:	58060104 	stmdapl	r6, {r2, r8}
     3dc:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     3e0:	3c060104 	stfccs	f0, [r6], {4}
     3e4:	3e313106 	rsfccs	f3, f1, f6
     3e8:	2a433f3d 	bcs	10d00e4 <__Stack_Size+0x10cfce4>
     3ec:	13861389 	orrne	r1, r6, #603979778	; 0x24000002
     3f0:	13321332 	teqne	r2, #-939524096	; 0xc8000000
     3f4:	03341332 	teqeq	r4, #-939524096	; 0xc8000000
     3f8:	132000ee 	teqne	r0, #238	; 0xee
     3fc:	25321332 	ldrcs	r1, [r2, #-818]!	; 0x332
     400:	01000102 	tsteq	r0, r2, lsl #2
     404:	00016201 	andeq	r6, r1, r1, lsl #4
     408:	be000200 	cdplt	2, 0, cr0, cr0, cr0, {0}
     40c:	02000000 	andeq	r0, r0, #0
     410:	0d0efb01 	vstreq	d15, [lr, #-4]
     414:	01010100 	mrseq	r0, (UNDEF: 17)
     418:	00000001 	andeq	r0, r0, r1
     41c:	01000001 	tsteq	r0, r1
     420:	33374d43 	teqcc	r7, #4288	; 0x10c0
     424:	50415f30 	subpl	r5, r1, r0, lsr pc
     428:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     42c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     430:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     434:	5f783031 	svcpl	0x00783031
     438:	2f62696c 	svccs	0x0062696c
     43c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     440:	33374d43 	teqcc	r7, #4288	; 0x10c0
     444:	50415f30 	subpl	r5, r1, r0, lsr pc
     448:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     44c:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     450:	5f303337 	svcpl	0x00303337
     454:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     458:	0000636e 	andeq	r6, r0, lr, ror #6
     45c:	6267697a 	rsbvs	r6, r7, #1998848	; 0x1e8000
     460:	632e6565 	teqvs	lr, #423624704	; 0x19400000
     464:	00000100 	andeq	r0, r0, r0, lsl #2
     468:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     46c:	30316632 	eorscc	r6, r1, r2, lsr r6
     470:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     474:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     478:	00000200 	andeq	r0, r0, r0, lsl #4
     47c:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     480:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 488 <__Stack_Size+0x88>
     484:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     488:	00030068 	andeq	r0, r3, r8, rrx
     48c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     490:	31663233 	cmncc	r6, r3, lsr r2
     494:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 3dc <_Minimum_Stack_Size+0x2dc>
     498:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     49c:	00000200 	andeq	r0, r0, r0, lsl #4
     4a0:	5f62677a 	svcpl	0x0062677a
     4a4:	2e6c6168 	powcsez	f6, f4, #0.0
     4a8:	00030068 	andeq	r0, r3, r8, rrx
     4ac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4b0:	31663233 	cmncc	r6, r3, lsr r2
     4b4:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     4b8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     4bc:	00020068 	andeq	r0, r2, r8, rrx
     4c0:	61737500 	cmnvs	r3, r0, lsl #10
     4c4:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     4c8:	00000400 	andeq	r0, r0, r0, lsl #8
     4cc:	02050000 	andeq	r0, r5, #0
     4d0:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
     4d4:	21011003 	tstcs	r1, r3
     4d8:	21213d5b 	teqcs	r1, fp, asr sp
     4dc:	32134d21 	andscc	r4, r3, #2112	; 0x840
     4e0:	2f342123 	svccs	0x00342123
     4e4:	411d2f1d 	tstmi	sp, sp, lsl pc
     4e8:	2c2a262a 	stccs	6, cr2, [sl], #-168	; 0xffffff58
     4ec:	25693234 	strbcs	r3, [r9, #-564]!	; 0x234
     4f0:	21673e4e 	cmncs	r7, lr, asr #28
     4f4:	0402004e 	streq	r0, [r2], #-78	; 0x4e
     4f8:	4c306801 	ldcmi	8, cr6, [r0], #-4
     4fc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     500:	3c7a0302 	ldclcc	3, cr0, [sl], #-8
     504:	222e0c03 	eorcs	r0, lr, #768	; 0x300
     508:	00403d31 	subeq	r3, r0, r1, lsr sp
     50c:	06010402 	streq	r0, [r1], -r2, lsl #8
     510:	04020020 	streq	r0, [r2], #-32
     514:	00300603 	eorseq	r0, r0, r3, lsl #12
     518:	3a030402 	bcc	c1528 <__Stack_Size+0xc1128>
     51c:	004c3332 	subeq	r3, ip, r2, lsr r3
     520:	06010402 	streq	r0, [r1], -r2, lsl #8
     524:	213e063c 	teqcs	lr, ip, lsr r6
     528:	213e211f 	teqcs	lr, pc, lsl r1
     52c:	3d31211f 	ldfccs	f2, [r1, #-124]!	; 0xffffff84
     530:	2f25211f 	svccs	0x0025211f
     534:	135b2123 	cmpne	fp, #-1073741816	; 0xc0000008
     538:	75145b3e 	ldrvc	r5, [r4, #-2878]	; 0xb3e
     53c:	0200245d 	andeq	r2, r0, #1560281088	; 0x5d000000
     540:	304c0104 	subcc	r0, ip, r4, lsl #2
     544:	6f033e2f 	svcvs	0x00033e2f
     548:	5814033c 	ldmdapl	r4, {r2, r3, r4, r5, r8, r9}
     54c:	4d4b4b3d 	vstrmi	d20, [fp, #-244]	; 0xffffff0c
     550:	01040200 	mrseq	r0, R12_usr
     554:	035a5a4d 	cmpeq	sl, #315392	; 0x4d000
     558:	1c032e6b 	stcne	14, cr2, [r3], {107}	; 0x6b
     55c:	033d404a 	teqeq	sp, #74	; 0x4a
     560:	30033c53 	andcc	r3, r3, r3, asr ip
     564:	06022158 			; <UNDEFINED> instruction: 0x06022158
     568:	b7010100 	strlt	r0, [r1, -r0, lsl #2]
     56c:	02000000 	andeq	r0, r0, #0
     570:	00007d00 	andeq	r7, r0, r0, lsl #26
     574:	fb010200 	blx	40d7e <__Stack_Size+0x4097e>
     578:	01000d0e 	tsteq	r0, lr, lsl #26
     57c:	00010101 	andeq	r0, r1, r1, lsl #2
     580:	00010000 	andeq	r0, r1, r0
     584:	4d430100 	stfmie	f0, [r3, #-0]
     588:	5f303337 	svcpl	0x00303337
     58c:	2f505041 	svccs	0x00505041
     590:	00637273 	rsbeq	r7, r3, r3, ror r2
     594:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     598:	30316632 	eorscc	r6, r1, r2, lsr r6
     59c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5a0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5a4:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     5a8:	5f303337 	svcpl	0x00303337
     5ac:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     5b0:	0000636e 	andeq	r6, r0, lr, ror #6
     5b4:	5f62677a 	svcpl	0x0062677a
     5b8:	2e6c6168 	powcsez	f6, f4, #0.0
     5bc:	00010063 	andeq	r0, r1, r3, rrx
     5c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5c4:	31663233 	cmncc	r6, r3, lsr r2
     5c8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 5d0 <__Stack_Size+0x1d0>
     5cc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     5d0:	00020068 	andeq	r0, r2, r8, rrx
     5d4:	73797300 	cmnvc	r9, #0, 6
     5d8:	5f6d6574 	svcpl	0x006d6574
     5dc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     5e0:	0300682e 	movweq	r6, #2094	; 0x82e
     5e4:	73750000 	cmnvc	r5, #0
     5e8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     5ec:	00030068 	andeq	r0, r3, r8, rrx
     5f0:	05000000 	streq	r0, [r0, #-0]
     5f4:	0004cc02 	andeq	ip, r4, r2, lsl #24
     5f8:	03261a08 	teqeq	r6, #8, 20	; 0x8000
     5fc:	26315809 	ldrtcs	r5, [r1], -r9, lsl #16
     600:	00312001 	eorseq	r2, r1, r1
     604:	06010402 	streq	r0, [r1], -r2, lsl #8
     608:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     60c:	032f0603 	teqeq	pc, #3145728	; 0x300000
     610:	20316609 	eorscs	r6, r1, r9, lsl #12
     614:	50251b25 	eorpl	r1, r5, r5, lsr #22
     618:	0334675a 	teqeq	r4, #23592960	; 0x1680000
     61c:	16035871 			; <UNDEFINED> instruction: 0x16035871
     620:	0001022e 	andeq	r0, r1, lr, lsr #4
     624:	03e00101 	mvneq	r0, #1073741824	; 0x40000000
     628:	00020000 	andeq	r0, r2, r0
     62c:	00000133 	andeq	r0, r0, r3, lsr r1
     630:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     634:	0101000d 	tsteq	r1, sp
     638:	00000101 	andeq	r0, r0, r1, lsl #2
     63c:	00000100 	andeq	r0, r0, r0, lsl #2
     640:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     644:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     648:	732f5050 	teqvc	pc, #80	; 0x50
     64c:	73006372 	movwvc	r6, #882	; 0x372
     650:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     654:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     658:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     65c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     660:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     664:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     668:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     66c:	4300636e 	movwmi	r6, #878	; 0x36e
     670:	3033374d 	eorscc	r3, r3, sp, asr #14
     674:	2f57485f 	svccs	0x0057485f
     678:	00636e69 	rsbeq	r6, r3, r9, ror #28
     67c:	5f4d4300 	svcpl	0x004d4300
     680:	5f4c5844 	svcpl	0x004c5844
     684:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     688:	00010063 	andeq	r0, r1, r3, rrx
     68c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     690:	31663233 	cmncc	r6, r3, lsr r2
     694:	745f7830 	ldrbvc	r7, [pc], #-2096	; 69c <__Stack_Size+0x29c>
     698:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     69c:	00020068 	andeq	r0, r2, r8, rrx
     6a0:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 6a8 <__Stack_Size+0x2a8>
     6a4:	5f6e6f6d 	svcpl	0x006e6f6d
     6a8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     6ac:	0300682e 	movweq	r6, #2094	; 0x82e
     6b0:	74730000 	ldrbtvc	r0, [r3], #-0
     6b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6b8:	5f783031 	svcpl	0x00783031
     6bc:	2e70616d 	rpwcssz	f6, f0, #5.0
     6c0:	00020068 	andeq	r0, r2, r8, rrx
     6c4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6c8:	31663233 	cmncc	r6, r3, lsr r2
     6cc:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     6d0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     6d4:	00020068 	andeq	r0, r2, r8, rrx
     6d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6dc:	31663233 	cmncc	r6, r3, lsr r2
     6e0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffeb8 <SCS_BASE+0x1fff1eb8>
     6e4:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     6e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6ec:	74730000 	ldrbtvc	r0, [r3], #-0
     6f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6f4:	5f783031 	svcpl	0x00783031
     6f8:	2e706b62 	vsubcs.f64	d22, d0, d18
     6fc:	00020068 	andeq	r0, r2, r8, rrx
     700:	73797300 	cmnvc	r9, #0, 6
     704:	5f6d6574 	svcpl	0x006d6574
     708:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     70c:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     710:	697a0000 	ldmdbvs	sl!, {}^	; <UNPREDICTABLE>
     714:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     718:	0300682e 	movweq	r6, #2094	; 0x82e
     71c:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     720:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     724:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     728:	00682e63 	rsbeq	r2, r8, r3, ror #28
     72c:	6c000004 	stcvs	0, cr0, [r0], {4}
     730:	682e6465 	stmdavs	lr!, {r0, r2, r5, r6, sl, sp, lr}
     734:	00000400 	andeq	r0, r0, r0, lsl #8
     738:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
     73c:	00682e64 	rsbeq	r2, r8, r4, ror #28
     740:	73000004 	movwvc	r0, #4
     744:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     748:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     74c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     750:	00682e63 	rsbeq	r2, r8, r3, ror #28
     754:	75000002 	strvc	r0, [r0, #-2]
     758:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     75c:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     760:	00000000 	andeq	r0, r0, r0
     764:	05380205 	ldreq	r0, [r8, #-517]!	; 0x205
     768:	db030800 	blle	c2770 <__Stack_Size+0xc2370>
     76c:	4b210102 	blmi	840b7c <__Stack_Size+0x84077c>
     770:	03277583 	teqeq	r7, #549453824	; 0x20c00000
     774:	83752079 	cmnhi	r5, #121	; 0x79
     778:	22758383 	rsbscs	r8, r5, #201326594	; 0xc000002
     77c:	4b3f762c 	blmi	fde034 <__Stack_Size+0xfddc34>
     780:	032ca15a 	teqeq	ip, #-2147483626	; 0x80000016
     784:	22f203e6 	rscscs	r0, r2, #-1744830461	; 0x98000003
     788:	01040200 	mrseq	r0, R12_usr
     78c:	78062006 	stmdavc	r6, {r1, r2, sp}
     790:	593f2f2d 	ldmdbpl	pc!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
     794:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
     798:	20060104 	andcs	r0, r6, r4, lsl #2
     79c:	0d034b06 	vstreq	d4, [r3, #-24]	; 0xffffffe8
     7a0:	2f1f593c 	svccs	0x001f593c
     7a4:	01040200 	mrseq	r0, R12_usr
     7a8:	02002006 	andeq	r2, r0, #6
     7ac:	03060204 	movweq	r0, #25092	; 0x6204
     7b0:	1a037469 	bne	dd95c <__Stack_Size+0xdd55c>
     7b4:	0023693c 	eoreq	r6, r3, ip, lsr r9
     7b8:	06020402 	streq	r0, [r2], -r2, lsl #8
     7bc:	04020066 	streq	r0, [r2], #-102	; 0x66
     7c0:	40920601 	addsmi	r0, r2, r1, lsl #12
     7c4:	01040200 	mrseq	r0, R12_usr
     7c8:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     7cc:	02005701 	andeq	r5, r0, #262144	; 0x40000
     7d0:	002f0104 	eoreq	r0, pc, r4, lsl #2
     7d4:	1f010402 	svcne	0x00010402
     7d8:	03975730 	orrseq	r5, r7, #48, 14	; 0xc00000
     7dc:	0f032e72 	svceq	0x00032e72
     7e0:	00236a20 	eoreq	r6, r3, r0, lsr #20
     7e4:	06010402 	streq	r0, [r1], -r2, lsl #8
     7e8:	04020058 	streq	r0, [r2], #-88	; 0x58
     7ec:	4c064a02 	stcmi	10, cr4, [r6], {2}
     7f0:	31221b33 	teqcc	r2, r3, lsr fp
     7f4:	83322aad 	teqhi	r2, #708608	; 0xad000
     7f8:	03ad2529 			; <UNDEFINED> instruction: 0x03ad2529
     7fc:	91282e78 	teqls	r8, r8, ror lr
     800:	3e3da09f 	mrccc	0, 1, sl, cr13, cr15, {4}
     804:	040200c9 	streq	r0, [r2], #-201	; 0xc9
     808:	26a56a01 	strtcs	r6, [r5], r1, lsl #20
     80c:	01040200 	mrseq	r0, R12_usr
     810:	76062006 	strvc	r2, [r6], -r6
     814:	4c4b67b2 	mcrrmi	7, 11, r6, fp, cr2
     818:	03207603 	teqeq	r0, #3145728	; 0x300000
     81c:	2f67581f 	svccs	0x0067581f
     820:	032f2f2d 	teqeq	pc, #45, 30	; 0xb4
     824:	3d03205e 	stccc	0, cr2, [r3, #-376]	; 0xfffffe88
     828:	4d034d4a 	stcmi	13, cr4, [r3, #-296]	; 0xfffffed8
     82c:	304c4b20 	subcc	r4, ip, r0, lsr #22
     830:	7559224b 	ldrbvc	r2, [r9, #-587]	; 0x24b
     834:	2d2f6722 	stccs	7, cr6, [pc, #-136]!	; 7b4 <__Stack_Size+0x3b4>
     838:	0a032f2f 	beq	cc4fc <__Stack_Size+0xcc0fc>
     83c:	4c424c20 	mcrrmi	12, 2, r4, r2, cr0
     840:	033e414b 	teqeq	lr, #-1073741806	; 0xc0000012
     844:	cd034a3d 	vstrgt	s8, [r3, #-244]	; 0xffffff0c
     848:	2326667a 	teqcs	r6, #127926272	; 0x7a00000
     84c:	1c2f2355 	stcne	3, cr2, [pc], #-340	; 700 <__Stack_Size+0x300>
     850:	09032d32 	stmdbeq	r3, {r1, r4, r5, r8, sl, fp, sp}
     854:	79031f20 	stmdbvc	r3, {r5, r8, r9, sl, fp, ip}
     858:	302f362e 	eorcc	r3, pc, lr, lsr #12
     85c:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
     860:	72036620 	andvc	r6, r3, #32, 12	; 0x2000000
     864:	79773e20 	ldmdbvc	r7!, {r5, r9, sl, fp, ip, sp}^
     868:	01040200 	mrseq	r0, R12_usr
     86c:	3f06c806 	svccc	0x0006c806
     870:	04020033 	streq	r0, [r2], #-51	; 0x33
     874:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     878:	5b773e31 	blpl	1dd0144 <__Stack_Size+0x1dcfd44>
     87c:	207803a6 	rsbscs	r0, r8, r6, lsr #7
     880:	77305022 	ldrvc	r5, [r0, -r2, lsr #32]!
     884:	0030d75b 	eorseq	sp, r0, fp, asr r7
     888:	06010402 	streq	r0, [r1], -r2, lsl #8
     88c:	3e31063c 	mrccc	6, 1, r0, cr1, cr12, {1}
     890:	04020077 	streq	r0, [r2], #-119	; 0x77
     894:	23085b02 	movwcs	r5, #35586	; 0x8b02
     898:	02001e30 	andeq	r1, r0, #48, 28	; 0x300
     89c:	00300104 	eorseq	r0, r0, r4, lsl #2
     8a0:	85030402 	strhi	r0, [r3, #-1026]	; 0x402
     8a4:	1f2f4d4c 	svcne	0x002f4d4c
     8a8:	3e33313d 	mrccc	1, 1, r3, cr3, cr13, {1}
     8ac:	0200215b 	andeq	r2, r0, #-1073741802	; 0xc0000016
     8b0:	20060104 	andcs	r0, r6, r4, lsl #2
     8b4:	35924c06 	ldrcc	r4, [r2, #3078]	; 0xc06
     8b8:	2f207903 	svccs	0x00207903
     8bc:	212d2f4c 	teqcs	sp, ip, asr #30
     8c0:	2f2d2f1f 	svccs	0x002d2f1f
     8c4:	2e0a033f 	mcrcs	3, 0, r0, cr10, cr15, {1}
     8c8:	5d763e25 	ldclpl	14, cr3, [r6, #-148]!	; 0xffffff6c
     8cc:	01040200 	mrseq	r0, R12_usr
     8d0:	4006c806 	andmi	ip, r6, r6, lsl #16
     8d4:	762f3050 			; <UNDEFINED> instruction: 0x762f3050
     8d8:	331ba55b 	tstcc	fp, #381681664	; 0x16c00000
     8dc:	315b762f 	cmpcc	fp, pc, lsr #12
     8e0:	0402001d 	streq	r0, [r2], #-29
     8e4:	2f5a9301 	svccs	0x005a9301
     8e8:	04020076 	streq	r0, [r2], #-118	; 0x76
     8ec:	02005a02 	andeq	r5, r0, #8192	; 0x2000
     8f0:	00be0104 	adcseq	r0, lr, r4, lsl #2
     8f4:	76030402 	strvc	r0, [r3], -r2, lsl #8
     8f8:	4a7fb403 	bmi	1fed90c <__Stack_Size+0x1fed50c>
     8fc:	02040200 	andeq	r0, r4, #0, 4
     900:	2000dd03 	andcs	sp, r0, r3, lsl #26
     904:	02040200 	andeq	r0, r4, #0, 4
     908:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 904 <__Stack_Size+0x504>
     90c:	02040200 	andeq	r0, r4, #0, 4
     910:	2000e303 	andcs	lr, r0, r3, lsl #6
     914:	02040200 	andeq	r0, r4, #0, 4
     918:	207f9d03 	rsbscs	r9, pc, r3, lsl #26
     91c:	00e1035e 	rsceq	r0, r1, lr, asr r3
     920:	1d237720 	stcne	7, cr7, [r3, #-128]!	; 0xffffff80
     924:	01040200 	mrseq	r0, R12_usr
     928:	00773e3f 	rsbseq	r3, r7, pc, lsr lr
     92c:	06010402 	streq	r0, [r1], -r2, lsl #8
     930:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     934:	003e0603 	eorseq	r0, lr, r3, lsl #12
     938:	56030402 	strpl	r0, [r3], -r2, lsl #8
     93c:	03040200 	movweq	r0, #16896	; 0x4200
     940:	04020022 	streq	r0, [r2], #-34	; 0x22
     944:	30322c03 	eorscc	r2, r2, r3, lsl #24
     948:	5d2f301e 	stcpl	0, cr3, [pc, #-120]!	; 8d8 <__Stack_Size+0x4d8>
     94c:	3e2f3d5a 	mcrcc	13, 1, r3, cr15, cr10, {2}
     950:	003f3f2f 	eorseq	r3, pc, pc, lsr #30
     954:	06010402 	streq	r0, [r1], -r2, lsl #8
     958:	2f5c0658 	svccs	0x005c0658
     95c:	242a312f 	strtcs	r3, [sl], #-303	; 0x12f
     960:	9f2529bb 	svcls	0x002529bb
     964:	c9d73329 	ldmibgt	r7, {r0, r3, r5, r8, r9, ip, sp}^
     968:	032e7703 	teqeq	lr, #786432	; 0xc0000
     96c:	03a12e09 			; <UNDEFINED> instruction: 0x03a12e09
     970:	0a032076 	beq	c8b50 <__Stack_Size+0xc8750>
     974:	73039f20 	movwvc	r9, #16160	; 0x3f20
     978:	200d0320 	andcs	r0, sp, r0, lsr #6
     97c:	2072039f 			; <UNDEFINED> instruction: 0x2072039f
     980:	d7200e03 	strle	r0, [r0, -r3, lsl #28]!
     984:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
     988:	0391200f 	orrseq	r2, r1, #15
     98c:	0e032072 	mcreq	0, 0, r2, cr3, cr2, {3}
     990:	04020020 	streq	r0, [r2], #-32
     994:	30336901 	eorscc	r6, r3, r1, lsl #18
     998:	004d3068 	subeq	r3, sp, r8, rrx
     99c:	06010402 	streq	r0, [r1], -r2, lsl #8
     9a0:	2c32064a 	ldccs	6, cr0, [r2], #-296	; 0xfffffed8
     9a4:	1f221e22 	svcne	0x00221e22
     9a8:	1e226721 	cdpne	7, 2, cr6, cr2, cr1, {1}
     9ac:	831d3169 	tsthi	sp, #1073741850	; 0x4000001a
     9b0:	2f751e22 	svccs	0x00751e22
     9b4:	212d3d24 	teqcs	sp, r4, lsr #26
     9b8:	02007583 	andeq	r7, r0, #549453824	; 0x20c00000
     9bc:	60030204 	andvs	r0, r3, r4, lsl #4
     9c0:	3c23032e 	stccc	3, cr0, [r3], #-184	; 0xffffff48
     9c4:	83222c22 	teqhi	r2, #8704	; 0x2200
     9c8:	3d6a211f 	stfcce	f2, [sl, #-124]!	; 0xffffff84
     9cc:	696ac93e 	stmdbvs	sl!, {r1, r2, r3, r4, r5, r8, fp, lr, pc}^
     9d0:	009f5a4b 	addseq	r5, pc, fp, asr #20
     9d4:	6b010402 	blvs	419e4 <__Stack_Size+0x415e4>
     9d8:	0800cb03 	stmdaeq	r0, {r0, r1, r8, r9, fp, lr, pc}
     9dc:	0200302e 	andeq	r3, r0, #46	; 0x2e
     9e0:	58060104 	stmdapl	r6, {r2, r8}
     9e4:	02040200 	andeq	r0, r4, #0, 4
     9e8:	02005906 	andeq	r5, r0, #98304	; 0x18000
     9ec:	3d2d0204 	sfmcc	f0, 4, [sp, #-16]!
     9f0:	01040200 	mrseq	r0, R12_usr
     9f4:	5b065806 	blpl	196a14 <__Stack_Size+0x196614>
     9f8:	74090359 	strvc	r0, [r9], #-857	; 0x359
     9fc:	304c4d30 	subcc	r4, ip, r0, lsr sp
     a00:	0c03403e 	stceq	0, cr4, [r3], {62}	; 0x3e
     a04:	0004023c 	andeq	r0, r4, ip, lsr r2
     a08:	00950101 	addseq	r0, r5, r1, lsl #2
     a0c:	00020000 	andeq	r0, r2, r0
     a10:	00000079 	andeq	r0, r0, r9, ror r0
     a14:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     a18:	0101000d 	tsteq	r1, sp
     a1c:	00000101 	andeq	r0, r0, r1, lsl #2
     a20:	00000100 	andeq	r0, r0, r0, lsl #2
     a24:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     a28:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     a2c:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     a30:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     a34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a38:	5f783031 	svcpl	0x00783031
     a3c:	2f62696c 	svccs	0x0062696c
     a40:	00636e69 	rsbeq	r6, r3, r9, ror #28
     a44:	74756200 	ldrbtvc	r6, [r5], #-512	; 0x200
     a48:	2e6e6f74 	mcrcs	15, 3, r6, cr14, cr4, {3}
     a4c:	00010063 	andeq	r0, r1, r3, rrx
     a50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     a54:	31663233 	cmncc	r6, r3, lsr r2
     a58:	745f7830 	ldrbvc	r7, [pc], #-2096	; a60 <__Stack_Size+0x660>
     a5c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     a60:	00020068 	andeq	r0, r2, r8, rrx
     a64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     a68:	31663233 	cmncc	r6, r3, lsr r2
     a6c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 9b4 <__Stack_Size+0x5b4>
     a70:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     a74:	00000200 	andeq	r0, r0, r0, lsl #4
     a78:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a7c:	30316632 	eorscc	r6, r1, r2, lsr r6
     a80:	70675f78 	rsbvc	r5, r7, r8, ror pc
     a84:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     a88:	00000200 	andeq	r0, r0, r0, lsl #4
     a8c:	02050000 	andeq	r0, r5, #0
     a90:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
     a94:	23012103 	movwcs	r2, #4355	; 0x1103
     a98:	1d312b59 	fldmdbxne	r1!, {d2-d45}	;@ Deprecated
     a9c:	04027731 	streq	r7, [r2], #-1841	; 0x731
     aa0:	22010100 	andcs	r0, r1, #0, 2
     aa4:	02000001 	andeq	r0, r0, #1
     aa8:	00009500 	andeq	r9, r0, r0, lsl #10
     aac:	fb010200 	blx	412b6 <__Stack_Size+0x40eb6>
     ab0:	01000d0e 	tsteq	r0, lr, lsl #26
     ab4:	00010101 	andeq	r0, r1, r1, lsl #2
     ab8:	00010000 	andeq	r0, r1, r0
     abc:	4d430100 	stfmie	f0, [r3, #-0]
     ac0:	5f303337 	svcpl	0x00303337
     ac4:	732f5748 	teqvc	pc, #72, 14	; 0x1200000
     ac8:	73006372 	movwvc	r6, #882	; 0x372
     acc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ad0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ad4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     ad8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     adc:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     ae0:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     ae4:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     ae8:	0000636e 	andeq	r6, r0, lr, ror #6
     aec:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     af0:	00010063 	andeq	r0, r1, r3, rrx
     af4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     af8:	31663233 	cmncc	r6, r3, lsr r2
     afc:	745f7830 	ldrbvc	r7, [pc], #-2096	; b04 <__Stack_Size+0x704>
     b00:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     b04:	00020068 	andeq	r0, r2, r8, rrx
     b08:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b0c:	31663233 	cmncc	r6, r3, lsr r2
     b10:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; a58 <__Stack_Size+0x658>
     b14:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     b18:	00000200 	andeq	r0, r0, r0, lsl #4
     b1c:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     b20:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; b28 <__Stack_Size+0x728>
     b24:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     b28:	00030068 	andeq	r0, r3, r8, rrx
     b2c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b30:	31663233 	cmncc	r6, r3, lsr r2
     b34:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     b38:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     b3c:	00020068 	andeq	r0, r2, r8, rrx
     b40:	05000000 	streq	r0, [r0, #-0]
     b44:	00100002 	andseq	r0, r0, r2
     b48:	01170308 	tsteq	r7, r8, lsl #6
     b4c:	22ad1f13 	adccs	r1, sp, #19, 30	; 0x4c
     b50:	01040200 	mrseq	r0, R12_usr
     b54:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b58:	01040200 	mrseq	r0, R12_usr
     b5c:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b60:	01040200 	mrseq	r0, R12_usr
     b64:	4b062006 	blmi	188b84 <__Stack_Size+0x188784>
     b68:	01040200 	mrseq	r0, R12_usr
     b6c:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b70:	01040200 	mrseq	r0, R12_usr
     b74:	00200e03 	eoreq	r0, r0, r3, lsl #28
     b78:	03010402 	movweq	r0, #5122	; 0x1402
     b7c:	005e2e72 	subseq	r2, lr, r2, ror lr
     b80:	06010402 	streq	r0, [r1], -r2, lsl #8
     b84:	00590620 	subseq	r0, r9, r0, lsr #12
     b88:	06010402 	streq	r0, [r1], -r2, lsl #8
     b8c:	00590620 	subseq	r0, r9, r0, lsr #12
     b90:	06010402 	streq	r0, [r1], -r2, lsl #8
     b94:	004b0620 	subeq	r0, fp, r0, lsr #12
     b98:	06010402 	streq	r0, [r1], -r2, lsl #8
     b9c:	00590620 	subseq	r0, r9, r0, lsr #12
     ba0:	24010402 	strcs	r0, [r1], #-1026	; 0x402
     ba4:	01040200 	mrseq	r0, R12_usr
     ba8:	1f13a52a 	svcne	0x0013a52a
     bac:	304d2221 	subcc	r2, sp, r1, lsr #4
     bb0:	303f304d 	eorscc	r3, pc, sp, asr #32
     bb4:	6c03304d 	stcvs	0, cr3, [r3], {77}	; 0x4d
     bb8:	58280358 	stmdapl	r8!, {r3, r4, r6, r8, r9}
     bbc:	0e035b21 	vmlaeq.f64	d5, d3, d17
     bc0:	01090320 	tsteq	r9, r0, lsr #6
     bc4:	01000202 	tsteq	r0, r2, lsl #4
     bc8:	00031101 	andeq	r1, r3, r1, lsl #2
     bcc:	60000200 	andvs	r0, r0, r0, lsl #4
     bd0:	02000001 	andeq	r0, r0, #1
     bd4:	0d0efb01 	vstreq	d15, [lr, #-4]
     bd8:	01010100 	mrseq	r0, (UNDEF: 17)
     bdc:	00000001 	andeq	r0, r0, r1
     be0:	01000001 	tsteq	r0, r1
     be4:	33374d43 	teqcc	r7, #4288	; 0x10c0
     be8:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
     bec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     bf0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     bf4:	31663233 	cmncc	r6, r3, lsr r2
     bf8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     bfc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c00:	4300636e 	movwmi	r6, #878	; 0x36e
     c04:	3033374d 	eorscc	r3, r3, sp, asr #14
     c08:	5050415f 	subspl	r4, r0, pc, asr r1
     c0c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     c10:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     c14:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     c18:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     c1c:	00632e74 	rsbeq	r2, r3, r4, ror lr
     c20:	73000001 	movwvc	r0, #1
     c24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c2c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     c30:	00682e65 	rsbeq	r2, r8, r5, ror #28
     c34:	73000002 	movwvc	r0, #2
     c38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c40:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     c44:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c48:	74730000 	ldrbtvc	r0, [r3], #-0
     c4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c50:	5f783031 	svcpl	0x00783031
     c54:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     c58:	00020068 	andeq	r0, r2, r8, rrx
     c5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c60:	31663233 	cmncc	r6, r3, lsr r2
     c64:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     c68:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     c6c:	00020068 	andeq	r0, r2, r8, rrx
     c70:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c74:	31663233 	cmncc	r6, r3, lsr r2
     c78:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     c7c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     c80:	00020068 	andeq	r0, r2, r8, rrx
     c84:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c88:	31663233 	cmncc	r6, r3, lsr r2
     c8c:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     c90:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
     c94:	00000200 	andeq	r0, r0, r0, lsl #4
     c98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c9c:	30316632 	eorscc	r6, r1, r2, lsr r6
     ca0:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ca4:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     ca8:	73000002 	movwvc	r0, #2
     cac:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     cb0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cb4:	6173755f 	cmnvs	r3, pc, asr r5
     cb8:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     cbc:	00000200 	andeq	r0, r0, r0, lsl #4
     cc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     cc4:	30316632 	eorscc	r6, r1, r2, lsr r6
     cc8:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ccc:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
     cd0:	00682e6b 	rsbeq	r2, r8, fp, ror #28
     cd4:	73000002 	movwvc	r0, #2
     cd8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     cdc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ce0:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     ce4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ce8:	74730000 	ldrbtvc	r0, [r3], #-0
     cec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     cf0:	5f783031 	svcpl	0x00783031
     cf4:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
     cf8:	00020068 	andeq	r0, r2, r8, rrx
     cfc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d00:	31663233 	cmncc	r6, r3, lsr r2
     d04:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     d08:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     d0c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d10:	6f630000 	svcvs	0x00630000
     d14:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     d18:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; b6c <__Stack_Size+0x76c>
     d1c:	6f726361 	svcvs	0x00726361
     d20:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d24:	697a0000 	ldmdbvs	sl!, {}^	; <UNPREDICTABLE>
     d28:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     d2c:	0300682e 	movweq	r6, #2094	; 0x82e
     d30:	00000000 	andeq	r0, r0, r0
     d34:	10fc0205 	rscsne	r0, ip, r5, lsl #4
     d38:	ed030800 	stc	8, cr0, [r3, #-0]
     d3c:	0a030100 	beq	c1144 <__Stack_Size+0xc0d44>
     d40:	2079032e 	rsbscs	r0, r9, lr, lsr #6
     d44:	213d403f 	teqcs	sp, pc, lsr r0
     d48:	311d331f 	tstcc	sp, pc, lsl r3
     d4c:	2f302d1d 	svccs	0x00302d1d
     d50:	2c3f312f 	ldfcss	f3, [pc], #-188	; c9c <__Stack_Size+0x89c>
     d54:	211f3e22 	tstcs	pc, r2, lsr #28
     d58:	312f2b1f 	teqcc	pc, pc, lsl fp	; <UNPREDICTABLE>
     d5c:	4d4b4b30 	vstrmi	d20, [fp, #-192]	; 0xffffff40
     d60:	3e3d324f 	cdpcc	2, 3, cr3, cr13, cr15, {2}
     d64:	37242f4d 	strcc	r2, [r4, -sp, asr #30]!
     d68:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     d6c:	74190331 	ldrvc	r0, [r9], #-817	; 0x331
     d70:	2d211f21 	stccs	15, cr1, [r1, #-132]!	; 0xffffff7c
     d74:	2f2e6a03 	svccs	0x002e6a03
     d78:	2e15032f 	cdpcs	3, 1, cr0, cr5, cr15, {1}
     d7c:	59695c2f 	stmdbpl	r9!, {r0, r1, r2, r3, r5, sl, fp, ip, lr}^
     d80:	224a0c03 	subcs	r0, sl, #768	; 0x300
     d84:	0e032d4e 	cdpeq	13, 0, cr2, cr3, cr14, {2}
     d88:	4d31233c 	ldcmi	3, cr2, [r1, #-240]!	; 0xffffff10
     d8c:	03221e30 	teqeq	r2, #48, 28	; 0x300
     d90:	4f5c2029 	svcmi	0x005c2029
     d94:	3c52032d 	mrrccc	3, 2, r0, r2, cr13
     d98:	3f3f3f3f 	svccc	0x003f3f3f
     d9c:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     da0:	5d3f0104 	ldfpls	f0, [pc, #-16]!	; d98 <__Stack_Size+0x998>
     da4:	01040200 	mrseq	r0, R12_usr
     da8:	7417033f 	ldrvc	r0, [r7], #-831	; 0x33f
     dac:	2f3d404d 	svccs	0x003d404d
     db0:	251b2f2f 	ldrcs	r2, [fp, #-3887]	; 0xf2f
     db4:	1e222231 	mcrne	2, 1, r2, cr2, cr1, {1}
     db8:	6a4d3022 	bvs	134ce48 <__Stack_Size+0x134ca48>
     dbc:	1e223030 	mcrne	0, 1, r3, cr2, cr0, {1}
     dc0:	694e3022 	stmdbvs	lr, {r1, r5, ip, sp}^
     dc4:	1e22303e 	mcrne	0, 1, r3, cr2, cr14, {1}
     dc8:	6a4d3122 	bvs	134d258 <__Stack_Size+0x134ce58>
     dcc:	2214ae4d 	andscs	sl, r4, #1232	; 0x4d0
     dd0:	223e303e 	eorscs	r3, lr, #62	; 0x3e
     dd4:	324d213f 	subcc	r2, sp, #-1073741809	; 0xc000000f
     dd8:	32231e41 	eorcc	r1, r3, #1040	; 0x410
     ddc:	2f211d2a 	svccs	0x00211d2a
     de0:	30302130 	eorscc	r2, r0, r0, lsr r1
     de4:	6769674d 	strbvs	r6, [r9, -sp, asr #14]!
     de8:	004f4b6c 	subeq	r4, pc, ip, ror #22
     dec:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     df0:	0402005b 	streq	r0, [r2], #-91	; 0x5b
     df4:	005e3d01 	subseq	r3, lr, r1, lsl #26
     df8:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     dfc:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     e00:	4b5c3d01 	blmi	171020c <__Stack_Size+0x170fe0c>
     e04:	03266a4b 	teqeq	r6, #307200	; 0x4b000
     e08:	5926207a 	stmdbpl	r6!, {r1, r3, r4, r5, r6, sp}
     e0c:	4a0a035b 	bmi	281b80 <__Stack_Size+0x281780>
     e10:	1d207803 	stcne	8, cr7, [r0, #-12]!
     e14:	30293023 	eorcc	r3, r9, r3, lsr #32
     e18:	2d302130 	ldfcss	f2, [r0, #-192]!	; 0xffffff40
     e1c:	30292322 	eorcc	r2, r9, r2, lsr #6
     e20:	0b03352a 	bleq	ce2d0 <__Stack_Size+0xcded0>
     e24:	0c034d2e 	stceq	13, cr4, [r3], {46}	; 0x2e
     e28:	2e0f0374 	mcrcs	3, 0, r0, cr15, cr4, {3}
     e2c:	03207403 	teqeq	r0, #50331648	; 0x3000000
     e30:	6b032015 	blvs	c8e8c <__Stack_Size+0xc8a8c>
     e34:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
     e38:	2b312c21 	blcs	c4bec4 <__Stack_Size+0xc4bac4>
     e3c:	362f2f2f 	strtcc	r2, [pc], -pc, lsr #30
     e40:	2f1b3f30 	svccs	0x001b3f30
     e44:	4022302f 	eormi	r3, r2, pc, lsr #32
     e48:	2f2e7a03 	svccs	0x002e7a03
     e4c:	3931302f 	ldmdbcc	r1!, {r0, r1, r2, r3, r5, ip, sp}
     e50:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     e54:	2d211f4c 	stccs	15, cr1, [r1, #-304]!	; 0xfffffed0
     e58:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
     e5c:	2f2f5531 	svccs	0x002f5531
     e60:	3a30312f 	bcc	c0d324 <__Stack_Size+0xc0cf24>
     e64:	0e032f2f 	cdpeq	15, 0, cr2, cr3, cr15, {1}
     e68:	2f39312e 	svccs	0x0039312e
     e6c:	3a332f2f 	bcc	cccb30 <__Stack_Size+0xccc730>
     e70:	09032f2f 	stmdbeq	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     e74:	2f55312e 	svccs	0x0055312e
     e78:	31312f2f 	teqcc	r1, pc, lsr #30
     e7c:	2f2f2f39 	svccs	0x002f2f39
     e80:	2f3a2231 	svccs	0x003a2231
     e84:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
     e88:	312f2f3a 	teqcc	pc, sl, lsr pc	; <UNPREDICTABLE>
     e8c:	820a034c 	andhi	r0, sl, #76, 6	; 0x30000001
     e90:	5d200d03 	stcpl	13, cr0, [r0, #-12]!
     e94:	241f1f4f 	ldrcs	r1, [pc], #-3919	; e9c <__Stack_Size+0xa9c>
     e98:	2f2f2f1c 	svccs	0x002f2f1c
     e9c:	1e40312f 	dvfnesp	f3, f0, #10.0
     ea0:	312f303b 	teqcc	pc, fp, lsr r0	; <UNPREDICTABLE>
     ea4:	303b1e40 	eorscc	r1, fp, r0, asr #28
     ea8:	1b25332f 	blne	94db6c <__Stack_Size+0x94d76c>
     eac:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     eb0:	032e1403 	teqeq	lr, #50331648	; 0x3000000
     eb4:	032e7b83 	teqeq	lr, #134144	; 0x20c00
     eb8:	6f032013 	svcvs	0x00032013
     ebc:	32313020 	eorscc	r3, r1, #32
     ec0:	414c3133 	cmpmi	ip, r3, lsr r1
     ec4:	03201203 	teqeq	r0, #805306368	; 0x30000000
     ec8:	3240206e 	subcc	r2, r0, #110	; 0x6e
     ecc:	31303130 	teqcc	r0, r0, lsr r1
     ed0:	5a594b59 	bpl	1653c3c <__Stack_Size+0x165383c>
     ed4:	79033632 	stmdbvc	r3, {r1, r4, r5, r9, sl, ip, sp}
     ed8:	0009022e 	andeq	r0, r9, lr, lsr #4
     edc:	01ae0101 			; <UNDEFINED> instruction: 0x01ae0101
     ee0:	00020000 	andeq	r0, r2, r0
     ee4:	000000f2 	strdeq	r0, [r0], -r2
     ee8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     eec:	0101000d 	tsteq	r1, sp
     ef0:	00000101 	andeq	r0, r0, r1, lsl #2
     ef4:	00000100 	andeq	r0, r0, r0, lsl #2
     ef8:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     efc:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     f00:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     f04:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     f08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f0c:	5f783031 	svcpl	0x00783031
     f10:	2f62696c 	svccs	0x0062696c
     f14:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f18:	33374d43 	teqcc	r7, #4288	; 0x10c0
     f1c:	50415f30 	subpl	r5, r1, r0, lsr pc
     f20:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     f24:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     f28:	5f303337 	svcpl	0x00303337
     f2c:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     f30:	0000636e 	andeq	r6, r0, lr, ror #6
     f34:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
     f38:	665f6d65 	ldrbvs	r6, [pc], -r5, ror #26
     f3c:	2e636e75 	mcrcs	14, 3, r6, cr3, cr5, {3}
     f40:	00010063 	andeq	r0, r1, r3, rrx
     f44:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f48:	31663233 	cmncc	r6, r3, lsr r2
     f4c:	745f7830 	ldrbvc	r7, [pc], #-2096	; f54 <__Stack_Size+0xb54>
     f50:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     f54:	00020068 	andeq	r0, r2, r8, rrx
     f58:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f5c:	31663233 	cmncc	r6, r3, lsr r2
     f60:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ea8 <__Stack_Size+0xaa8>
     f64:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     f68:	00000200 	andeq	r0, r0, r0, lsl #4
     f6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f70:	30316632 	eorscc	r6, r1, r2, lsr r6
     f74:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     f78:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     f7c:	00020068 	andeq	r0, r2, r8, rrx
     f80:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; f88 <__Stack_Size+0xb88>
     f84:	5f6e6f6d 	svcpl	0x006e6f6d
     f88:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     f8c:	0300682e 	movweq	r6, #2094	; 0x82e
     f90:	74730000 	ldrbtvc	r0, [r3], #-0
     f94:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f98:	5f783031 	svcpl	0x00783031
     f9c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     fa0:	00020068 	andeq	r0, r2, r8, rrx
     fa4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     fa8:	31663233 	cmncc	r6, r3, lsr r2
     fac:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     fb0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     fb4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     fb8:	00000200 	andeq	r0, r0, r0, lsl #4
     fbc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fc0:	30316632 	eorscc	r6, r1, r2, lsr r6
     fc4:	70675f78 	rsbvc	r5, r7, r8, ror pc
     fc8:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     fcc:	00000200 	andeq	r0, r0, r0, lsl #4
     fd0:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     fd4:	00040068 	andeq	r0, r4, r8, rrx
     fd8:	05000000 	streq	r0, [r0, #-0]
     fdc:	00172802 	andseq	r2, r7, r2, lsl #16
     fe0:	02a90308 	adceq	r0, r9, #8, 6	; 0x20000000
     fe4:	5a5a2301 	bpl	1689bf0 <__Stack_Size+0x16897f0>
     fe8:	4b5a5a5a 	blmi	1697958 <__Stack_Size+0x1697558>
     fec:	304a7603 	subcc	r7, sl, r3, lsl #12
     ff0:	24303030 	ldrtcs	r3, [r0], #-48	; 0x30
     ff4:	2e0c0331 	mcrcs	3, 0, r0, cr12, cr1, {1}
     ff8:	003e2320 	eorseq	r2, lr, r0, lsr #6
     ffc:	30010402 	andcc	r0, r1, r2, lsl #8
    1000:	2c224c3f 	stccs	12, cr4, [r2], #-252	; 0xffffff04
    1004:	4022144f 	eormi	r1, r2, pc, asr #8
    1008:	01040200 	mrseq	r0, R12_usr
    100c:	02002006 	andeq	r2, r0, #6
    1010:	002e0304 	eoreq	r0, lr, r4, lsl #6
    1014:	06030402 	streq	r0, [r3], -r2, lsl #8
    1018:	04020024 	streq	r0, [r2], #-36	; 0x24
    101c:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
    1020:	433a0204 	teqmi	sl, #4, 4	; 0x40000000
    1024:	7a3e135c 	bvc	f85d9c <__Stack_Size+0xf8599c>
    1028:	04020013 	streq	r0, [r2], #-19
    102c:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1030:	3d215d2f 	stccc	13, cr5, [r1, #-188]!	; 0xffffff44
    1034:	145c2f1f 	ldrbne	r2, [ip], #-3871	; 0xf1f
    1038:	26314b21 	ldrtcs	r4, [r1], -r1, lsr #22
    103c:	2078035a 	rsbscs	r0, r8, sl, asr r3
    1040:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1044:	04020028 	streq	r0, [r2], #-40	; 0x28
    1048:	00200601 	eoreq	r0, r0, r1, lsl #12
    104c:	06030402 	streq	r0, [r3], -r2, lsl #8
    1050:	004a7303 	subeq	r7, sl, r3, lsl #6
    1054:	21030402 	tstcs	r3, r2, lsl #8
    1058:	03040200 	movweq	r0, #16896	; 0x4200
    105c:	004a1003 	subeq	r1, sl, r3
    1060:	56030402 	strpl	r0, [r3], -r2, lsl #8
    1064:	3e303040 	cdpcc	0, 3, cr3, cr0, cr0, {2}
    1068:	1e3e7968 	cdpne	9, 3, cr7, cr14, cr8, {3}
    106c:	0402006c 	streq	r0, [r2], #-108	; 0x6c
    1070:	00580601 	subseq	r0, r8, r1, lsl #12
    1074:	06020402 	streq	r0, [r2], -r2, lsl #8
    1078:	04020056 	streq	r0, [r2], #-86	; 0x56
    107c:	02002302 	andeq	r2, r0, #134217728	; 0x8000000
    1080:	351d0204 	ldrcc	r0, [sp, #-516]	; 0x204
    1084:	2f238530 	svccs	0x00238530
    1088:	022f593d 	eoreq	r5, pc, #999424	; 0xf4000
    108c:	01010005 	tsteq	r1, r5
    1090:	000000da 	ldrdeq	r0, [r0], -sl
    1094:	00930002 	addseq	r0, r3, r2
    1098:	01020000 	mrseq	r0, (UNDEF: 2)
    109c:	000d0efb 	strdeq	r0, [sp], -fp
    10a0:	01010101 	tsteq	r1, r1, lsl #2
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	43010000 	movwmi	r0, #4096	; 0x1000
    10ac:	3033374d 	eorscc	r3, r3, sp, asr #14
    10b0:	2f57485f 	svccs	0x0057485f
    10b4:	00637273 	rsbeq	r7, r3, r3, ror r2
    10b8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10bc:	30316632 	eorscc	r6, r1, r2, lsr r6
    10c0:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    10c4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    10c8:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
    10cc:	5f303337 	svcpl	0x00303337
    10d0:	2f505041 	svccs	0x00505041
    10d4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    10d8:	63646100 	cmnvs	r4, #0, 2
    10dc:	0100632e 	tsteq	r0, lr, lsr #6
    10e0:	74730000 	ldrbtvc	r0, [r3], #-0
    10e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10e8:	5f783031 	svcpl	0x00783031
    10ec:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    10f0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10f4:	74730000 	ldrbtvc	r0, [r3], #-0
    10f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10fc:	5f783031 	svcpl	0x00783031
    1100:	2e70616d 	rpwcssz	f6, f0, #5.0
    1104:	00020068 	andeq	r0, r2, r8, rrx
    1108:	5f4d4300 	svcpl	0x004d4300
    110c:	5f4c5844 	svcpl	0x004c5844
    1110:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
    1114:	00030068 	andeq	r0, r3, r8, rrx
    1118:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    111c:	31663233 	cmncc	r6, r3, lsr r2
    1120:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
    1124:	682e6364 	stmdavs	lr!, {r2, r5, r6, r8, r9, sp, lr}
    1128:	00000200 	andeq	r0, r0, r0, lsl #4
    112c:	02050000 	andeq	r0, r5, #0
    1130:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
    1134:	13013203 	movwne	r3, #4611	; 0x1203
    1138:	91225d3d 	teqls	r2, sp, lsr sp
    113c:	0b036884 	bleq	db354 <__Stack_Size+0xdaf54>
    1140:	2d91bb4a 	vldrcs	d11, [r1, #296]	; 0x128
    1144:	002e7703 	eoreq	r7, lr, r3, lsl #14
    1148:	3f030402 	svccc	0x00030402
    114c:	03040200 	movweq	r0, #16896	; 0x4200
    1150:	002e6d03 	eoreq	r6, lr, r3, lsl #26
    1154:	03030402 	movweq	r0, #13314	; 0x3402
    1158:	02002e13 	andeq	r2, r0, #304	; 0x130
    115c:	00480304 	subeq	r0, r8, r4, lsl #6
    1160:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    1164:	03040200 	movweq	r0, #16896	; 0x4200
    1168:	000c021e 	andeq	r0, ip, lr, lsl r2
    116c:	01370101 	teqeq	r7, r1, lsl #2
    1170:	00020000 	andeq	r0, r2, r0
    1174:	000000ab 	andeq	r0, r0, fp, lsr #1
    1178:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    117c:	0101000d 	tsteq	r1, sp
    1180:	00000101 	andeq	r0, r0, r1, lsl #2
    1184:	00000100 	andeq	r0, r0, r0, lsl #2
    1188:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    118c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1190:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1194:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1198:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    119c:	5f783031 	svcpl	0x00783031
    11a0:	2f62696c 	svccs	0x0062696c
    11a4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    11a8:	33374d43 	teqcc	r7, #4288	; 0x10c0
    11ac:	50415f30 	subpl	r5, r1, r0, lsr pc
    11b0:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
    11b4:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    11b8:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    11bc:	0100632e 	tsteq	r0, lr, lsr #6
    11c0:	74730000 	ldrbtvc	r0, [r3], #-0
    11c4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    11c8:	5f783031 	svcpl	0x00783031
    11cc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    11d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11d4:	74730000 	ldrbtvc	r0, [r3], #-0
    11d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    11dc:	5f783031 	svcpl	0x00783031
    11e0:	2e70616d 	rpwcssz	f6, f0, #5.0
    11e4:	00020068 	andeq	r0, r2, r8, rrx
    11e8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    11ec:	31663233 	cmncc	r6, r3, lsr r2
    11f0:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    11f4:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    11f8:	00020068 	andeq	r0, r2, r8, rrx
    11fc:	5f4d4300 	svcpl	0x004d4300
    1200:	5f4c5844 	svcpl	0x004c5844
    1204:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
    1208:	00030068 	andeq	r0, r3, r8, rrx
    120c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1210:	31663233 	cmncc	r6, r3, lsr r2
    1214:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 9ec <__Stack_Size+0x5ec>
    1218:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    121c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1220:	00000000 	andeq	r0, r0, r0
    1224:	19a00205 	stmibne	r0!, {r0, r2, r9}
    1228:	2c030800 	stccs	8, cr0, [r3], {-0}
    122c:	96221301 	strtls	r1, [r2], -r1, lsl #6
    1230:	21933013 	orrscs	r3, r3, r3, lsl r0
    1234:	7522144d 	strvc	r1, [r2, #-1101]!	; 0x44d
    1238:	203f2185 	eorscs	r2, pc, r5, lsl #3
    123c:	5a4b2221 	bpl	12c9ac8 <__Stack_Size+0x12c96c8>
    1240:	01040200 	mrseq	r0, R12_usr
    1244:	0d03684b 	stceq	8, cr6, [r3, #-300]	; 0xfffffed4
    1248:	2e740358 	mrccs	3, 3, r0, cr4, cr8, {2}
    124c:	0200304c 	andeq	r3, r0, #76	; 0x4c
    1250:	763d0104 	ldrtvc	r0, [sp], -r4, lsl #2
    1254:	04020030 	streq	r0, [r2], #-48	; 0x30
    1258:	26083d01 	strcs	r3, [r8], -r1, lsl #26
    125c:	f93e6924 			; <UNDEFINED> instruction: 0xf93e6924
    1260:	311d6924 	tstcc	sp, r4, lsr #18
    1264:	4b4bf332 	blmi	12fdf34 <__Stack_Size+0x12fdb34>
    1268:	4b765a50 	blmi	1d97bb0 <__Stack_Size+0x1d977b0>
    126c:	5a5da05a 	bpl	17693dc <__Stack_Size+0x1768fdc>
    1270:	820a0367 	andhi	r0, sl, #-1677721599	; 0x9c000001
    1274:	342e7603 	strtcc	r7, [lr], #-1539	; 0x603
    1278:	251f213b 	ldrcs	r2, [pc, #-315]	; 1145 <__Stack_Size+0xd45>
    127c:	1a23022a 	bne	8c1b2c <__Stack_Size+0x8c172c>
    1280:	311d6928 	tstcc	sp, r8, lsr #18
    1284:	034bad36 	movteq	sl, #48438	; 0xbd36
    1288:	2f4b4a0c 	svccs	0x004b4a0c
    128c:	1d23695a 	stcne	9, cr6, [r3, #-360]!	; 0xfffffe98
    1290:	4a0b033f 	bmi	2c1f94 <__Stack_Size+0x2c1b94>
    1294:	1003675a 	andne	r6, r3, sl, asr r7
    1298:	2e700382 	cdpcs	3, 7, cr0, cr0, cr2, {4}
    129c:	4e4d5936 	mcrmi	9, 2, r5, cr13, cr6, {1}
    12a0:	13dd082a 	bicsne	r0, sp, #2752512	; 0x2a0000
    12a4:	01000802 	tsteq	r0, r2, lsl #16
    12a8:	00011101 	andeq	r1, r1, r1, lsl #2
    12ac:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    12b0:	02000000 	andeq	r0, r0, #0
    12b4:	0d0efb01 	vstreq	d15, [lr, #-4]
    12b8:	01010100 	mrseq	r0, (UNDEF: 17)
    12bc:	00000001 	andeq	r0, r0, r1
    12c0:	01000001 	tsteq	r0, r1
    12c4:	33374d43 	teqcc	r7, #4288	; 0x10c0
    12c8:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    12cc:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    12d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    12d4:	31663233 	cmncc	r6, r3, lsr r2
    12d8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    12dc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    12e0:	0000636e 	andeq	r6, r0, lr, ror #6
    12e4:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
    12e8:	00632e64 	rsbeq	r2, r3, r4, ror #28
    12ec:	73000001 	movwvc	r0, #1
    12f0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    12f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    12f8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    12fc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1300:	73000002 	movwvc	r0, #2
    1304:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1308:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    130c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1310:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1314:	74730000 	ldrbtvc	r0, [r3], #-0
    1318:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    131c:	5f783031 	svcpl	0x00783031
    1320:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1324:	00020068 	andeq	r0, r2, r8, rrx
    1328:	05000000 	streq	r0, [r0, #-0]
    132c:	001ce002 	andseq	lr, ip, r2
    1330:	03ac0308 			; <UNDEFINED> instruction: 0x03ac0308
    1334:	146a1301 	strbtne	r1, [sl], #-769	; 0x301
    1338:	146a1369 	strbtne	r1, [sl], #-873	; 0x369
    133c:	02001369 	andeq	r1, r0, #-1543503871	; 0xa4000001
    1340:	3c060204 	sfmcc	f0, 4, [r6], {4}
    1344:	03210658 	teqeq	r1, #88, 12	; 0x5800000
    1348:	403c00fb 	ldrshtmi	r0, [ip], -fp
    134c:	243a2130 	ldrtcs	r2, [sl], #-304	; 0x130
    1350:	211e4b21 	tstcs	lr, r1, lsr #22
    1354:	3f134f21 	svccc	0x00134f21
    1358:	221e2f23 	andscs	r2, lr, #35, 30	; 0x8c
    135c:	4a7ef003 	bmi	1fbd370 <__Stack_Size+0x1fbcf70>
    1360:	03325a13 	teqeq	r2, #77824	; 0x13000
    1364:	2058018e 	subscs	r0, r8, lr, lsl #3
    1368:	2c305922 	ldccs	9, cr5, [r0], #-136	; 0xffffff78
    136c:	587ef403 	ldmdapl	lr!, {r0, r1, sl, ip, sp, lr, pc}^
    1370:	214e4b13 	cmpcs	lr, r3, lsl fp
    1374:	03200903 	teqeq	r0, #49152	; 0xc000
    1378:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    137c:	3330222e 	teqcc	r0, #-536870910	; 0xe0000002
    1380:	3f325e30 	svccc	0x00325e30
    1384:	2f91843d 	svccs	0x0091843d
    1388:	2321212c 	teqcs	r1, #44, 2
    138c:	4d342122 	ldfmis	f2, [r4, #-136]!	; 0xffffff78
    1390:	03223021 	teqeq	r2, #33	; 0x21
    1394:	21262e7a 	teqcs	r6, sl, ror lr
    1398:	26207903 	strtcs	r7, [r0], -r3, lsl #18
    139c:	1d262121 	stfnes	f2, [r6, #-132]!	; 0xffffff7c
    13a0:	1f2f2223 	svcne	0x002f2223
    13a4:	23221f21 	teqcs	r2, #33, 30	; 0x84
    13a8:	22222c40 	eorcs	r2, r2, #64, 24	; 0x4000
    13ac:	6767221e 			; <UNDEFINED> instruction: 0x6767221e
    13b0:	221e434d 	andscs	r4, lr, #872415233	; 0x34000001
    13b4:	5d22221e 	sfmpl	f2, 4, [r2, #-120]!	; 0xffffff88
    13b8:	000a022a 	andeq	r0, sl, sl, lsr #4
    13bc:	02240101 	eoreq	r0, r4, #1073741824	; 0x40000000
    13c0:	00020000 	andeq	r0, r2, r0
    13c4:	000000ac 	andeq	r0, r0, ip, lsr #1
    13c8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    13cc:	0101000d 	tsteq	r1, sp
    13d0:	00000101 	andeq	r0, r0, r1, lsl #2
    13d4:	00000100 	andeq	r0, r0, r0, lsl #2
    13d8:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    13dc:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    13e0:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    13e4:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    13e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13ec:	5f783031 	svcpl	0x00783031
    13f0:	2f62696c 	svccs	0x0062696c
    13f4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    13f8:	33374d43 	teqcc	r7, #4288	; 0x10c0
    13fc:	50415f30 	subpl	r5, r1, r0, lsr pc
    1400:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
    1404:	67000063 	strvs	r0, [r0, -r3, rrx]
    1408:	5f6f7279 	svcpl	0x006f7279
    140c:	2e636361 	cdpcs	3, 6, cr6, cr3, cr1, {3}
    1410:	00010063 	andeq	r0, r1, r3, rrx
    1414:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1418:	31663233 	cmncc	r6, r3, lsr r2
    141c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1424 <__Stack_Size+0x1024>
    1420:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1424:	00020068 	andeq	r0, r2, r8, rrx
    1428:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    142c:	31663233 	cmncc	r6, r3, lsr r2
    1430:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1378 <__Stack_Size+0xf78>
    1434:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1438:	00000200 	andeq	r0, r0, r0, lsl #4
    143c:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 1444 <__Stack_Size+0x1044>
    1440:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
    1444:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
    1448:	00000300 	andeq	r0, r0, r0, lsl #6
    144c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1450:	30316632 	eorscc	r6, r1, r2, lsr r6
    1454:	70675f78 	rsbvc	r5, r7, r8, ror pc
    1458:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    145c:	00000200 	andeq	r0, r0, r0, lsl #4
    1460:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1464:	30316632 	eorscc	r6, r1, r2, lsr r6
    1468:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    146c:	00682e69 	rsbeq	r2, r8, r9, ror #28
    1470:	00000002 	andeq	r0, r0, r2
    1474:	b8020500 	stmdalt	r2, {r8, sl}
    1478:	0308001e 	movweq	r0, #32798	; 0x801e
    147c:	be130138 	mrclt	1, 0, r0, cr3, cr8, {1}
    1480:	3d236a13 	vstmdbcc	r3!, {s12-s30}
    1484:	1f212f1f 	svcne	0x00212f1f
    1488:	301e222f 	andscc	r2, lr, pc, lsr #4
    148c:	212f1f21 	teqcs	pc, r1, lsr #30
    1490:	7a032f1f 	bvc	cd114 <__Stack_Size+0xccd14>
    1494:	4b353420 	blmi	d4e51c <__Stack_Size+0xd4e11c>
    1498:	1f5a2f59 	svcne	0x005a2f59
    149c:	206f033d 	rsbcs	r0, pc, sp, lsr r3	; <UNPREDICTABLE>
    14a0:	21212221 	teqcs	r1, r1, lsr #4
    14a4:	2122211b 	teqcs	r2, fp, lsl r1
    14a8:	200c0321 	andcs	r0, ip, r1, lsr #6
    14ac:	3d231d23 	stccc	13, cr1, [r3, #-140]!	; 0xffffff74
    14b0:	2f592f59 	svccs	0x00592f59
    14b4:	3d231d31 	stccc	13, cr1, [r3, #-196]!	; 0xffffff3c
    14b8:	2f592f59 	svccs	0x00592f59
    14bc:	0d031c32 	stceq	12, cr1, [r3, #-200]	; 0xffffff38
    14c0:	20770320 	rsbscs	r0, r7, r0, lsr #6
    14c4:	033c0903 	teqeq	ip, #49152	; 0xc000
    14c8:	0f032e7a 	svceq	0x00032e7a
    14cc:	2070032e 	rsbscs	r0, r0, lr, lsr #6
    14d0:	352e0903 	strcc	r0, [lr, #-2307]!	; 0x903
    14d4:	032e7103 	teqeq	lr, #-1073741824	; 0xc0000000
    14d8:	03524a09 	cmpeq	r2, #36864	; 0x9000
    14dc:	09032e71 	stmdbeq	r3, {r0, r4, r5, r6, r9, sl, fp, sp}
    14e0:	20090320 	andcs	r0, r9, r0, lsr #6
    14e4:	03206e03 	teqeq	r0, #3, 28	; 0x30
    14e8:	09032e09 	stmdbeq	r3, {r0, r3, r9, sl, fp, sp}
    14ec:	8230032e 	eorshi	r0, r0, #-1207959552	; 0xb8000000
    14f0:	68146814 	ldmdavs	r4, {r2, r4, fp, sp, lr}
    14f4:	69146914 	ldmdbvs	r4, {r2, r4, r8, fp, sp, lr}
    14f8:	6c146814 	ldcvs	8, cr6, [r4], {20}
    14fc:	68146814 	ldmdavs	r4, {r2, r4, fp, sp, lr}
    1500:	69146914 	ldmdbvs	r4, {r2, r4, r8, fp, sp, lr}
    1504:	6a146814 	bvs	51b55c <__Stack_Size+0x51b15c>
    1508:	01040200 	mrseq	r0, R12_usr
    150c:	005a6724 	subseq	r6, sl, r4, lsr #14
    1510:	4b010402 	blmi	42520 <__Stack_Size+0x42120>
    1514:	01040200 	mrseq	r0, R12_usr
    1518:	005a6767 	subseq	r6, sl, r7, ror #14
    151c:	4b010402 	blmi	4252c <__Stack_Size+0x4212c>
    1520:	01040200 	mrseq	r0, R12_usr
    1524:	005a6767 	subseq	r6, sl, r7, ror #14
    1528:	5c010402 	cfstrspl	mvf0, [r1], {2}
    152c:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1530:	004b0104 	subeq	r0, fp, r4, lsl #2
    1534:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1538:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    153c:	004b0104 	subeq	r0, fp, r4, lsl #2
    1540:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1544:	b0035a67 	andlt	r5, r3, r7, ror #20
    1548:	d803587e 	stmdale	r3, {r1, r2, r3, r4, r5, r6, fp, ip, lr}
    154c:	0200ac01 	andeq	sl, r0, #256	; 0x100
    1550:	67230104 	strvs	r0, [r3, -r4, lsl #2]!
    1554:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1558:	02004b01 	andeq	r4, r0, #1024	; 0x400
    155c:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    1560:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1564:	02004b01 	andeq	r4, r0, #1024	; 0x400
    1568:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    156c:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1570:	5a675e01 	bpl	19d8d7c <__Stack_Size+0x19d897c>
    1574:	01040200 	mrseq	r0, R12_usr
    1578:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    157c:	5a676701 	bpl	19db188 <__Stack_Size+0x19dad88>
    1580:	01040200 	mrseq	r0, R12_usr
    1584:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1588:	5a676701 	bpl	19db194 <__Stack_Size+0x19dad94>
    158c:	587e8503 	ldmdapl	lr!, {r0, r1, r8, sl, pc}^
    1590:	ac028403 	cfstrsge	mvf8, [r2], {3}
    1594:	04020025 	streq	r0, [r2], #-37	; 0x25
    1598:	1e692201 	cdpne	2, 6, cr2, cr9, cr1, {0}
    159c:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15a0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    15a4:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    15a8:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15ac:	00820601 	addeq	r0, r2, r1, lsl #12
    15b0:	06010402 	streq	r0, [r1], -r2, lsl #8
    15b4:	00587603 	subseq	r7, r8, r3, lsl #12
    15b8:	03010402 	movweq	r0, #5122	; 0x1402
    15bc:	5a673c12 	bpl	19d060c <__Stack_Size+0x19d020c>
    15c0:	01040200 	mrseq	r0, R12_usr
    15c4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    15c8:	5a676701 	bpl	19db1d4 <__Stack_Size+0x19dadd4>
    15cc:	01040200 	mrseq	r0, R12_usr
    15d0:	02008206 	andeq	r8, r0, #1610612736	; 0x60000000
    15d4:	03060104 	movweq	r0, #24836	; 0x6104
    15d8:	0e035876 	mcreq	8, 0, r5, cr3, cr6, {3}
    15dc:	7dd9032e 	ldclvc	3, cr0, [r9, #184]	; 0xb8
    15e0:	000c022e 	andeq	r0, ip, lr, lsr #4
    15e4:	020c0101 	andeq	r0, ip, #1073741824	; 0x40000000
    15e8:	00020000 	andeq	r0, r2, r0
    15ec:	00000097 	muleq	r0, r7, r0
    15f0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    15f4:	0101000d 	tsteq	r1, sp
    15f8:	00000101 	andeq	r0, r0, r1, lsl #2
    15fc:	00000100 	andeq	r0, r0, r0, lsl #2
    1600:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1604:	31663233 	cmncc	r6, r3, lsr r2
    1608:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    160c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1610:	73006372 	movwvc	r6, #882	; 0x372
    1614:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1618:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    161c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1620:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1624:	74730000 	ldrbtvc	r0, [r3], #-0
    1628:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    162c:	5f783031 	svcpl	0x00783031
    1630:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1634:	00010063 	andeq	r0, r1, r3, rrx
    1638:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    163c:	31663233 	cmncc	r6, r3, lsr r2
    1640:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1648 <__Stack_Size+0x1248>
    1644:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1648:	00020068 	andeq	r0, r2, r8, rrx
    164c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1650:	31663233 	cmncc	r6, r3, lsr r2
    1654:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 159c <__Stack_Size+0x119c>
    1658:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    165c:	00000200 	andeq	r0, r0, r0, lsl #4
    1660:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1664:	30316632 	eorscc	r6, r1, r2, lsr r6
    1668:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xf78
    166c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1670:	73000002 	movwvc	r0, #2
    1674:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1678:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    167c:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1680:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1684:	00000000 	andeq	r0, r0, r0
    1688:	236c0205 	cmncs	ip, #1342177280	; 0x50000000
    168c:	82030800 	andhi	r0, r3, #0, 16
    1690:	b0240101 	eorlt	r0, r4, r1, lsl #2
    1694:	415a415a 	cmpmi	sl, sl, asr r1
    1698:	7a03425a 	bvc	d2008 <__Stack_Size+0xd1c08>
    169c:	6614032e 	ldrvs	r0, [r4], -lr, lsr #6
    16a0:	03010f03 	movweq	r0, #7939	; 0x1f03
    16a4:	11032071 	tstne	r3, r1, ror r0
    16a8:	403e6a20 	eorsmi	r6, lr, r0, lsr #20
    16ac:	311f4230 	tstcc	pc, r0, lsr r2	; <UNPREDICTABLE>
    16b0:	2f312224 	svccs	0x00312224
    16b4:	580c033e 	stmdapl	ip, {r1, r2, r3, r4, r5, r8, r9}
    16b8:	23233115 	teqcs	r3, #1073741829	; 0x40000005
    16bc:	0d032323 	stceq	3, cr2, [r3, #-140]	; 0xffffff74
    16c0:	231d1a3c 	tstcs	sp, #60, 20	; 0x3c000
    16c4:	4a0f0341 	bmi	3c23d0 <__Stack_Size+0x3c1fd0>
    16c8:	41231d1a 	teqmi	r3, sl, lsl sp
    16cc:	034a1403 	movteq	r1, #41987	; 0xa403
    16d0:	1d250109 	stfnes	f0, [r5, #-36]!	; 0xffffffdc
    16d4:	0c033323 	stceq	3, cr3, [r3], {35}	; 0x23
    16d8:	0b03174a 	bleq	c7408 <__Stack_Size+0xc7008>
    16dc:	0d031958 	stceq	9, cr1, [r3, #-352]	; 0xfffffea0
    16e0:	3c0a0320 	stccc	3, cr0, [sl], {32}
    16e4:	580b0317 	stmdapl	fp, {r0, r1, r2, r4, r8, r9}
    16e8:	200d0319 	andcs	r0, sp, r9, lsl r3
    16ec:	033c0c03 	teqeq	ip, #768	; 0x300
    16f0:	241c0109 	ldrcs	r0, [ip], #-265	; 0x109
    16f4:	4a0c0342 	bmi	302404 <__Stack_Size+0x302004>
    16f8:	200d0319 	andcs	r0, sp, r9, lsl r3
    16fc:	033c0d03 	teqeq	ip, #3, 26	; 0xc0
    1700:	1e240109 	sufnes	f0, f4, #1.0
    1704:	0f033031 	svceq	0x00033031
    1708:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    170c:	4a2e0341 	bmi	b82418 <__Stack_Size+0xb82018>
    1710:	03010a03 	movweq	r0, #6659	; 0x1a03
    1714:	0a032076 	beq	c98f4 <__Stack_Size+0xc94f4>
    1718:	222c2520 	eorcs	r2, ip, #32, 10	; 0x8000000
    171c:	2222304c 	eorcs	r3, r2, #76	; 0x4c
    1720:	304c2233 	subcc	r2, ip, r3, lsr r2
    1724:	33232222 	teqcc	r3, #536870914	; 0x20000002
    1728:	304c221e 	subcc	r2, ip, lr, lsl r2
    172c:	33312222 	teqcc	r1, #536870914	; 0x20000002
    1730:	304c221e 	subcc	r2, ip, lr, lsl r2
    1734:	1e362222 	cdpne	2, 3, cr2, cr6, cr2, {1}
    1738:	22304c22 	eorscs	r4, r0, #8704	; 0x2200
    173c:	2e0f0322 	cdpcs	3, 0, cr0, cr15, cr2, {1}
    1740:	41231d1a 	teqmi	r3, sl, lsl sp
    1744:	174a0c03 	strbne	r0, [sl, -r3, lsl #24]
    1748:	2e090321 	cdpcs	3, 0, cr0, cr9, cr1, {1}
    174c:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
    1750:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    1754:	4a100341 	bmi	402460 <__Stack_Size+0x402060>
    1758:	41231d1a 	teqmi	r3, sl, lsl sp
    175c:	1a4a2b03 	bne	128c370 <__Stack_Size+0x128bf70>
    1760:	03223022 	teqeq	r2, #34	; 0x22
    1764:	1d1a2e0f 	ldcne	14, cr2, [sl, #-60]	; 0xffffffc4
    1768:	10034123 	andne	r4, r3, r3, lsr #2
    176c:	0109034a 	tsteq	r9, sl, asr #6
    1770:	0342241c 	movteq	r2, #9244	; 0x241c
    1774:	03194a0c 	tsteq	r9, #12, 20	; 0xc000
    1778:	2c03200d 	stccs	0, cr2, [r3], {13}
    177c:	010a033c 	tsteq	sl, ip, lsr r3
    1780:	03207603 	teqeq	r0, #3145728	; 0x300000
    1784:	2c25200a 	stccs	0, cr2, [r5], #-40	; 0xffffffd8
    1788:	22304c22 	eorscs	r4, r0, #8704	; 0x2200
    178c:	4c223322 	stcmi	3, cr3, [r2], #-136	; 0xffffff78
    1790:	25222230 	strcs	r2, [r2, #-560]!	; 0x230
    1794:	30683030 	rsbcc	r3, r8, r0, lsr r0
    1798:	0d032222 	sfmeq	f2, 4, [r3, #-136]	; 0xffffff78
    179c:	0109032e 	tsteq	r9, lr, lsr #6
    17a0:	30311e24 	eorscc	r1, r1, r4, lsr #28
    17a4:	192e1403 	stmdbne	lr!, {r0, r1, sl, ip}
    17a8:	262e1103 	strtcs	r1, [lr], -r3, lsl #2
    17ac:	2e1b0321 	cdpcs	3, 1, cr0, cr11, cr1, {1}
    17b0:	224c221a 	subcs	r2, ip, #-1610612735	; 0xa0000001
    17b4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    17b8:	2e200322 	cdpcs	3, 2, cr0, cr0, cr2, {1}
    17bc:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
    17c0:	272e0c03 	strcs	r0, [lr, -r3, lsl #24]!
    17c4:	0341231d 	movteq	r2, #4893	; 0x131d
    17c8:	031a7413 	tsteq	sl, #318767104	; 0x13000000
    17cc:	11032e0d 	tstne	r3, sp, lsl #28
    17d0:	1003184a 	andne	r1, r3, sl, asr #16
    17d4:	010c033c 	tsteq	ip, ip, lsr r3
    17d8:	04020023 	streq	r0, [r2], #-35	; 0x23
    17dc:	02004701 	andeq	r4, r0, #262144	; 0x40000
    17e0:	00230104 	eoreq	r0, r3, r4, lsl #2
    17e4:	23010402 	movwcs	r0, #5122	; 0x1402
    17e8:	033c0a03 	teqeq	ip, #12288	; 0x3000
    17ec:	0b03200f 	bleq	c9830 <__Stack_Size+0xc9430>
    17f0:	00040201 	andeq	r0, r4, r1, lsl #4
    17f4:	00d20101 	sbcseq	r0, r2, r1, lsl #2
    17f8:	00020000 	andeq	r0, r2, r0
    17fc:	00000084 	andeq	r0, r0, r4, lsl #1
    1800:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1804:	0101000d 	tsteq	r1, sp
    1808:	00000101 	andeq	r0, r0, r1, lsl #2
    180c:	00000100 	andeq	r0, r0, r0, lsl #2
    1810:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1814:	31663233 	cmncc	r6, r3, lsr r2
    1818:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    181c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1820:	73006372 	movwvc	r6, #882	; 0x372
    1824:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1828:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    182c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1830:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1834:	74730000 	ldrbtvc	r0, [r3], #-0
    1838:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    183c:	5f783031 	svcpl	0x00783031
    1840:	2e706b62 	vsubcs.f64	d22, d0, d18
    1844:	00010063 	andeq	r0, r1, r3, rrx
    1848:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    184c:	31663233 	cmncc	r6, r3, lsr r2
    1850:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1858 <__Stack_Size+0x1458>
    1854:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1858:	00020068 	andeq	r0, r2, r8, rrx
    185c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1860:	31663233 	cmncc	r6, r3, lsr r2
    1864:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 17ac <__Stack_Size+0x13ac>
    1868:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    186c:	00000200 	andeq	r0, r0, r0, lsl #4
    1870:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1874:	30316632 	eorscc	r6, r1, r2, lsr r6
    1878:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    187c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1880:	00000002 	andeq	r0, r0, r2
    1884:	94020500 	strls	r0, [r2], #-1280	; 0x500
    1888:	03080026 	movweq	r0, #32806	; 0x8026
    188c:	210100c8 	smlabtcs	r1, r8, r0, r0
    1890:	0e032d3e 	mcreq	13, 0, r2, cr3, cr14, {1}
    1894:	0c03163c 	stceq	6, cr1, [r3], {60}	; 0x3c
    1898:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    189c:	13031666 	movwne	r1, #13926	; 0x3666
    18a0:	4d311866 	ldcmi	8, cr1, [r1, #-408]!	; 0xfffffe68
    18a4:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    18a8:	234d3118 	movtcs	r3, #53528	; 0xd118
    18ac:	16580d03 	ldrbne	r0, [r8], -r3, lsl #26
    18b0:	16660c03 	strbtne	r0, [r6], -r3, lsl #24
    18b4:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    18b8:	0a032f13 	beq	cd50c <__Stack_Size+0xcd10c>
    18bc:	0b031458 	bleq	c6a24 <__Stack_Size+0xc6624>
    18c0:	032f139e 	teqeq	pc, #2013265922	; 0x78000002
    18c4:	02144a0a 	andseq	r4, r4, #40960	; 0xa000
    18c8:	0101000a 	tsteq	r1, sl
    18cc:	00000206 	andeq	r0, r0, r6, lsl #4
    18d0:	00880002 	addeq	r0, r8, r2
    18d4:	01020000 	mrseq	r0, (UNDEF: 2)
    18d8:	000d0efb 	strdeq	r0, [sp], -fp
    18dc:	01010101 	tsteq	r1, r1, lsl #2
    18e0:	01000000 	mrseq	r0, (UNDEF: 0)
    18e4:	73010000 	movwvc	r0, #4096	; 0x1000
    18e8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    18ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    18f0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    18f4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    18f8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    18fc:	31663233 	cmncc	r6, r3, lsr r2
    1900:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1904:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1908:	0000636e 	andeq	r6, r0, lr, ror #6
    190c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1910:	30316632 	eorscc	r6, r1, r2, lsr r6
    1914:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1918:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    191c:	00010063 	andeq	r0, r1, r3, rrx
    1920:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1924:	31663233 	cmncc	r6, r3, lsr r2
    1928:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1930 <__Stack_Size+0x1530>
    192c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1930:	00020068 	andeq	r0, r2, r8, rrx
    1934:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1938:	31663233 	cmncc	r6, r3, lsr r2
    193c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1884 <__Stack_Size+0x1484>
    1940:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1944:	00000200 	andeq	r0, r0, r0, lsl #4
    1948:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    194c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1950:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1954:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1958:	00020068 	andeq	r0, r2, r8, rrx
    195c:	05000000 	streq	r0, [r0, #-0]
    1960:	00275402 	eoreq	r5, r7, r2, lsl #8
    1964:	00d60308 	sbcseq	r0, r6, r8, lsl #6
    1968:	03591701 	cmpeq	r9, #262144	; 0x40000
    196c:	5917740e 	ldmdbpl	r7, {r1, r2, r3, sl, ip, sp, lr}
    1970:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
    1974:	740c0359 	strvc	r0, [ip], #-857	; 0x359
    1978:	0b033d14 	bleq	d0dd0 <__Stack_Size+0xd09d0>
    197c:	f6031490 			; <UNDEFINED> instruction: 0xf6031490
    1980:	2f148203 	svccs	0x00148203
    1984:	144a0a03 	strbne	r0, [sl], #-2563	; 0xa03
    1988:	4a0b032f 	bmi	2c264c <__Stack_Size+0x2c224c>
    198c:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
    1990:	15660a03 	strbne	r0, [r6, #-2563]!	; 0xa03
    1994:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1998:	1d28660e 	stcne	6, cr6, [r8, #-56]!	; 0xffffffc8
    199c:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    19a0:	263e1874 			; <UNDEFINED> instruction: 0x263e1874
    19a4:	10032941 	andne	r2, r3, r1, asr #18
    19a8:	4a0f033c 	bmi	3c26a0 <__Stack_Size+0x3c22a0>
    19ac:	660c0317 			; <UNDEFINED> instruction: 0x660c0317
    19b0:	42425015 	submi	r5, r2, #21
    19b4:	344a7003 	strbcc	r7, [sl], #-3
    19b8:	03201003 	teqeq	r0, #3
    19bc:	24203c0c 	strtcs	r3, [r0], #-3084	; 0xc0c
    19c0:	04020031 	streq	r0, [r2], #-49	; 0x31
    19c4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    19c8:	30201903 	eorcc	r1, r0, r3, lsl #18
    19cc:	2f746803 	svccs	0x00746803
    19d0:	b2035d33 	andlt	r5, r3, #3264	; 0xcc0
    19d4:	27202e7a 			; <UNDEFINED> instruction: 0x27202e7a
    19d8:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
    19dc:	304d214b 	subcc	r2, sp, fp, asr #2
    19e0:	0c036b23 	stceq	11, cr6, [r3], {35}	; 0x23
    19e4:	314c244a 	cmpcc	ip, sl, asr #8
    19e8:	4d4b2a24 	vstrmi	s5, [fp, #-144]	; 0xffffff70
    19ec:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
    19f0:	4c243c0c 	stcmi	12, cr3, [r4], #-48	; 0xffffffd0
    19f4:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    19f8:	4b3f212e 	blmi	fc9eb8 <__Stack_Size+0xfc9ab8>
    19fc:	0331304d 	teqeq	r1, #77	; 0x4d
    1a00:	77033c09 	strvc	r3, [r3, -r9, lsl #24]
    1a04:	1d233120 	stfnes	f3, [r3, #-128]!	; 0xffffff80
    1a08:	0a03313f 	beq	cdf0c <__Stack_Size+0xcdb0c>
    1a0c:	036c232e 	cmneq	ip, #-1207959552	; 0xb8000000
    1a10:	2720740d 	strcs	r7, [r0, -sp, lsl #8]!
    1a14:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1a18:	1b253230 	blne	94e2e0 <__Stack_Size+0x94dee0>
    1a1c:	3230314c 	eorscc	r3, r0, #76, 2
    1a20:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    1a24:	0d036c23 	stceq	12, cr6, [r3, #-140]	; 0xffffff74
    1a28:	0327204a 	teqeq	r7, #74	; 0x4a
    1a2c:	30272079 	eorcc	r2, r7, r9, ror r0
    1a30:	4c1c2431 	cfldrsmi	mvf2, [ip], {49}	; 0x31
    1a34:	6b233022 	blvs	8cdac4 <__Stack_Size+0x8cd6c4>
    1a38:	204a0e03 	subcs	r0, sl, r3, lsl #28
    1a3c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1a40:	33313026 	teqcc	r1, #38	; 0x26
    1a44:	243f211b 	ldrtcs	r2, [pc], #-283	; 1a4c <__Stack_Size+0x164c>
    1a48:	30233d1c 	eorcc	r3, r3, ip, lsl sp
    1a4c:	14036b23 	strne	r6, [r3], #-2851	; 0xb23
    1a50:	0f032066 	svceq	0x00032066
    1a54:	77033e20 	strvc	r3, [r3, -r0, lsr #28]
    1a58:	200c032e 	andcs	r0, ip, lr, lsr #6
    1a5c:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1a60:	3d21200b 	stccc	0, cr2, [r1, #-44]!	; 0xffffffd4
    1a64:	033e1e22 	teqeq	lr, #544	; 0x220
    1a68:	15032072 	strne	r2, [r3, #-114]	; 0x72
    1a6c:	1d23372e 	stcne	7, cr3, [r3, #-184]!	; 0xffffff48
    1a70:	033e3023 	teqeq	lr, #35	; 0x23
    1a74:	17032069 	strne	r2, [r3, -r9, rrx]
    1a78:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    1a7c:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    1a80:	6203302e 	andvs	r3, r3, #46	; 0x2e
    1a84:	201e0320 	andscs	r0, lr, r0, lsr #6
    1a88:	5d033f23 	stcpl	15, cr3, [r3, #-140]	; 0xffffff74
    1a8c:	2023032e 	eorcs	r0, r3, lr, lsr #6
    1a90:	205b034c 	subscs	r0, fp, ip, asr #6
    1a94:	23202503 	teqcs	r0, #12582912	; 0xc00000
    1a98:	036b313f 	cmneq	fp, #-1073741809	; 0xc000000f
    1a9c:	26207410 			; <UNDEFINED> instruction: 0x26207410
    1aa0:	0335314c 	teqeq	r5, #76, 2
    1aa4:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
    1aa8:	31304d4b 	teqcc	r0, fp, asr #26
    1aac:	32225a5b 	eorcc	r5, r2, #372736	; 0x5b000
    1ab0:	79314c32 	ldmdbvc	r1!, {r1, r4, r5, sl, fp, lr}
    1ab4:	18036c23 	stmdane	r3, {r0, r1, r5, sl, fp, sp, lr}
    1ab8:	20090374 	andcs	r0, r9, r4, ror r3
    1abc:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1ac0:	3f212009 	svccc	0x00212009
    1ac4:	03207303 	teqeq	r0, #201326592	; 0xc000000
    1ac8:	31302e0d 	teqcc	r0, sp, lsl #28
    1acc:	233e3f76 	teqcs	lr, #472	; 0x1d8
    1ad0:	0007026b 	andeq	r0, r7, fp, ror #4
    1ad4:	017e0101 	cmneq	lr, r1, lsl #2
    1ad8:	00020000 	andeq	r0, r2, r0
    1adc:	00000099 	muleq	r0, r9, r0
    1ae0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1ae4:	0101000d 	tsteq	r1, sp
    1ae8:	00000101 	andeq	r0, r0, r1, lsl #2
    1aec:	00000100 	andeq	r0, r0, r0, lsl #2
    1af0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1af4:	31663233 	cmncc	r6, r3, lsr r2
    1af8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1afc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b00:	73006372 	movwvc	r6, #882	; 0x372
    1b04:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b08:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b0c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1b10:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1b14:	74730000 	ldrbtvc	r0, [r3], #-0
    1b18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b1c:	5f783031 	svcpl	0x00783031
    1b20:	6f697067 	svcvs	0x00697067
    1b24:	0100632e 	tsteq	r0, lr, lsr #6
    1b28:	74730000 	ldrbtvc	r0, [r3], #-0
    1b2c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b30:	5f783031 	svcpl	0x00783031
    1b34:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1b38:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b3c:	74730000 	ldrbtvc	r0, [r3], #-0
    1b40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b44:	5f783031 	svcpl	0x00783031
    1b48:	2e70616d 	rpwcssz	f6, f0, #5.0
    1b4c:	00020068 	andeq	r0, r2, r8, rrx
    1b50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b54:	31663233 	cmncc	r6, r3, lsr r2
    1b58:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1b5c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1b60:	00020068 	andeq	r0, r2, r8, rrx
    1b64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b68:	31663233 	cmncc	r6, r3, lsr r2
    1b6c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1b70:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1b74:	00000200 	andeq	r0, r0, r0, lsl #4
    1b78:	02050000 	andeq	r0, r5, #0
    1b7c:	08002bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, sp}
    1b80:	24013303 	strcs	r3, [r1], #-771	; 0x303
    1b84:	032a4bf5 	teqeq	sl, #250880	; 0x3d400
    1b88:	034bac17 	movteq	sl, #48151	; 0xbc17
    1b8c:	324b2e70 	subcc	r2, fp, #112, 28	; 0x700
    1b90:	034b324b 	movteq	r3, #45643	; 0xb24b
    1b94:	324b2e09 	subcc	r2, fp, #9, 28	; 0x90
    1b98:	7a034259 	bvc	d2504 <__Stack_Size+0xd2104>
    1b9c:	8212032e 	andshi	r0, r2, #-1207959552	; 0xb8000000
    1ba0:	032d4c21 	teqeq	sp, #8448	; 0x2100
    1ba4:	0a034a0f 	beq	d43e8 <__Stack_Size+0xd3fe8>
    1ba8:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1bac:	25200c03 	strcs	r0, [r0, #-3075]!	; 0xc03
    1bb0:	20740333 	rsbscs	r0, r4, r3, lsr r3
    1bb4:	223e3335 	eorscs	r3, lr, #-738197504	; 0xd4000000
    1bb8:	30303022 	eorscc	r3, r0, r2, lsr #32
    1bbc:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1bc0:	2233224d 	eorscs	r2, r3, #-805306364	; 0xd0000004
    1bc4:	02040200 	andeq	r0, r4, #0, 4
    1bc8:	032e6603 	teqeq	lr, #3145728	; 0x300000
    1bcc:	30253c1f 	eorcc	r3, r5, pc, lsl ip
    1bd0:	2f303e21 	svccs	0x00303e21
    1bd4:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1bd8:	31224d1d 	teqcc	r2, sp, lsl sp
    1bdc:	04020022 	streq	r0, [r2], #-34	; 0x22
    1be0:	2e690302 	cdpcs	3, 6, cr0, cr9, cr2, {0}
    1be4:	033c1b03 	teqeq	ip, #3072	; 0xc00
    1be8:	3d142e0d 	ldccc	14, cr2, [r4, #-52]	; 0xffffffcc
    1bec:	3c0d032f 	stccc	3, cr0, [sp], {47}	; 0x2f
    1bf0:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    1bf4:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
    1bf8:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    1bfc:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    1c00:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
    1c04:	2e0d0321 	cdpcs	3, 0, cr0, cr13, cr1, {1}
    1c08:	2e0e0317 	mcrcs	3, 0, r0, cr14, cr7, {0}
    1c0c:	2e110317 	mrccs	3, 0, r0, cr1, cr7, {0}
    1c10:	03322218 	teqeq	r2, #24, 4	; 0x80000001
    1c14:	03162e0e 	tsteq	r6, #14, 28	; 0xe0
    1c18:	30192e0e 	andscc	r2, r9, lr, lsl #28
    1c1c:	22222222 	eorcs	r2, r2, #536870914	; 0x20000002
    1c20:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    1c24:	03305a30 	teqeq	r0, #48, 20	; 0x30000
    1c28:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1c2c:	25276627 	strcs	r6, [r7, #-1575]!	; 0x627
    1c30:	23222345 	teqcs	r2, #335544321	; 0x14000001
    1c34:	284c2f1f 	stmdacs	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp}^
    1c38:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1c3c:	03207003 	teqeq	r0, #3
    1c40:	4b342e0a 	blmi	d0d470 <__Stack_Size+0xd0d070>
    1c44:	034d2231 	movteq	r2, #53809	; 0xd231
    1c48:	03196610 	tsteq	r9, #16, 12	; 0x1000000
    1c4c:	22278279 	eorcs	r8, r7, #-1879048185	; 0x90000007
    1c50:	023d301e 	eorseq	r3, sp, #30
    1c54:	01010005 	tsteq	r1, r5
    1c58:	000001ce 	andeq	r0, r0, lr, asr #3
    1c5c:	009a0002 	addseq	r0, sl, r2
    1c60:	01020000 	mrseq	r0, (UNDEF: 2)
    1c64:	000d0efb 	strdeq	r0, [sp], -fp
    1c68:	01010101 	tsteq	r1, r1, lsl #2
    1c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    1c70:	73010000 	movwvc	r0, #4096	; 0x1000
    1c74:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1c78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1c7c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1c80:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1c84:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1c88:	31663233 	cmncc	r6, r3, lsr r2
    1c8c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1c90:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1c94:	0000636e 	andeq	r6, r0, lr, ror #6
    1c98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ca0:	766e5f78 	uqsub16vc	r5, lr, r8
    1ca4:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    1ca8:	00000100 	andeq	r0, r0, r0, lsl #2
    1cac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cb0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cb4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1cb8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1cbc:	00000200 	andeq	r0, r0, r0, lsl #4
    1cc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cc4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cc8:	616d5f78 	smcvs	54776	; 0xd5f8
    1ccc:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1cd0:	73000002 	movwvc	r0, #2
    1cd4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1cd8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1cdc:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1ce0:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1ce4:	63000002 	movwvs	r0, #2
    1ce8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    1cec:	5f336d78 	svcpl	0x00336d78
    1cf0:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    1cf4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    1d00:	0308002e 	movweq	r0, #32814	; 0x802e
    1d04:	21150124 	tstcs	r5, r4, lsr #2
    1d08:	2f2f4b2d 	svccs	0x002f4b2d
    1d0c:	04020030 	streq	r0, [r2], #-48	; 0x30
    1d10:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1d14:	002c0304 	eoreq	r0, ip, r4, lsl #6
    1d18:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    1d1c:	03040200 	movweq	r0, #16896	; 0x4200
    1d20:	0402001e 	streq	r0, [r2], #-30
    1d24:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1d28:	242c0304 	strtcs	r0, [ip], #-772	; 0x304
    1d2c:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xb03
    1d30:	2f211e3e 	svccs	0x00211e3e
    1d34:	3e232121 	sufccsp	f2, f3, f1
    1d38:	03213d21 	teqeq	r1, #2112	; 0x840
    1d3c:	03176617 	tsteq	r7, #24117248	; 0x1700000
    1d40:	0a039e0e 	beq	e9580 <__Stack_Size+0xe9180>
    1d44:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1d48:	232e0a03 	teqcs	lr, #12288	; 0x3000
    1d4c:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    1d50:	313d1c24 	teqcc	sp, r4, lsr #24
    1d54:	2c95312c 	ldfcss	f3, [r5], {44}	; 0x2c
    1d58:	242b241f 	strtcs	r2, [fp], #-1055	; 0x41f
    1d5c:	3122212f 	teqcc	r2, pc, lsr #2
    1d60:	49211f21 	stmdbmi	r1!, {r0, r5, r8, r9, sl, fp, ip}
    1d64:	03492150 	movteq	r2, #37200	; 0x9150
    1d68:	2f149e0e 	svccs	0x00149e0e
    1d6c:	0b032121 	bleq	ca1f8 <__Stack_Size+0xc9df8>
    1d70:	0b03132e 	bleq	c6a30 <__Stack_Size+0xc6630>
    1d74:	0b03132e 	bleq	c6a34 <__Stack_Size+0xc6634>
    1d78:	0b03132e 	bleq	c6a38 <__Stack_Size+0xc6638>
    1d7c:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
    1d80:	0b03162e 	bleq	c7640 <__Stack_Size+0xc7240>
    1d84:	0b03133c 	bleq	c6a7c <__Stack_Size+0xc667c>
    1d88:	032f132e 	teqeq	pc, #-1207959552	; 0xb8000000
    1d8c:	4c19580b 	ldcmi	8, cr5, [r9], {11}
    1d90:	03660903 	cmneq	r6, #49152	; 0xc000
    1d94:	0316660a 	tsteq	r6, #10485760	; 0xa00000
    1d98:	0316660b 	tsteq	r6, #11534336	; 0xb00000
    1d9c:	2f13ba0c 	svccs	0x0013ba0c
    1da0:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
    1da4:	6609034c 	strvs	r0, [r9], -ip, asr #6
    1da8:	13660b03 	cmnne	r6, #3072	; 0xc00
    1dac:	4a10032f 	bmi	402a70 <__Stack_Size+0x402670>
    1db0:	9e0b0317 	mcrls	3, 0, r0, cr11, cr7, {0}
    1db4:	820b0313 	andhi	r0, fp, #1275068416	; 0x4c000000
    1db8:	82120313 	andshi	r0, r2, #1275068416	; 0x4c000000
    1dbc:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1dc0:	19741303 	ldmdbne	r4!, {r0, r1, r8, r9, ip}^
    1dc4:	0340225a 	movteq	r2, #602	; 0x25a
    1dc8:	0903741a 	stmdbeq	r3, {r1, r3, r4, sl, ip, sp, lr}
    1dcc:	20770301 	rsbscs	r0, r7, r1, lsl #6
    1dd0:	4b200903 	blmi	8041e4 <__Stack_Size+0x803de4>
    1dd4:	253f1e31 	ldrcs	r1, [pc, #-3633]!	; fab <__Stack_Size+0xbab>
    1dd8:	2326702d 	teqcs	r6, #45	; 0x2d
    1ddc:	033d221e 	teqeq	sp, #-536870911	; 0xe0000001
    1de0:	24242078 	strtcs	r2, [r4], #-120	; 0x78
    1de4:	03661103 	cmneq	r6, #-1073741824	; 0xc0000000
    1de8:	301c010c 	andscc	r0, ip, ip, lsl #2
    1dec:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1df0:	03740f03 	cmneq	r4, #3, 30
    1df4:	301e0109 	andscc	r0, lr, r9, lsl #2
    1df8:	03900f03 	orrseq	r0, r0, #3, 30
    1dfc:	301e0109 	andscc	r0, lr, r9, lsl #2
    1e00:	03901503 	orrseq	r1, r0, #12582912	; 0xc00000
    1e04:	301c010c 	andscc	r0, ip, ip, lsl #2
    1e08:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1e0c:	19741103 	ldmdbne	r4!, {r0, r1, r8, ip}^
    1e10:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    1e14:	3d362e7a 	ldccc	14, cr2, [r6, #-488]!	; 0xfffffe18
    1e18:	23334022 	teqcs	r3, #34	; 0x22
    1e1c:	034a0f03 	movteq	r0, #44803	; 0xaf03
    1e20:	32302009 	eorscc	r2, r0, #9
    1e24:	00040223 	andeq	r0, r4, r3, lsr #4
    1e28:	00e70101 	rsceq	r0, r7, r1, lsl #2
    1e2c:	00020000 	andeq	r0, r2, r0
    1e30:	00000098 	muleq	r0, r8, r0
    1e34:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e38:	0101000d 	tsteq	r1, sp
    1e3c:	00000101 	andeq	r0, r0, r1, lsl #2
    1e40:	00000100 	andeq	r0, r0, r0, lsl #2
    1e44:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1e48:	31663233 	cmncc	r6, r3, lsr r2
    1e4c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1e50:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1e54:	73006372 	movwvc	r6, #882	; 0x372
    1e58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1e5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1e60:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1e64:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1e68:	74730000 	ldrbtvc	r0, [r3], #-0
    1e6c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e70:	5f783031 	svcpl	0x00783031
    1e74:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    1e78:	00010063 	andeq	r0, r1, r3, rrx
    1e7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1e80:	31663233 	cmncc	r6, r3, lsr r2
    1e84:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1e8c <__Stack_Size+0x1a8c>
    1e88:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1e8c:	00020068 	andeq	r0, r2, r8, rrx
    1e90:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1e94:	31663233 	cmncc	r6, r3, lsr r2
    1e98:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1de0 <__Stack_Size+0x19e0>
    1e9c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1ea0:	00000200 	andeq	r0, r0, r0, lsl #4
    1ea4:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    1ea8:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1eac:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1eb0:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1eb4:	00000200 	andeq	r0, r0, r0, lsl #4
    1eb8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ebc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ec0:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1ec4:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1ec8:	00000002 	andeq	r0, r0, r2
    1ecc:	40020500 	andmi	r0, r2, r0, lsl #10
    1ed0:	03080031 	movweq	r0, #32817	; 0x8031
    1ed4:	210100c3 	smlabtcs	r1, r3, r0, r0
    1ed8:	0c032d5a 	stceq	13, cr2, [r3], {90}	; 0x5a
    1edc:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    1ee0:	15031658 	strne	r1, [r3, #-1624]	; 0x658
    1ee4:	31311866 	teqcc	r1, r6, ror #16
    1ee8:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    1eec:	66140316 			; <UNDEFINED> instruction: 0x66140316
    1ef0:	200f031a 	andcs	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
    1ef4:	23207103 	teqcs	r0, #-1073741824	; 0xc0000000
    1ef8:	5b233131 	blpl	8ce3c4 <__Stack_Size+0x8cdfc4>
    1efc:	0c033323 	stceq	3, cr3, [r3], {35}	; 0x23
    1f00:	4d5b1466 	cfldrdmi	mvd1, [fp, #-408]	; 0xfffffe68
    1f04:	660f035b 			; <UNDEFINED> instruction: 0x660f035b
    1f08:	3c0b0318 	stccc	3, cr0, [fp], {24}
    1f0c:	16740d03 	ldrbtne	r0, [r4], -r3, lsl #26
    1f10:	01000802 	tsteq	r0, r2, lsl #16
    1f14:	00019c01 	andeq	r9, r1, r1, lsl #24
    1f18:	84000200 	strhi	r0, [r0], #-512	; 0x200
    1f1c:	02000000 	andeq	r0, r0, #0
    1f20:	0d0efb01 	vstreq	d15, [lr, #-4]
    1f24:	01010100 	mrseq	r0, (UNDEF: 17)
    1f28:	00000001 	andeq	r0, r0, r1
    1f2c:	01000001 	tsteq	r0, r1
    1f30:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f34:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f38:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1f3c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1f40:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1f44:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1f48:	5f783031 	svcpl	0x00783031
    1f4c:	2f62696c 	svccs	0x0062696c
    1f50:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1f54:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f58:	31663233 	cmncc	r6, r3, lsr r2
    1f5c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1f60:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1f64:	00000100 	andeq	r0, r0, r0, lsl #2
    1f68:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f6c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f70:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1f74:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1f78:	00000200 	andeq	r0, r0, r0, lsl #4
    1f7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f80:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f84:	616d5f78 	smcvs	54776	; 0xd5f8
    1f88:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1f8c:	73000002 	movwvc	r0, #2
    1f90:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1f94:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f98:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1f9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1fa0:	00000000 	andeq	r0, r0, r0
    1fa4:	32080205 	andcc	r0, r8, #1342177280	; 0x50000000
    1fa8:	fc030800 	stc2	8, cr0, [r3], {-0}
    1fac:	5b140100 	blpl	5023b4 <__Stack_Size+0x501fb4>
    1fb0:	4d4d694d 	stclmi	9, cr6, [sp, #-308]	; 0xfffffecc
    1fb4:	18741203 	ldmdane	r4!, {r0, r1, r9, ip}^
    1fb8:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    1fbc:	4f5c4d4d 	svcmi	0x005c4d4d
    1fc0:	18823503 	stmne	r2, {r0, r1, r8, sl, ip, sp}
    1fc4:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    1fc8:	03164a0e 	tsteq	r6, #57344	; 0xe000
    1fcc:	31196615 	tstcc	r9, r5, lsl r6
    1fd0:	0d03233f 	stceq	3, cr2, [r3, #-252]	; 0xffffff04
    1fd4:	0f03164a 	svceq	0x0003164a
    1fd8:	31311866 	teqcc	r1, r6, ror #16
    1fdc:	580f0323 	stmdapl	pc, {r0, r1, r5, r8, r9}	; <UNPREDICTABLE>
    1fe0:	15032f13 	strne	r2, [r3, #-3859]	; 0xf13
    1fe4:	31311866 	teqcc	r1, r6, ror #16
    1fe8:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
    1fec:	23313118 	teqcs	r1, #24, 2
    1ff0:	18581203 	ldmdane	r8, {r0, r1, r9, ip}^
    1ff4:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    1ff8:	1d284a14 	vstmdbne	r8!, {s8-s27}
    1ffc:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    2000:	11031674 	tstne	r3, r4, ror r6
    2004:	31311866 	teqcc	r1, r6, ror #16
    2008:	58100323 	ldmdapl	r0, {r0, r1, r5, r8, r9}
    200c:	7a033418 	bvc	cf074 <__Stack_Size+0xcec74>
    2010:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    2014:	12032421 	andne	r2, r3, #553648128	; 0x21000000
    2018:	12031658 	andne	r1, r3, #88, 12	; 0x5800000
    201c:	0e031766 	cdpeq	7, 0, cr1, cr3, cr6, {3}
    2020:	0c031682 	stceq	6, cr1, [r3], {130}	; 0x82
    2024:	241c1666 	ldrcs	r1, [ip], #-1638	; 0x666
    2028:	2333513e 	teqcs	r3, #-2147483633	; 0x8000000f
    202c:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    2030:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    2034:	1f223c0c 	svcne	0x00223c0c
    2038:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    203c:	3f32214d 	svccc	0x0032214d
    2040:	03312f21 	teqeq	r1, #33, 30	; 0x84
    2044:	1e27c816 	mcrne	8, 1, ip, cr7, cr6, {0}
    2048:	16033222 	strne	r3, [r3], -r2, lsr #4
    204c:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
    2050:	74170332 	ldrvc	r0, [r7], #-818	; 0x332
    2054:	32221e27 	eorcc	r1, r2, #624	; 0x270
    2058:	27741503 	ldrbcs	r1, [r4, -r3, lsl #10]!
    205c:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    2060:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
    2064:	0d033222 	sfmeq	f3, 4, [r3, #-136]	; 0xffffff78
    2068:	0c031674 	stceq	6, cr1, [r3], {116}	; 0x74
    206c:	11031666 	tstne	r3, r6, ror #12
    2070:	17031766 	strne	r1, [r3, -r6, ror #14]
    2074:	01090366 	tsteq	r9, r6, ror #6
    2078:	22303e22 	eorscs	r3, r0, #544	; 0x220
    207c:	0b032632 	bleq	cb94c <__Stack_Size+0xcb54c>
    2080:	79c3034a 	stmibvc	r3, {r1, r3, r6, r8, r9}^
    2084:	02002166 	andeq	r2, r0, #-2147483623	; 0x80000019
    2088:	00350204 	eorseq	r0, r5, r4, lsl #4
    208c:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    2090:	02040200 	andeq	r0, r4, #0, 4
    2094:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    2098:	06200601 	strteq	r0, [r0], -r1, lsl #12
    209c:	3c0a034d 	stccc	3, cr0, [sl], {77}	; 0x4d
    20a0:	6606b303 	strvs	fp, [r6], -r3, lsl #6
    20a4:	90120314 	andsls	r0, r2, r4, lsl r3
    20a8:	3c0b0319 	stccc	3, cr0, [fp], {25}
    20ac:	18741103 	ldmdane	r4!, {r0, r1, r8, ip}^
    20b0:	01000602 	tsteq	r0, r2, lsl #12
    20b4:	0001c301 	andeq	ip, r1, r1, lsl #6
    20b8:	97000200 	strls	r0, [r0, -r0, lsl #4]
    20bc:	02000000 	andeq	r0, r0, #0
    20c0:	0d0efb01 	vstreq	d15, [lr, #-4]
    20c4:	01010100 	mrseq	r0, (UNDEF: 17)
    20c8:	00000001 	andeq	r0, r0, r1
    20cc:	01000001 	tsteq	r0, r1
    20d0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20d4:	30316632 	eorscc	r6, r1, r2, lsr r6
    20d8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20dc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    20e0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    20e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    20e8:	5f783031 	svcpl	0x00783031
    20ec:	2f62696c 	svccs	0x0062696c
    20f0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    20f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    20f8:	31663233 	cmncc	r6, r3, lsr r2
    20fc:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    2100:	632e6970 	teqvs	lr, #112, 18	; 0x1c0000
    2104:	00000100 	andeq	r0, r0, r0, lsl #2
    2108:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    210c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2110:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2114:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2118:	00000200 	andeq	r0, r0, r0, lsl #4
    211c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2120:	30316632 	eorscc	r6, r1, r2, lsr r6
    2124:	616d5f78 	smcvs	54776	; 0xd5f8
    2128:	00682e70 	rsbeq	r2, r8, r0, ror lr
    212c:	73000002 	movwvc	r0, #2
    2130:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2134:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2138:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    213c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2140:	74730000 	ldrbtvc	r0, [r3], #-0
    2144:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2148:	5f783031 	svcpl	0x00783031
    214c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2150:	00020068 	andeq	r0, r2, r8, rrx
    2154:	05000000 	streq	r0, [r0, #-0]
    2158:	00354402 	eorseq	r4, r5, r2, lsl #8
    215c:	013e0308 	teqeq	lr, r8, lsl #6
    2160:	ac0b0324 	stcge	3, cr0, [fp], {36}	; 0x24
    2164:	3c77035a 	ldclcc	3, cr0, [r7], #-360	; 0xfffffe98
    2168:	03581603 	cmpeq	r8, #3145728	; 0x300000
    216c:	0c032e6c 	stceq	14, cr2, [r3], {108}	; 0x6c
    2170:	03425a58 	movteq	r5, #10840	; 0x2a58
    2174:	14032e7a 	strne	r2, [r3], #-3706	; 0xe7a
    2178:	01130366 	tsteq	r3, r6, ror #6
    217c:	03200b03 	teqeq	r0, #3072	; 0xc00
    2180:	15032062 	strne	r2, [r3, #-98]	; 0x62
    2184:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    2188:	036a23f7 	cmneq	sl, #-603979773	; 0xdc000003
    218c:	11033c10 	tstne	r3, r0, lsl ip
    2190:	206f0301 	rsbcs	r0, pc, r1, lsl #6
    2194:	75201103 	strvc	r1, [r0, #-259]!	; 0x103
    2198:	03231d34 	teqeq	r3, #52, 26	; 0xd00
    219c:	03202068 	teqeq	r0, #104	; 0x68
    21a0:	03232e15 	teqeq	r3, #336	; 0x150
    21a4:	0b032009 	bleq	ca1d0 <__Stack_Size+0xc9dd0>
    21a8:	20750320 	rsbscs	r0, r5, r0, lsr #6
    21ac:	77313f28 	ldrvc	r3, [r1, -r8, lsr #30]!
    21b0:	40253733 	eormi	r3, r5, r3, lsr r7
    21b4:	3134241c 	teqcc	r4, ip, lsl r4
    21b8:	5603311d 			; <UNDEFINED> instruction: 0x5603311d
    21bc:	202e032e 	eorcs	r0, lr, lr, lsr #6
    21c0:	41cb4e32 	bicmi	r4, fp, r2, lsr lr
    21c4:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    21c8:	23233115 	teqcs	r3, #1073741829	; 0x40000005
    21cc:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
    21d0:	3c0c0323 	stccc	3, cr0, [ip], {35}	; 0x23
    21d4:	200c0315 	andcs	r0, ip, r5, lsl r3
    21d8:	23207403 	teqcs	r0, #50331648	; 0x3000000
    21dc:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
    21e0:	1a2e0d03 	bne	b855f4 <__Stack_Size+0xb851f4>
    21e4:	034f231d 	movteq	r2, #62237	; 0xf31d
    21e8:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    21ec:	16034f23 	strne	r4, [r3], -r3, lsr #30
    21f0:	010b0366 	tsteq	fp, r6, ror #6
    21f4:	034f234c 	movteq	r2, #62284	; 0xf34c
    21f8:	09036616 	stmdbeq	r3, {r1, r2, r4, r9, sl, sp, lr}
    21fc:	33232b01 	teqcc	r3, #1024	; 0x400
    2200:	174a0f03 	strbne	r0, [sl, -r3, lsl #30]
    2204:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2208:	2e0f0321 	cdpcs	3, 0, cr0, cr15, cr1, {1}
    220c:	37253f17 			; <UNDEFINED> instruction: 0x37253f17
    2210:	03331b25 	teqeq	r3, #37888	; 0x9400
    2214:	1d1a4a0e 	vldrne	s8, [sl, #-56]	; 0xffffffc8
    2218:	10034f23 	andne	r4, r3, r3, lsr #30
    221c:	03681866 	cmneq	r8, #6684672	; 0x660000
    2220:	0317580b 	tsteq	r7, #720896	; 0xb0000
    2224:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    2228:	11034f23 	tstne	r3, r3, lsr #30
    222c:	33231966 	teqcc	r3, #1671168	; 0x198000
    2230:	200a0333 	andcs	r0, sl, r3, lsr r3
    2234:	10032117 	andne	r2, r3, r7, lsl r1
    2238:	361d1a2e 	ldrcc	r1, [sp], -lr, lsr #20
    223c:	331b2537 	tstcc	fp, #230686720	; 0xdc00000
    2240:	1a4a1803 	bne	1288254 <__Stack_Size+0x1287e54>
    2244:	032e0c03 	teqeq	lr, #768	; 0x300
    2248:	03184a19 	tsteq	r8, #102400	; 0x19000
    224c:	10034a15 	andne	r4, r3, r5, lsl sl
    2250:	76032320 	strvc	r2, [r3], -r0, lsr #6
    2254:	3c0a0320 	stccc	3, cr0, [sl], {32}
    2258:	03207603 	teqeq	r0, #3145728	; 0x300000
    225c:	231d2e0a 	tstcs	sp, #10, 28	; 0xa0
    2260:	01040200 	mrseq	r0, R12_usr
    2264:	0402001b 	streq	r0, [r2], #-27
    2268:	02003301 	andeq	r3, r0, #67108864	; 0x4000000
    226c:	03230104 	teqeq	r3, #4, 2
    2270:	1a033c09 	bne	d129c <__Stack_Size+0xd0e9c>
    2274:	024c1a20 	subeq	r1, ip, #32, 20	; 0x20000
    2278:	01010004 	tsteq	r1, r4
    227c:	000000b1 	strheq	r0, [r0], -r1
    2280:	00750002 	rsbseq	r0, r5, r2
    2284:	01020000 	mrseq	r0, (UNDEF: 2)
    2288:	000d0efb 	strdeq	r0, [sp], -fp
    228c:	01010101 	tsteq	r1, r1, lsl #2
    2290:	01000000 	mrseq	r0, (UNDEF: 0)
    2294:	73010000 	movwvc	r0, #4096	; 0x1000
    2298:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    229c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22a0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    22a4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    22a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    22ac:	31663233 	cmncc	r6, r3, lsr r2
    22b0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    22b4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    22b8:	0000636e 	andeq	r6, r0, lr, ror #6
    22bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    22c0:	30316632 	eorscc	r6, r1, r2, lsr r6
    22c4:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    22c8:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    22cc:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    22d0:	73000001 	movwvc	r0, #1
    22d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22dc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    22e0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    22e4:	73000002 	movwvc	r0, #2
    22e8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22f0:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    22f4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    22f8:	00000000 	andeq	r0, r0, r0
    22fc:	38000205 	stmdacc	r0, {r0, r2, r9}
    2300:	2b030800 	blcs	c4308 <__Stack_Size+0xc3f08>
    2304:	4e222401 	cdpmi	4, 2, cr2, cr2, cr1, {0}
    2308:	16660d03 	strbtne	r0, [r6], -r3, lsl #26
    230c:	16660f03 	strbtne	r0, [r6], -r3, lsl #30
    2310:	5c304c3e 	ldcpl	12, cr4, [r0], #-248	; 0xffffff08
    2314:	26660d03 	strbtcs	r0, [r6], -r3, lsl #26
    2318:	0340221e 	movteq	r2, #542	; 0x21e
    231c:	2f13660c 	svccs	0x0013660c
    2320:	034a0e03 	movteq	r0, #44547	; 0xae03
    2324:	323e010a 	eorscc	r0, lr, #-2147483646	; 0x80000002
    2328:	2e090323 	cdpcs	3, 0, cr0, cr9, cr3, {1}
    232c:	01000602 	tsteq	r0, r2, lsl #12
    2330:	0004d701 	andeq	sp, r4, r1, lsl #14
    2334:	97000200 	strls	r0, [r0, -r0, lsl #4]
    2338:	02000000 	andeq	r0, r0, #0
    233c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2340:	01010100 	mrseq	r0, (UNDEF: 17)
    2344:	00000001 	andeq	r0, r0, r1
    2348:	01000001 	tsteq	r0, r1
    234c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2350:	30316632 	eorscc	r6, r1, r2, lsr r6
    2354:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2358:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    235c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    2360:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2364:	5f783031 	svcpl	0x00783031
    2368:	2f62696c 	svccs	0x0062696c
    236c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2370:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2374:	31663233 	cmncc	r6, r3, lsr r2
    2378:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2380 <__Stack_Size+0x1f80>
    237c:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    2380:	00000100 	andeq	r0, r0, r0, lsl #2
    2384:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2388:	30316632 	eorscc	r6, r1, r2, lsr r6
    238c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2390:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2394:	00000200 	andeq	r0, r0, r0, lsl #4
    2398:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    239c:	30316632 	eorscc	r6, r1, r2, lsr r6
    23a0:	616d5f78 	smcvs	54776	; 0xd5f8
    23a4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    23a8:	73000002 	movwvc	r0, #2
    23ac:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    23b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    23b4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    23b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    23bc:	74730000 	ldrbtvc	r0, [r3], #-0
    23c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    23c4:	5f783031 	svcpl	0x00783031
    23c8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    23cc:	00020068 	andeq	r0, r2, r8, rrx
    23d0:	05000000 	streq	r0, [r0, #-0]
    23d4:	00388c02 	eorseq	r8, r8, r2, lsl #24
    23d8:	17ee0308 	strbne	r0, [lr, r8, lsl #6]!
    23dc:	21682401 	cmncs	r8, r1, lsl #8
    23e0:	4023211f 	eormi	r2, r3, pc, lsl r1
    23e4:	21235c2b 	teqcs	r3, fp, lsr #24
    23e8:	242e1b03 	strtcs	r1, [lr], #-2819	; 0xb03
    23ec:	2a242168 	bcs	90a994 <__Stack_Size+0x90a594>
    23f0:	32633324 	rsbcc	r3, r3, #36, 6	; 0x90000000
    23f4:	2123242a 	teqcs	r3, sl, lsr #8
    23f8:	2e68d503 	cdpcs	5, 6, cr13, cr8, cr3, {0}
    23fc:	034bec24 	movteq	lr, #48164	; 0xbc24
    2400:	15082e77 	strne	r2, [r8, #-3703]	; 0xe77
    2404:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2408:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    240c:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    2410:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2414:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2418:	7a034259 	bvc	d2d84 <__Stack_Size+0xd2984>
    241c:	9015032e 	andsls	r0, r5, lr, lsr #6
    2420:	31775919 	cmncc	r7, r9, lsl r9
    2424:	02003031 	andeq	r3, r0, #49	; 0x31
    2428:	3c060104 	stfccs	f0, [r6], {4}
    242c:	11034d06 	tstne	r3, r6, lsl #26
    2430:	010a0358 	tsteq	sl, r8, asr r3
    2434:	03207603 	teqeq	r0, #3145728	; 0x300000
    2438:	235b200a 	cmpcs	fp, #10
    243c:	501d2623 	andspl	r2, sp, r3, lsr #12
    2440:	09033f2b 	stmdbeq	r3, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp}
    2444:	2077032e 	rsbscs	r0, r7, lr, lsr #6
    2448:	22200903 	eorcs	r0, r0, #49152	; 0xc000
    244c:	6903251b 	stmdbvs	r3, {r0, r1, r3, r4, r8, sl, sp}
    2450:	20120320 	andscs	r0, r2, r0, lsr #6
    2454:	04020025 	streq	r0, [r2], #-37	; 0x25
    2458:	06200601 	strteq	r0, [r0], -r1, lsl #12
    245c:	034a1503 	movteq	r1, #42243	; 0xa503
    2460:	311d2e76 	tstcc	sp, r6, ror lr
    2464:	1c351d26 	ldcne	13, cr1, [r5], #-152	; 0xffffff68
    2468:	314a0a03 	cmpcc	sl, r3, lsl #20
    246c:	10032323 	andne	r2, r3, r3, lsr #6
    2470:	010a0358 	tsteq	sl, r8, asr r3
    2474:	03207603 	teqeq	r0, #3145728	; 0x300000
    2478:	235b200a 	cmpcs	fp, #10
    247c:	4d1d2623 	ldcmi	6, cr2, [sp, #-140]	; 0xffffff74
    2480:	23232b31 	teqcs	r3, #50176	; 0xc400
    2484:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    2488:	1203206e 	andne	r2, r3, #110	; 0x6e
    248c:	231d3120 	tstcs	sp, #32, 2
    2490:	04020022 	streq	r0, [r2], #-34	; 0x22
    2494:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    2498:	231d3152 	tstcs	sp, #-2147483628	; 0x80000014
    249c:	3f403f31 	svccc	0x00403f31
    24a0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    24a4:	23234e31 	teqcs	r3, #784	; 0x310
    24a8:	034a1003 	movteq	r1, #40963	; 0xa003
    24ac:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    24b0:	200a0320 	andcs	r0, sl, r0, lsr #6
    24b4:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    24b8:	232b501d 	teqcs	fp, #29
    24bc:	31231d23 	teqcc	r3, r3, lsr #26
    24c0:	03206e03 	teqeq	r0, #3, 28	; 0x30
    24c4:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    24c8:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    24cc:	3c060104 	stfccs	f0, [r6], {4}
    24d0:	03315206 	teqeq	r1, #1610612736	; 0x60000000
    24d4:	7303200a 	movwvc	r2, #12298	; 0x300a
    24d8:	3531232e 	ldrcc	r2, [r1, #-814]!	; 0x32e
    24dc:	20760323 	rsbscs	r0, r6, r3, lsr #6
    24e0:	03200a03 	teqeq	r0, #12288	; 0x3000
    24e4:	0a032e79 	beq	cded0 <__Stack_Size+0xcdad0>
    24e8:	20760320 	rsbscs	r0, r6, r0, lsr #6
    24ec:	032e0a03 	teqeq	lr, #12288	; 0x3000
    24f0:	0a032e76 	beq	cded0 <__Stack_Size+0xcdad0>
    24f4:	23232420 	teqcs	r3, #32, 8	; 0x20000000
    24f8:	034a1003 	movteq	r1, #40963	; 0xa003
    24fc:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    2500:	200a0320 	andcs	r0, sl, r0, lsr #6
    2504:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    2508:	312b501d 	teqcc	fp, sp, lsl r0
    250c:	31231d23 	teqcc	r3, r3, lsr #26
    2510:	03206e03 	teqeq	r0, #3, 28	; 0x30
    2514:	03312012 	teqeq	r1, #18
    2518:	0c032074 	stceq	0, cr2, [r3], {116}	; 0x74
    251c:	251b3020 	ldrcs	r3, [fp, #-32]
    2520:	01040200 	mrseq	r0, R12_usr
    2524:	52062e06 	andpl	r2, r6, #6, 28	; 0x60
    2528:	2340311d 	movtcs	r3, #285	; 0x11d
    252c:	01980323 	orrseq	r0, r8, r3, lsr #6
    2530:	010d034a 	tsteq	sp, sl, asr #6
    2534:	12081003 	andne	r1, r8, #3
    2538:	212f3d14 	teqcs	pc, r4, lsl sp	; <UNPREDICTABLE>
    253c:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    2540:	21212f14 	teqcs	r1, r4, lsl pc
    2544:	21212121 	teqcs	r1, r1, lsr #2
    2548:	142e0c03 	strtne	r0, [lr], #-3075	; 0xc03
    254c:	21211e22 	teqcs	r1, r2, lsr #28
    2550:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    2554:	212f142e 	teqcs	pc, lr, lsr #8
    2558:	21212121 	teqcs	r1, r1, lsr #2
    255c:	1a2e0d03 	bne	b85970 <__Stack_Size+0xb85570>
    2560:	034f231d 	movteq	r2, #62237	; 0xf31d
    2564:	2b1a660e 	blcs	69bda4 <__Stack_Size+0x69b9a4>
    2568:	19036b23 	stmdbne	r3, {r0, r1, r5, r8, r9, fp, sp, lr}
    256c:	010a0358 	tsteq	sl, r8, asr r3
    2570:	0333232b 	teqeq	r3, #-1409286144	; 0xac000000
    2574:	03194a14 	tsteq	r9, #20, 20	; 0x14000
    2578:	03192e18 	tsteq	r9, #24, 28	; 0x180
    257c:	0a034a16 	beq	d4ddc <__Stack_Size+0xd49dc>
    2580:	33232b01 	teqcc	r3, #1024	; 0x400
    2584:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
    2588:	03741103 	cmneq	r4, #-1073741824	; 0xc0000000
    258c:	23010292 	movwcs	r0, #4754	; 0x1292
    2590:	ee03234d 	cdp	3, 0, cr2, cr3, cr13, {2}
    2594:	1703207d 	smlsdxne	r3, sp, r0, r2
    2598:	03282066 	teqeq	r8, #102	; 0x66
    259c:	0a032078 	beq	ca784 <__Stack_Size+0xca384>
    25a0:	40222c2e 	eormi	r2, r2, lr, lsr #24
    25a4:	2e01e403 	cdpcs	4, 0, cr14, cr1, cr3, {0}
    25a8:	03234d23 	teqeq	r3, #2240	; 0x8c0
    25ac:	03207e9a 	teqeq	r0, #2464	; 0x9a0
    25b0:	036600ef 	cmneq	r6, #239	; 0xef
    25b4:	3f3f2009 	svccc	0x003f2009
    25b8:	7f980323 	svcvc	0x00980323
    25bc:	0a03202e 	beq	ca67c <__Stack_Size+0xca27c>
    25c0:	4b283120 	blmi	a0ea48 <__Stack_Size+0xa0e648>
    25c4:	2e190331 	mrccs	3, 0, r0, cr9, cr1, {1}
    25c8:	03312820 	teqeq	r1, #32, 16	; 0x200000
    25cc:	2318663d 	tstcs	r8, #63963136	; 0x3d00000
    25d0:	192e1303 	stmdbne	lr!, {r0, r1, r8, r9, ip}
    25d4:	03234d23 	teqeq	r3, #2240	; 0x8c0
    25d8:	231a2e16 	tstcs	sl, #352	; 0x160
    25dc:	1d03234d 	stcne	3, cr2, [r3, #-308]	; 0xfffffecc
    25e0:	200c032e 	andcs	r0, ip, lr, lsr #6
    25e4:	03272323 	teqeq	r7, #-1946157056	; 0x8c000000
    25e8:	32272e79 	eorcc	r2, r7, #1936	; 0x790
    25ec:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    25f0:	251c242a 	ldrcs	r2, [ip, #-1066]	; 0x42a
    25f4:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    25f8:	23233224 	teqcs	r3, #36, 4	; 0x40000002
    25fc:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    2600:	234d2319 	movtcs	r2, #54041	; 0xd319
    2604:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    2608:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    260c:	23192e12 	tstcs	r9, #288	; 0x120
    2610:	1203234d 	andne	r2, r3, #872415233	; 0x34000001
    2614:	4d23182e 	stcmi	8, cr1, [r3, #-184]!	; 0xffffff48
    2618:	2e0e033f 	mcrcs	3, 0, r0, cr14, cr15, {1}
    261c:	4f231d1a 	svcmi	0x00231d1a
    2620:	1a660e03 	bne	1985e34 <__Stack_Size+0x1985a34>
    2624:	034f231d 	movteq	r2, #62237	; 0xf31d
    2628:	1d1a660f 	ldcne	6, cr6, [sl, #-60]	; 0xffffffc4
    262c:	0f034f23 	svceq	0x00034f23
    2630:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2634:	6612034f 	ldrvs	r0, [r2], -pc, asr #6
    2638:	234d2319 	movtcs	r2, #54041	; 0xd319
    263c:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    2640:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    2644:	23192e11 	tstcs	r9, #272	; 0x110
    2648:	1103234d 	tstne	r3, sp, asr #6
    264c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    2650:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    2654:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2658:	1a2e1003 	bne	b8666c <__Stack_Size+0xb8626c>
    265c:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    2660:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    2664:	1003234d 	andne	r2, r3, sp, asr #6
    2668:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    266c:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    2670:	234d2319 	movtcs	r2, #54041	; 0xd319
    2674:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    2678:	033f3123 	teqeq	pc, #-1073741816	; 0xc0000008
    267c:	23192e10 	tstcs	r9, #16, 28	; 0x100
    2680:	1003234d 	andne	r2, r3, sp, asr #6
    2684:	3123192e 	teqcc	r3, lr, lsr #18
    2688:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    268c:	234b2319 	movtcs	r2, #45849	; 0xb319
    2690:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    2694:	03234b23 	teqeq	r3, #35840	; 0x8c00
    2698:	23192e10 	tstcs	r9, #16, 28	; 0x100
    269c:	0f033f4b 	svceq	0x00033f4b
    26a0:	4b23192e 	blmi	8c8b60 <__Stack_Size+0x8c8760>
    26a4:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    26a8:	3f4b2319 	svccc	0x004b2319
    26ac:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    26b0:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    26b4:	23192e10 	tstcs	r9, #16, 28	; 0x100
    26b8:	14033f4b 	strne	r3, [r3], #-3915	; 0xf4b
    26bc:	7903192e 	stmdbvc	r3, {r1, r2, r3, r5, r8, fp, ip}
    26c0:	03692720 	cmneq	r9, #32, 14	; 0x800000
    26c4:	03196612 	tsteq	r9, #18874368	; 0x1200000
    26c8:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    26cc:	19661e03 	stmdbne	r6!, {r0, r1, r9, sl, fp, ip}^
    26d0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    26d4:	34694d68 	strbtcc	r4, [r9], #-3432	; 0xd68
    26d8:	03311d69 	teqeq	r1, #6720	; 0x1a40
    26dc:	1d1a580e 	ldcne	8, cr5, [sl, #-56]	; 0xffffffc8
    26e0:	10034f23 	andne	r4, r3, r3, lsr #30
    26e4:	231d1a66 	tstcs	sp, #417792	; 0x66000
    26e8:	660e034f 	strvs	r0, [lr], -pc, asr #6
    26ec:	4f231d1a 	svcmi	0x00231d1a
    26f0:	18661003 	stmdane	r6!, {r0, r1, ip}^
    26f4:	58180369 	ldmdapl	r8, {r0, r3, r5, r6, r8, r9}
    26f8:	12036919 	andne	r6, r3, #409600	; 0x64000
    26fc:	03691858 	cmneq	r9, #88, 16	; 0x580000
    2700:	69185811 	ldmdbvs	r8, {r0, r4, fp, ip, lr}
    2704:	17580c03 	ldrbne	r0, [r8, -r3, lsl #24]
    2708:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    270c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2710:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2714:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2718:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    271c:	183c1303 	ldmdane	ip!, {r0, r1, r8, r9, ip}
    2720:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    2724:	fb036918 	blx	dcb8e <__Stack_Size+0xdc78e>
    2728:	2820746f 	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    272c:	03200a03 	teqeq	r0, #12288	; 0x3000
    2730:	13032076 	movwne	r2, #12406	; 0x3076
    2734:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    2738:	206e0340 	rsbcs	r0, lr, r0, asr #6
    273c:	4d201803 	stcmi	8, cr1, [r0, #-12]!
    2740:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    2744:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
    2748:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    274c:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    2750:	2e0fe103 	mvfcse	f6, f3
    2754:	13036918 	movwne	r6, #14616	; 0x3918
    2758:	03691858 	cmneq	r9, #88, 16	; 0x580000
    275c:	20746f82 	rsbscs	r6, r4, r2, lsl #31
    2760:	03200903 	teqeq	r0, #49152	; 0xc000
    2764:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    2768:	0333234a 	teqeq	r3, #671088641	; 0x28000001
    276c:	60032e20 	andvs	r2, r3, r0, lsr #28
    2770:	3331302e 	teqcc	r1, #46	; 0x2e
    2774:	032e1603 	teqeq	lr, #3145728	; 0x300000
    2778:	03302e6a 	teqeq	r0, #1696	; 0x6a0
    277c:	033c13ea 	teqeq	ip, #-1476395005	; 0xa8000003
    2780:	03206c96 	teqeq	r0, #38400	; 0x9600
    2784:	5a2013ea 	bpl	807734 <__Stack_Size+0x807334>
    2788:	24211f21 	strtcs	r1, [r1], #-3873	; 0xf21
    278c:	24464b32 	strbcs	r4, [r6], #-2866	; 0xb32
    2790:	6c8f0331 	stcvs	3, cr0, [pc], {49}	; 0x31
    2794:	13f20320 	mvnsne	r0, #32, 6	; 0x80000000
    2798:	6c9a0320 	ldcvs	3, cr0, [sl], {32}
    279c:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    27a0:	2e149103 	mnfcss	f1, f3
    27a4:	3824215a 	stmdacc	r4!, {r1, r3, r4, r6, r8, sp}
    27a8:	2a2f4024 	bcs	bd2840 <__Stack_Size+0xbd2440>
    27ac:	31241c32 	teqcc	r4, r2, lsr ip
    27b0:	206bea03 	rsbcs	lr, fp, r3, lsl #20
    27b4:	14950322 	ldrne	r0, [r5], #802	; 0x322
    27b8:	6be9032e 	blvs	ffa43478 <SCS_BASE+0x1fa35478>
    27bc:	10e00320 	rscne	r0, r0, r0, lsr #6
    27c0:	033f182e 	teqeq	pc, #3014656	; 0x2e0000
    27c4:	2117580b 	tstcs	r7, fp, lsl #16
    27c8:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    27cc:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    27d0:	0b032117 	bleq	cac34 <__Stack_Size+0xca834>
    27d4:	032f172e 	teqeq	pc, #12058624	; 0xb80000
    27d8:	21172e0a 	tstcs	r7, sl, lsl #28
    27dc:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    27e0:	2e180321 	cdpcs	3, 1, cr0, cr8, cr1, {1}
    27e4:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    27e8:	184a1803 	stmdane	sl, {r0, r1, fp, ip}^
    27ec:	034a1603 	movteq	r1, #42499	; 0xa603
    27f0:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    27f4:	0200222c 	andeq	r2, r0, #44, 4	; 0xc0000002
    27f8:	20060104 	andcs	r0, r6, r4, lsl #2
    27fc:	01040200 	mrseq	r0, R12_usr
    2800:	03432206 	movteq	r2, #12806	; 0x3206
    2804:	02182015 	andseq	r2, r8, #21
    2808:	01010004 	tsteq	r1, r4
    280c:	000001d6 	ldrdeq	r0, [r0], -r6
    2810:	009b0002 	addseq	r0, fp, r2
    2814:	01020000 	mrseq	r0, (UNDEF: 2)
    2818:	000d0efb 	strdeq	r0, [sp], -fp
    281c:	01010101 	tsteq	r1, r1, lsl #2
    2820:	01000000 	mrseq	r0, (UNDEF: 0)
    2824:	73010000 	movwvc	r0, #4096	; 0x1000
    2828:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    282c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2830:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2834:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2838:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    283c:	31663233 	cmncc	r6, r3, lsr r2
    2840:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2844:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2848:	0000636e 	andeq	r6, r0, lr, ror #6
    284c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2850:	30316632 	eorscc	r6, r1, r2, lsr r6
    2854:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2858:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    285c:	00010063 	andeq	r0, r1, r3, rrx
    2860:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2864:	31663233 	cmncc	r6, r3, lsr r2
    2868:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2870 <__Stack_Size+0x2470>
    286c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2870:	00020068 	andeq	r0, r2, r8, rrx
    2874:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2878:	31663233 	cmncc	r6, r3, lsr r2
    287c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 27c4 <__Stack_Size+0x23c4>
    2880:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2884:	00000200 	andeq	r0, r0, r0, lsl #4
    2888:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    288c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2890:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2894:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2898:	00020068 	andeq	r0, r2, r8, rrx
    289c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28a0:	31663233 	cmncc	r6, r3, lsr r2
    28a4:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    28a8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    28ac:	00000200 	andeq	r0, r0, r0, lsl #4
    28b0:	02050000 	andeq	r0, r5, #0
    28b4:	080042d0 	stmdaeq	r0, {r4, r6, r7, r9, lr}
    28b8:	0100da03 	tsteq	r0, r3, lsl #20
    28bc:	033f0824 	teqeq	pc, #36, 16	; 0x240000
    28c0:	6603581b 			; <UNDEFINED> instruction: 0x6603581b
    28c4:	40595c2e 	subsmi	r5, r9, lr, lsr #24
    28c8:	40594059 	subsmi	r4, r9, r9, asr r0
    28cc:	7a034259 	bvc	d3238 <__Stack_Size+0xd2e38>
    28d0:	7416032e 	ldrvc	r0, [r6], #-814	; 0x32e
    28d4:	263c1503 	ldrtcs	r1, [ip], -r3, lsl #10
    28d8:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    28dc:	28232332 	stmdacs	r3!, {r1, r4, r5, r8, r9, sp}
    28e0:	282e7803 	stmdacs	lr!, {r0, r1, fp, ip, sp, lr}
    28e4:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    28e8:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    28ec:	03262332 	teqeq	r6, #-939524096	; 0xc8000000
    28f0:	0322207a 	teqeq	r2, #122	; 0x7a
    28f4:	36032e4e 	strcc	r2, [r3], -lr, asr #28
    28f8:	43242320 	teqmi	r4, #32, 6	; 0x80000000
    28fc:	674e241c 	smlaldvs	r2, lr, ip, r4
    2900:	2f773d4d 	svccs	0x00773d4d
    2904:	14580b03 	ldrbne	r0, [r8], #-2819	; 0xb03
    2908:	212f1d40 	teqcs	pc, r0, asr #26
    290c:	10032121 	andne	r2, r3, r1, lsr #2
    2910:	0115032e 	tsteq	r5, lr, lsr #6
    2914:	03206b03 	teqeq	r0, #3072	; 0xc00
    2918:	76032015 			; <UNDEFINED> instruction: 0x76032015
    291c:	200a0320 	andcs	r0, sl, r0, lsr #6
    2920:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2924:	7803200a 	stmdavc	r3, {r1, r3, sp}
    2928:	0332352e 	teqeq	r2, #192937984	; 0xb800000
    292c:	2f142e0c 	svccs	0x00142e0c
    2930:	0f032121 	svceq	0x00032121
    2934:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    2938:	661e034f 	ldrvs	r0, [lr], -pc, asr #6
    293c:	33200d03 	teqcc	r0, #3, 26	; 0xc0
    2940:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    2944:	22322230 	eorscs	r2, r2, #48, 4
    2948:	15034022 	strne	r4, [r3, #-34]	; 0x22
    294c:	010a0358 	tsteq	sl, r8, asr r3
    2950:	0334242a 	teqeq	r4, #704643072	; 0x2a000000
    2954:	68184a0f 	ldmdavs	r8, {r0, r1, r2, r3, r9, fp, lr}
    2958:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
    295c:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    2960:	4f231d1a 	svcmi	0x00231d1a
    2964:	17661303 	strbne	r1, [r6, -r3, lsl #6]!
    2968:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    296c:	4f231d1a 	svcmi	0x00231d1a
    2970:	18660f03 	stmdane	r6!, {r0, r1, r8, r9, sl, fp}^
    2974:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
    2978:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
    297c:	660e0317 			; <UNDEFINED> instruction: 0x660e0317
    2980:	0f033e17 	svceq	0x00033e17
    2984:	034c1766 	movteq	r1, #51046	; 0xc766
    2988:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    298c:	10034f23 	andne	r4, r3, r3, lsr #30
    2990:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2994:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
    2998:	4f231d1a 	svcmi	0x00231d1a
    299c:	17661203 	strbne	r1, [r6, -r3, lsl #4]!
    29a0:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    29a4:	4f231d1a 	svcmi	0x00231d1a
    29a8:	1a661b03 	bne	19895bc <__Stack_Size+0x19891bc>
    29ac:	032e0903 	teqeq	lr, #49152	; 0xc000
    29b0:	03184a23 	tsteq	r8, #143360	; 0x23000
    29b4:	0f034a1b 	svceq	0x00034a1b
    29b8:	20710301 	rsbscs	r0, r1, r1, lsl #6
    29bc:	33200a03 	teqcc	r0, #12288	; 0x3000
    29c0:	22301e30 	eorscs	r1, r0, #48, 28	; 0x300
    29c4:	42322230 	eorsmi	r2, r2, #48, 4
    29c8:	04020030 	streq	r0, [r2], #-48	; 0x30
    29cc:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    29d0:	003f0104 	eorseq	r0, pc, r4, lsl #2
    29d4:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    29d8:	2303244e 	movwcs	r2, #13390	; 0x344e
    29dc:	010a0320 	tsteq	sl, r0, lsr #6
    29e0:	0004023d 	andeq	r0, r4, sp, lsr r2
    29e4:	00a00101 	adceq	r0, r0, r1, lsl #2
    29e8:	00020000 	andeq	r0, r2, r0
    29ec:	00000039 	andeq	r0, r0, r9, lsr r0
    29f0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    29f4:	0101000d 	tsteq	r1, sp
    29f8:	00000101 	andeq	r0, r0, r1, lsl #2
    29fc:	00000100 	andeq	r0, r0, r0, lsl #2
    2a00:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2a04:	31663233 	cmncc	r6, r3, lsr r2
    2a08:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2a0c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2a10:	00006372 	andeq	r6, r0, r2, ror r3
    2a14:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    2a18:	336d7865 	cmncc	sp, #6619136	; 0x650000
    2a1c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2a20:	732e6f72 	teqvc	lr, #456	; 0x1c8
    2a24:	00000100 	andeq	r0, r0, r0, lsl #2
    2a28:	02050000 	andeq	r0, r5, #0
    2a2c:	08004614 	stmdaeq	r0, {r2, r4, r9, sl, lr}
    2a30:	21013403 	tstcs	r1, r3, lsl #8
    2a34:	21200b03 	teqcs	r0, r3, lsl #22
    2a38:	21200b03 	teqcs	r0, r3, lsl #22
    2a3c:	2f200b03 	svccs	0x00200b03
    2a40:	2f200b03 	svccs	0x00200b03
    2a44:	2f200b03 	svccs	0x00200b03
    2a48:	21200b03 	teqcs	r0, r3, lsl #22
    2a4c:	2f200b03 	svccs	0x00200b03
    2a50:	2f200b03 	svccs	0x00200b03
    2a54:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a58:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a60:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a64:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a68:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a6c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a70:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a74:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a78:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a7c:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a80:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a84:	00010221 	andeq	r0, r1, r1, lsr #4
    2a88:	005f0101 	subseq	r0, pc, r1, lsl #2
    2a8c:	00020000 	andeq	r0, r2, r0
    2a90:	0000003b 	andeq	r0, r0, fp, lsr r0
    2a94:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2a98:	0101000d 	tsteq	r1, sp
    2a9c:	00000101 	andeq	r0, r0, r1, lsl #2
    2aa0:	00000100 	andeq	r0, r0, r0, lsl #2
    2aa4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2aa8:	31663233 	cmncc	r6, r3, lsr r2
    2aac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2ab0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2ab4:	00006372 	andeq	r6, r0, r2, ror r3
    2ab8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2abc:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ac0:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    2ac4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2ac8:	0100632e 	tsteq	r0, lr, lsr #6
    2acc:	00000000 	andeq	r0, r0, r0
    2ad0:	46840205 	strmi	r0, [r4], r5, lsl #4
    2ad4:	91030800 	tstls	r3, r0, lsl #16
    2ad8:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
    2adc:	3e7b0104 	rpwcce	f0, f3, f4
    2ae0:	01040200 	mrseq	r0, R12_usr
    2ae4:	2f503e6c 	svccs	0x00503e6c
    2ae8:	01000f02 	tsteq	r0, r2, lsl #30
    2aec:	Address 0x0000000000002aec is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
      1c:	00000002 	andeq	r0, r0, r2
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08000136 	stmdaeq	r0, {r1, r2, r4, r5, r8}
      2c:	00000002 	andeq	r0, r0, r2
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	08000138 	stmdaeq	r0, {r3, r4, r5, r8}
      3c:	00000002 	andeq	r0, r0, r2
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
      4c:	00000002 	andeq	r0, r0, r2
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	0800013c 	stmdaeq	r0, {r2, r3, r4, r5, r8}
      5c:	00000002 	andeq	r0, r0, r2
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	0800013e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000000 	andeq	r0, r0, r0
      78:	08000140 	stmdaeq	r0, {r6, r8}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000000 	andeq	r0, r0, r0
      88:	08000142 	stmdaeq	r0, {r1, r6, r8}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000000 	andeq	r0, r0, r0
      98:	08000144 	stmdaeq	r0, {r2, r6, r8}
      9c:	00000004 	andeq	r0, r0, r4
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000000 	andeq	r0, r0, r0
      a8:	08000148 	stmdaeq	r0, {r3, r6, r8}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000000 	andeq	r0, r0, r0
      b8:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000000 	andeq	r0, r0, r0
      d8:	0800014e 	stmdaeq	r0, {r1, r2, r3, r6, r8}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000000 	andeq	r0, r0, r0
      e8:	08000150 	stmdaeq	r0, {r4, r6, r8}
      ec:	00000002 	andeq	r0, r0, r2
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000000 	andeq	r0, r0, r0
      f8:	08000152 	stmdaeq	r0, {r1, r4, r6, r8}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000000 	andeq	r0, r0, r0
     108:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000000 	andeq	r0, r0, r0
     118:	08000156 	stmdaeq	r0, {r1, r2, r4, r6, r8}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000000 	andeq	r0, r0, r0
     128:	08000158 	stmdaeq	r0, {r3, r4, r6, r8}
     12c:	00000002 	andeq	r0, r0, r2
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	0800015a 	stmdaeq	r0, {r1, r3, r4, r6, r8}
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000000 	andeq	r0, r0, r0
     148:	0800015c 	stmdaeq	r0, {r2, r3, r4, r6, r8}
     14c:	00000002 	andeq	r0, r0, r2
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000000 	andeq	r0, r0, r0
     158:	0800015e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8}
     15c:	00000002 	andeq	r0, r0, r2
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000000 	andeq	r0, r0, r0
     168:	08000160 	stmdaeq	r0, {r5, r6, r8}
     16c:	00000002 	andeq	r0, r0, r2
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000000 	andeq	r0, r0, r0
     178:	08000162 	stmdaeq	r0, {r1, r5, r6, r8}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000000 	andeq	r0, r0, r0
     188:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
     18c:	00000002 	andeq	r0, r0, r2
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	08000166 	stmdaeq	r0, {r1, r2, r5, r6, r8}
     19c:	00000002 	andeq	r0, r0, r2
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08000168 	stmdaeq	r0, {r3, r5, r6, r8}
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	0800016a 	stmdaeq	r0, {r1, r3, r5, r6, r8}
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	0800016c 	stmdaeq	r0, {r2, r3, r5, r6, r8}
     1cc:	00000004 	andeq	r0, r0, r4
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     1dc:	00000002 	andeq	r0, r0, r2
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	08000172 	stmdaeq	r0, {r1, r4, r5, r6, r8}
     1ec:	00000002 	andeq	r0, r0, r2
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	08000174 	stmdaeq	r0, {r2, r4, r5, r6, r8}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip
     204:	00000000 	andeq	r0, r0, r0
     208:	08000176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8}
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000000 	andeq	r0, r0, r0
     218:	08000178 	stmdaeq	r0, {r3, r4, r5, r6, r8}
     21c:	00000002 	andeq	r0, r0, r2
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000000 	andeq	r0, r0, r0
     228:	0800017a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8}
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000000 	andeq	r0, r0, r0
     238:	0800017c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8}
     23c:	00000002 	andeq	r0, r0, r2
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000000 	andeq	r0, r0, r0
     248:	0800017e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
     254:	00000000 	andeq	r0, r0, r0
     258:	08000180 	stmdaeq	r0, {r7, r8}
     25c:	00000002 	andeq	r0, r0, r2
     260:	00000018 	andeq	r0, r0, r8, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08000182 	stmdaeq	r0, {r1, r7, r8}
     26c:	000000a2 	andeq	r0, r0, r2, lsr #1
     270:	83100e41 	tsthi	r0, #1040	; 0x410
     274:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     278:	00018e02 	andeq	r8, r1, r2, lsl #28
     27c:	0000000c 	andeq	r0, r0, ip
     280:	00000000 	andeq	r0, r0, r0
     284:	08000224 	stmdaeq	r0, {r2, r5, r9}
     288:	00000002 	andeq	r0, r0, r2
     28c:	0000000c 	andeq	r0, r0, ip
     290:	00000000 	andeq	r0, r0, r0
     294:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
     298:	00000002 	andeq	r0, r0, r2
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	00000000 	andeq	r0, r0, r0
     2a4:	08000228 	stmdaeq	r0, {r3, r5, r9}
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	0000000c 	andeq	r0, r0, ip
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	0800022a 	stmdaeq	r0, {r1, r3, r5, r9}
     2b8:	00000002 	andeq	r0, r0, r2
     2bc:	0000000c 	andeq	r0, r0, ip
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	0800022c 	stmdaeq	r0, {r2, r3, r5, r9}
     2c8:	00000002 	andeq	r0, r0, r2
     2cc:	0000000c 	andeq	r0, r0, ip
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	0800022e 	stmdaeq	r0, {r1, r2, r3, r5, r9}
     2d8:	00000002 	andeq	r0, r0, r2
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	08000230 	stmdaeq	r0, {r4, r5, r9}
     2e8:	00000002 	andeq	r0, r0, r2
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	00000000 	andeq	r0, r0, r0
     2f4:	08000232 	stmdaeq	r0, {r1, r4, r5, r9}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	00000000 	andeq	r0, r0, r0
     304:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     308:	00000004 	andeq	r0, r0, r4
     30c:	0000000c 	andeq	r0, r0, ip
     310:	00000000 	andeq	r0, r0, r0
     314:	08000238 	stmdaeq	r0, {r3, r4, r5, r9}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	00000000 	andeq	r0, r0, r0
     324:	0800023a 	stmdaeq	r0, {r1, r3, r4, r5, r9}
     328:	00000004 	andeq	r0, r0, r4
     32c:	0000000c 	andeq	r0, r0, ip
     330:	00000000 	andeq	r0, r0, r0
     334:	0800023e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	00000000 	andeq	r0, r0, r0
     344:	08000240 	stmdaeq	r0, {r6, r9}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	00000000 	andeq	r0, r0, r0
     354:	08000242 	stmdaeq	r0, {r1, r6, r9}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	00000000 	andeq	r0, r0, r0
     364:	08000244 	stmdaeq	r0, {r2, r6, r9}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	00000000 	andeq	r0, r0, r0
     374:	08000246 	stmdaeq	r0, {r1, r2, r6, r9}
     378:	00000002 	andeq	r0, r0, r2
     37c:	0000000c 	andeq	r0, r0, ip
     380:	00000000 	andeq	r0, r0, r0
     384:	08000248 	stmdaeq	r0, {r3, r6, r9}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	00000000 	andeq	r0, r0, r0
     394:	0800024a 	stmdaeq	r0, {r1, r3, r6, r9}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	00000000 	andeq	r0, r0, r0
     3b4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	08000250 	stmdaeq	r0, {r4, r6, r9}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	08000252 	stmdaeq	r0, {r1, r4, r6, r9}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	00000000 	andeq	r0, r0, r0
     3f4:	08000256 	stmdaeq	r0, {r1, r2, r4, r6, r9}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	00000000 	andeq	r0, r0, r0
     404:	08000258 	stmdaeq	r0, {r3, r4, r6, r9}
     408:	00000004 	andeq	r0, r0, r4
     40c:	0000000c 	andeq	r0, r0, ip
     410:	00000000 	andeq	r0, r0, r0
     414:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	00000000 	andeq	r0, r0, r0
     424:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	00000000 	andeq	r0, r0, r0
     434:	08000260 	stmdaeq	r0, {r5, r6, r9}
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	00000000 	andeq	r0, r0, r0
     444:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	00000000 	andeq	r0, r0, r0
     454:	08000264 	stmdaeq	r0, {r2, r5, r6, r9}
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	00000000 	andeq	r0, r0, r0
     464:	08000266 	stmdaeq	r0, {r1, r2, r5, r6, r9}
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     474:	7c020001 	stcvc	0, cr0, [r2], {1}
     478:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     47c:	00000014 	andeq	r0, r0, r4, lsl r0
     480:	0000046c 	andeq	r0, r0, ip, ror #8
     484:	080046d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, lr}
     488:	00000080 	andeq	r0, r0, r0, lsl #1
     48c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     490:	00018e02 	andeq	r8, r1, r2, lsl #28
     494:	0000000c 	andeq	r0, r0, ip
     498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     49c:	7c020001 	stcvc	0, cr0, [r2], {1}
     4a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	00000494 	muleq	r0, r4, r4
     4ac:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
     4b0:	00000058 	andeq	r0, r0, r8, asr r0
     4b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4b8:	63018e02 	movwvs	r8, #7682	; 0x1e02
     4bc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     4c0:	000b4200 	andeq	r4, fp, r0, lsl #4
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	00000494 	muleq	r0, r4, r4
     4cc:	080002c0 	stmdaeq	r0, {r6, r7, r9}
     4d0:	00000010 	andeq	r0, r0, r0, lsl r0
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	00000494 	muleq	r0, r4, r4
     4dc:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     4e0:	00000004 	andeq	r0, r0, r4
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	00000494 	muleq	r0, r4, r4
     4ec:	080002d4 	stmdaeq	r0, {r2, r4, r6, r7, r9}
     4f0:	00000004 	andeq	r0, r0, r4
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	00000494 	muleq	r0, r4, r4
     4fc:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
     500:	00000004 	andeq	r0, r0, r4
     504:	0000000c 	andeq	r0, r0, ip
     508:	00000494 	muleq	r0, r4, r4
     50c:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     510:	00000004 	andeq	r0, r0, r4
     514:	0000000c 	andeq	r0, r0, ip
     518:	00000494 	muleq	r0, r4, r4
     51c:	080002e0 	stmdaeq	r0, {r5, r6, r7, r9}
     520:	00000002 	andeq	r0, r0, r2
     524:	0000000c 	andeq	r0, r0, ip
     528:	00000494 	muleq	r0, r4, r4
     52c:	080002e2 	stmdaeq	r0, {r1, r5, r6, r7, r9}
     530:	00000004 	andeq	r0, r0, r4
     534:	0000000c 	andeq	r0, r0, ip
     538:	00000494 	muleq	r0, r4, r4
     53c:	080002e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9}
     540:	00000004 	andeq	r0, r0, r4
     544:	0000000c 	andeq	r0, r0, ip
     548:	00000494 	muleq	r0, r4, r4
     54c:	080002ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9}
     550:	00000002 	andeq	r0, r0, r2
     554:	0000000c 	andeq	r0, r0, ip
     558:	00000494 	muleq	r0, r4, r4
     55c:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     560:	00000002 	andeq	r0, r0, r2
     564:	0000000c 	andeq	r0, r0, ip
     568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     56c:	7c020001 	stcvc	0, cr0, [r2], {1}
     570:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     574:	00000014 	andeq	r0, r0, r4, lsl r0
     578:	00000564 	andeq	r0, r0, r4, ror #10
     57c:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
     580:	00000020 	andeq	r0, r0, r0, lsr #32
     584:	83080e41 	movwhi	r0, #36417	; 0x8e41
     588:	00018e02 	andeq	r8, r1, r2, lsl #28
     58c:	0000000c 	andeq	r0, r0, ip
     590:	00000564 	andeq	r0, r0, r4, ror #10
     594:	08000310 	stmdaeq	r0, {r4, r8, r9}
     598:	00000004 	andeq	r0, r0, r4
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	00000564 	andeq	r0, r0, r4, ror #10
     5a4:	08000314 	stmdaeq	r0, {r2, r4, r8, r9}
     5a8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5ac:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     5b0:	040e5b01 	streq	r5, [lr], #-2817	; 0xb01
     5b4:	00000018 	andeq	r0, r0, r8, lsl r0
     5b8:	00000564 	andeq	r0, r0, r4, ror #10
     5bc:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     5c0:	000000bc 	strheq	r0, [r0], -ip
     5c4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     5c8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	0000000c 	andeq	r0, r0, ip
     5d4:	00000564 	andeq	r0, r0, r4, ror #10
     5d8:	0800040c 	stmdaeq	r0, {r2, r3, sl}
     5dc:	00000010 	andeq	r0, r0, r0, lsl r0
     5e0:	0000000c 	andeq	r0, r0, ip
     5e4:	00000564 	andeq	r0, r0, r4, ror #10
     5e8:	0800041c 	stmdaeq	r0, {r2, r3, r4, sl}
     5ec:	00000018 	andeq	r0, r0, r8, lsl r0
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	00000564 	andeq	r0, r0, r4, ror #10
     5f8:	08000434 	stmdaeq	r0, {r2, r4, r5, sl}
     5fc:	00000098 	muleq	r0, r8, r0
     600:	83100e41 	tsthi	r0, #1040	; 0x410
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     614:	7c020001 	stcvc	0, cr0, [r2], {1}
     618:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     61c:	00000014 	andeq	r0, r0, r4, lsl r0
     620:	0000060c 	andeq	r0, r0, ip, lsl #12
     624:	080004cc 	stmdaeq	r0, {r2, r3, r6, r7, sl}
     628:	00000010 	andeq	r0, r0, r0, lsl r0
     62c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     630:	00018e02 	andeq	r8, r1, r2, lsl #28
     634:	0000000c 	andeq	r0, r0, ip
     638:	0000060c 	andeq	r0, r0, ip, lsl #12
     63c:	080004dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl}
     640:	00000002 	andeq	r0, r0, r2
     644:	00000018 	andeq	r0, r0, r8, lsl r0
     648:	0000060c 	andeq	r0, r0, ip, lsl #12
     64c:	080004de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl}
     650:	0000001e 	andeq	r0, r0, lr, lsl r0
     654:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     658:	86038504 	strhi	r8, [r3], -r4, lsl #10
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000018 	andeq	r0, r0, r8, lsl r0
     664:	0000060c 	andeq	r0, r0, ip, lsl #12
     668:	080004fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl}
     66c:	0000003a 	andeq	r0, r0, sl, lsr r0
     670:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     674:	86038504 	strhi	r8, [r3], -r4, lsl #10
     678:	00018e02 	andeq	r8, r1, r2, lsl #28
     67c:	0000000c 	andeq	r0, r0, ip
     680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     684:	7c020001 	stcvc	0, cr0, [r2], {1}
     688:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     68c:	0000001c 	andeq	r0, r0, ip, lsl r0
     690:	0000067c 	andeq	r0, r0, ip, ror r6
     694:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
     698:	000000dc 	ldrdeq	r0, [r0], -ip
     69c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6a0:	02018e02 	andeq	r8, r1, #2, 28
     6a4:	c4ce0a5d 	strbgt	r0, [lr], #2653	; 0xa5d
     6a8:	0b46000e 	bleq	11806e8 <__Stack_Size+0x11802e8>
     6ac:	00000014 	andeq	r0, r0, r4, lsl r0
     6b0:	0000067c 	andeq	r0, r0, ip, ror r6
     6b4:	08000614 	stmdaeq	r0, {r2, r4, r9, sl}
     6b8:	00000070 	andeq	r0, r0, r0, ror r0
     6bc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     6c8:	0000067c 	andeq	r0, r0, ip, ror r6
     6cc:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
     6d0:	0000006c 	andeq	r0, r0, ip, rrx
     6d4:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     6d8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     6dc:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     6e0:	00000001 	andeq	r0, r0, r1
     6e4:	00000018 	andeq	r0, r0, r8, lsl r0
     6e8:	0000067c 	andeq	r0, r0, ip, ror r6
     6ec:	080006f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl}
     6f0:	000000f8 	strdeq	r0, [r0], -r8
     6f4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     6f8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     6fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     700:	00000018 	andeq	r0, r0, r8, lsl r0
     704:	0000067c 	andeq	r0, r0, ip, ror r6
     708:	080007e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl}
     70c:	00000114 	andeq	r0, r0, r4, lsl r1
     710:	83100e41 	tsthi	r0, #1040	; 0x410
     714:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     718:	00018e02 	andeq	r8, r1, r2, lsl #28
     71c:	0000001c 	andeq	r0, r0, ip, lsl r0
     720:	0000067c 	andeq	r0, r0, ip, ror r6
     724:	080008fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp}
     728:	000006d4 	ldrdeq	r0, [r0], -r4
     72c:	83180e41 	tsthi	r8, #1040	; 0x410
     730:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     734:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     738:	00018e02 	andeq	r8, r1, r2, lsl #28
     73c:	0000000c 	andeq	r0, r0, ip
     740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     744:	7c020001 	stcvc	0, cr0, [r2], {1}
     748:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     74c:	00000014 	andeq	r0, r0, r4, lsl r0
     750:	0000073c 	andeq	r0, r0, ip, lsr r7
     754:	08000fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp}
     758:	00000030 	andeq	r0, r0, r0, lsr r0
     75c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     760:	00018e02 	andeq	r8, r1, r2, lsl #28
     764:	0000000c 	andeq	r0, r0, ip
     768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     76c:	7c020001 	stcvc	0, cr0, [r2], {1}
     770:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     774:	00000034 	andeq	r0, r0, r4, lsr r0
     778:	00000764 	andeq	r0, r0, r4, ror #14
     77c:	08001000 	stmdaeq	r0, {ip}
     780:	000000a0 	andeq	r0, r0, r0, lsr #1
     784:	83180e42 	tsthi	r8, #1056	; 0x420
     788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     78c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     790:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     79c:	5a0b4500 	bpl	2d1ba4 <__Stack_Size+0x2d17a4>
     7a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     7a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     7a8:	000b4500 	andeq	r4, fp, r0, lsl #10
     7ac:	00000014 	andeq	r0, r0, r4, lsl r0
     7b0:	00000764 	andeq	r0, r0, r4, ror #14
     7b4:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     7b8:	00000054 	andeq	r0, r0, r4, asr r0
     7bc:	83080e42 	movwhi	r0, #36418	; 0x8e42
     7c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	00000764 	andeq	r0, r0, r4, ror #14
     7cc:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
     7d0:	00000002 	andeq	r0, r0, r2
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000764 	andeq	r0, r0, r4, ror #14
     7dc:	080010f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, ip}
     7e0:	00000004 	andeq	r0, r0, r4
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     7f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7f4:	00000020 	andeq	r0, r0, r0, lsr #32
     7f8:	000007e4 	andeq	r0, r0, r4, ror #15
     7fc:	080010fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip}
     800:	00000084 	andeq	r0, r0, r4, lsl #1
     804:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     808:	86038504 	strhi	r8, [r3], -r4, lsl #10
     80c:	41018e02 	tstmi	r1, r2, lsl #28
     810:	0e7d300e 	cdpeq	0, 7, cr3, cr13, cr14, {0}
     814:	00000010 	andeq	r0, r0, r0, lsl r0
     818:	0000001c 	andeq	r0, r0, ip, lsl r0
     81c:	000007e4 	andeq	r0, r0, r4, ror #15
     820:	08001180 	stmdaeq	r0, {r7, r8, ip}
     824:	0000008c 	andeq	r0, r0, ip, lsl #1
     828:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     82c:	41018e02 	tstmi	r1, r2, lsl #28
     830:	4102280e 	tstmi	r2, lr, lsl #16
     834:	0000080e 	andeq	r0, r0, lr, lsl #16
     838:	00000018 	andeq	r0, r0, r8, lsl r0
     83c:	000007e4 	andeq	r0, r0, r4, ror #15
     840:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	83080e41 	movwhi	r0, #36417	; 0x8e41
     84c:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     850:	000ec3ce 	andeq	ip, lr, lr, asr #7
     854:	0000001c 	andeq	r0, r0, ip, lsl r0
     858:	000007e4 	andeq	r0, r0, r4, ror #15
     85c:	08001220 	stmdaeq	r0, {r5, r9, ip}
     860:	00000084 	andeq	r0, r0, r4, lsl #1
     864:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     868:	56018e02 	strpl	r8, [r1], -r2, lsl #28
     86c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     870:	000b4300 	andeq	r4, fp, r0, lsl #6
     874:	0000001c 	andeq	r0, r0, ip, lsl r0
     878:	000007e4 	andeq	r0, r0, r4, ror #15
     87c:	080012a4 	stmdaeq	r0, {r2, r5, r7, r9, ip}
     880:	000000b4 	strheq	r0, [r0], -r4
     884:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     888:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     88c:	200e4301 	andcs	r4, lr, r1, lsl #6
     890:	0c0e4c02 	stceq	12, cr4, [lr], {2}
     894:	0000000c 	andeq	r0, r0, ip
     898:	000007e4 	andeq	r0, r0, r4, ror #15
     89c:	08001358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip}
     8a0:	00000024 	andeq	r0, r0, r4, lsr #32
     8a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8a8:	000007e4 	andeq	r0, r0, r4, ror #15
     8ac:	0800137c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, ip}
     8b0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8b4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8bc:	280e4101 	stmdacs	lr, {r0, r8, lr}
     8c0:	0c0e6102 	stfeqs	f6, [lr], {2}
     8c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8c8:	000007e4 	andeq	r0, r0, r4, ror #15
     8cc:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
     8d0:	00000070 	andeq	r0, r0, r0, ror r0
     8d4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8d8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8dc:	280e4201 	stmdacs	lr, {r0, r9, lr}
     8e0:	000c0e6f 	andeq	r0, ip, pc, ror #28
     8e4:	00000024 	andeq	r0, r0, r4, lsr #32
     8e8:	000007e4 	andeq	r0, r0, r4, ror #15
     8ec:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
     8f0:	00000164 	andeq	r0, r0, r4, ror #2
     8f4:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     8f8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8fc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     900:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     904:	0ea90201 	cdpeq	2, 10, cr0, cr9, cr1, {0}
     908:	0000001c 	andeq	r0, r0, ip, lsl r0
     90c:	00000018 	andeq	r0, r0, r8, lsl r0
     910:	000007e4 	andeq	r0, r0, r4, ror #15
     914:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
     918:	00000080 	andeq	r0, r0, r0, lsl #1
     91c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     920:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     924:	0c0e7e01 	stceq	14, cr7, [lr], {1}
     928:	00000018 	andeq	r0, r0, r8, lsl r0
     92c:	000007e4 	andeq	r0, r0, r4, ror #15
     930:	080016a0 	stmdaeq	r0, {r5, r7, r9, sl, ip}
     934:	00000088 	andeq	r0, r0, r8, lsl #1
     938:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     93c:	7a018e02 	bvc	6414c <__Stack_Size+0x63d4c>
     940:	000ec4ce 	andeq	ip, lr, lr, asr #9
     944:	0000000c 	andeq	r0, r0, ip
     948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     94c:	7c020001 	stcvc	0, cr0, [r2], {1}
     950:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     954:	00000014 	andeq	r0, r0, r4, lsl r0
     958:	00000944 	andeq	r0, r0, r4, asr #18
     95c:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
     960:	0000005e 	andeq	r0, r0, lr, asr r0
     964:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     968:	00018e02 	andeq	r8, r1, r2, lsl #28
     96c:	00000018 	andeq	r0, r0, r8, lsl r0
     970:	00000944 	andeq	r0, r0, r4, asr #18
     974:	08001786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip}
     978:	0000002a 	andeq	r0, r0, sl, lsr #32
     97c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     980:	50018e02 	andpl	r8, r1, r2, lsl #28
     984:	000ec4ce 	andeq	ip, lr, lr, asr #9
     988:	0000000c 	andeq	r0, r0, ip
     98c:	00000944 	andeq	r0, r0, r4, asr #18
     990:	080017b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, ip}
     994:	00000002 	andeq	r0, r0, r2
     998:	00000014 	andeq	r0, r0, r4, lsl r0
     99c:	00000944 	andeq	r0, r0, r4, asr #18
     9a0:	080017b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, ip}
     9a4:	00000026 	andeq	r0, r0, r6, lsr #32
     9a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000944 	andeq	r0, r0, r4, asr #18
     9b8:	080017d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, ip}
     9bc:	00000014 	andeq	r0, r0, r4, lsl r0
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000944 	andeq	r0, r0, r4, asr #18
     9c8:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
     9cc:	00000018 	andeq	r0, r0, r8, lsl r0
     9d0:	00000014 	andeq	r0, r0, r4, lsl r0
     9d4:	00000944 	andeq	r0, r0, r4, asr #18
     9d8:	08001804 	stmdaeq	r0, {r2, fp, ip}
     9dc:	00000018 	andeq	r0, r0, r8, lsl r0
     9e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     9e8:	0000000c 	andeq	r0, r0, ip
     9ec:	00000944 	andeq	r0, r0, r4, asr #18
     9f0:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
     9f4:	0000000e 	andeq	r0, r0, lr
     9f8:	00000020 	andeq	r0, r0, r0, lsr #32
     9fc:	00000944 	andeq	r0, r0, r4, asr #18
     a00:	0800182a 	stmdaeq	r0, {r1, r3, r5, fp, ip}
     a04:	000000a6 	andeq	r0, r0, r6, lsr #1
     a08:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a0c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a10:	48018e02 	stmdami	r1, {r1, r9, sl, fp, pc}
     a14:	0208980e 	andeq	r9, r8, #917504	; 0xe0000
     a18:	00100e44 	andseq	r0, r0, r4, asr #28
     a1c:	00000014 	andeq	r0, r0, r4, lsl r0
     a20:	00000944 	andeq	r0, r0, r4, asr #18
     a24:	080018d0 	stmdaeq	r0, {r4, r6, r7, fp, ip}
     a28:	00000024 	andeq	r0, r0, r4, lsr #32
     a2c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     a30:	040e4d01 	streq	r4, [lr], #-3329	; 0xd01
     a34:	0000000c 	andeq	r0, r0, ip
     a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a3c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	00000a34 	andeq	r0, r0, r4, lsr sl
     a4c:	080018f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip}
     a50:	00000010 	andeq	r0, r0, r0, lsl r0
     a54:	00000024 	andeq	r0, r0, r4, lsr #32
     a58:	00000a34 	andeq	r0, r0, r4, lsr sl
     a5c:	08001904 	stmdaeq	r0, {r2, r8, fp, ip}
     a60:	0000009c 	muleq	r0, ip, r0
     a64:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a68:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a6c:	72018e02 	andvc	r8, r1, #2, 28
     a70:	c5c6ce0a 	strbgt	ip, [r6, #3594]	; 0xe0a
     a74:	42000ec4 	andmi	r0, r0, #196, 28	; 0xc40
     a78:	0000000b 	andeq	r0, r0, fp
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a84:	7c020001 	stcvc	0, cr0, [r2], {1}
     a88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	00000a7c 	andeq	r0, r0, ip, ror sl
     a94:	080019a0 	stmdaeq	r0, {r5, r7, r8, fp, ip}
     a98:	00000014 	andeq	r0, r0, r4, lsl r0
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a7c 	andeq	r0, r0, ip, ror sl
     aa4:	080019b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip}
     aa8:	00000020 	andeq	r0, r0, r0, lsr #32
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ab4:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ac0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ac4:	080019fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
     ac8:	00000088 	andeq	r0, r0, r8, lsl #1
     acc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     ad0:	5c018e02 	stcpl	14, cr8, [r1], {2}
     ad4:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     ad8:	000b4400 	andeq	r4, fp, r0, lsl #8
     adc:	00000014 	andeq	r0, r0, r4, lsl r0
     ae0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ae4:	08001a84 	stmdaeq	r0, {r2, r7, r9, fp, ip}
     ae8:	00000034 	andeq	r0, r0, r4, lsr r0
     aec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000034 	andeq	r0, r0, r4, lsr r0
     af8:	00000a7c 	andeq	r0, r0, ip, ror sl
     afc:	08001ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp, ip}
     b00:	0000011c 	andeq	r0, r0, ip, lsl r1
     b04:	83180e41 	tsthi	r8, #1040	; 0x410
     b08:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b0c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b10:	02018e02 	andeq	r8, r1, #2, 28
     b14:	c7ce0a60 	strbgt	r0, [lr, r0, ror #20]
     b18:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b1c:	0b42000e 	bleq	1080b5c <__Stack_Size+0x108075c>
     b20:	c7ce0a48 	strbgt	r0, [lr, r8, asr #20]
     b24:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b28:	0b42000e 	bleq	1080b68 <__Stack_Size+0x1080768>
     b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
     b30:	00000a7c 	andeq	r0, r0, ip, ror sl
     b34:	08001bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, ip}
     b38:	000000fc 	strdeq	r0, [r0], -ip
     b3c:	83100e41 	tsthi	r0, #1040	; 0x410
     b40:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     b44:	02018e02 	andeq	r8, r1, #2, 28
     b48:	c5ce0a4d 	strbgt	r0, [lr, #2637]	; 0xa4d
     b4c:	000ec3c4 	andeq	ip, lr, r4, asr #7
     b50:	0a4f0b42 	beq	13c3860 <__Stack_Size+0x13c3460>
     b54:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     b58:	0b42000e 	bleq	1080b98 <__Stack_Size+0x1080798>
     b5c:	0000000c 	andeq	r0, r0, ip
     b60:	00000a7c 	andeq	r0, r0, ip, ror sl
     b64:	08001cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip}
     b68:	00000010 	andeq	r0, r0, r0, lsl r0
     b6c:	0000000c 	andeq	r0, r0, ip
     b70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b74:	7c020001 	stcvc	0, cr0, [r2], {1}
     b78:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000b6c 	andeq	r0, r0, ip, ror #22
     b84:	08001ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip}
     b88:	0000000c 	andeq	r0, r0, ip
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b6c 	andeq	r0, r0, ip, ror #22
     b94:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b6c 	andeq	r0, r0, ip, ror #22
     ba4:	08001cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip}
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b6c 	andeq	r0, r0, ip, ror #22
     bb4:	08001d04 	stmdaeq	r0, {r2, r8, sl, fp, ip}
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000b6c 	andeq	r0, r0, ip, ror #22
     bc4:	08001d10 	stmdaeq	r0, {r4, r8, sl, fp, ip}
     bc8:	00000018 	andeq	r0, r0, r8, lsl r0
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000b6c 	andeq	r0, r0, ip, ror #22
     bd4:	08001d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip}
     bd8:	0000002c 	andeq	r0, r0, ip, lsr #32
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000b6c 	andeq	r0, r0, ip, ror #22
     be4:	08001d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, ip}
     be8:	00000018 	andeq	r0, r0, r8, lsl r0
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000b6c 	andeq	r0, r0, ip, ror #22
     bf4:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
     bf8:	00000018 	andeq	r0, r0, r8, lsl r0
     bfc:	00000020 	andeq	r0, r0, r0, lsr #32
     c00:	00000b6c 	andeq	r0, r0, ip, ror #22
     c04:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
     c08:	00000020 	andeq	r0, r0, r0, lsr #32
     c0c:	83100e41 	tsthi	r0, #1040	; 0x410
     c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     c14:	4a018e02 	bmi	64424 <__Stack_Size+0x64024>
     c18:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     c1c:	0000000e 	andeq	r0, r0, lr
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	00000b6c 	andeq	r0, r0, ip, ror #22
     c28:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
     c2c:	00000010 	andeq	r0, r0, r0, lsl r0
     c30:	00000028 	andeq	r0, r0, r8, lsr #32
     c34:	00000b6c 	andeq	r0, r0, ip, ror #22
     c38:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
     c3c:	00000104 	andeq	r0, r0, r4, lsl #2
     c40:	83180e41 	tsthi	r8, #1040	; 0x410
     c44:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     c48:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     c4c:	02018e02 	andeq	r8, r1, #2, 28
     c50:	c7ce0a77 			; <UNDEFINED> instruction: 0xc7ce0a77
     c54:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     c58:	0b42000e 	bleq	1080c98 <__Stack_Size+0x1080898>
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c64:	7c020001 	stcvc	0, cr0, [r2], {1}
     c68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	00000c5c 	andeq	r0, r0, ip, asr ip
     c74:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
     c78:	00000018 	andeq	r0, r0, r8, lsl r0
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000c5c 	andeq	r0, r0, ip, asr ip
     c84:	08001ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip}
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c90:	00000c5c 	andeq	r0, r0, ip, asr ip
     c94:	08001edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip}
     c98:	00000120 	andeq	r0, r0, r0, lsr #2
     c9c:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     ca0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca8:	00000001 	andeq	r0, r0, r1
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	00000c5c 	andeq	r0, r0, ip, asr ip
     cb4:	08001ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000c5c 	andeq	r0, r0, ip, asr ip
     cc4:	08002008 	stmdaeq	r0, {r3, sp}
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000c5c 	andeq	r0, r0, ip, asr ip
     cd4:	08002014 	stmdaeq	r0, {r2, r4, sp}
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	00000c5c 	andeq	r0, r0, ip, asr ip
     ce4:	08002020 	stmdaeq	r0, {r5, sp}
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	0000000c 	andeq	r0, r0, ip
     cf0:	00000c5c 	andeq	r0, r0, ip, asr ip
     cf4:	0800202c 	stmdaeq	r0, {r2, r3, r5, sp}
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	0000000c 	andeq	r0, r0, ip
     d00:	00000c5c 	andeq	r0, r0, ip, asr ip
     d04:	08002038 	stmdaeq	r0, {r3, r4, r5, sp}
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	0000000c 	andeq	r0, r0, ip
     d10:	00000c5c 	andeq	r0, r0, ip, asr ip
     d14:	08002044 	stmdaeq	r0, {r2, r6, sp}
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	0000000c 	andeq	r0, r0, ip
     d20:	00000c5c 	andeq	r0, r0, ip, asr ip
     d24:	08002050 	stmdaeq	r0, {r4, r6, sp}
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	0000000c 	andeq	r0, r0, ip
     d30:	00000c5c 	andeq	r0, r0, ip, asr ip
     d34:	0800205c 	stmdaeq	r0, {r2, r3, r4, r6, sp}
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	0000000c 	andeq	r0, r0, ip
     d40:	00000c5c 	andeq	r0, r0, ip, asr ip
     d44:	08002068 	stmdaeq	r0, {r3, r5, r6, sp}
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	00000c5c 	andeq	r0, r0, ip, asr ip
     d54:	08002074 	stmdaeq	r0, {r2, r4, r5, r6, sp}
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000c5c 	andeq	r0, r0, ip, asr ip
     d64:	08002080 	stmdaeq	r0, {r7, sp}
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	00000014 	andeq	r0, r0, r4, lsl r0
     d70:	00000c5c 	andeq	r0, r0, ip, asr ip
     d74:	0800208c 	stmdaeq	r0, {r2, r3, r7, sp}
     d78:	00000100 	andeq	r0, r0, r0, lsl #2
     d7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     d80:	00018e02 	andeq	r8, r1, r2, lsl #28
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c5c 	andeq	r0, r0, ip, asr ip
     d8c:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
     d90:	00000100 	andeq	r0, r0, r0, lsl #2
     d94:	83080e41 	movwhi	r0, #36417	; 0x8e41
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	00000018 	andeq	r0, r0, r8, lsl r0
     da0:	00000c5c 	andeq	r0, r0, ip, asr ip
     da4:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
     da8:	000000e0 	andeq	r0, r0, r0, ror #1
     dac:	83100e41 	tsthi	r0, #1040	; 0x410
     db0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     db4:	00018e02 	andeq	r8, r1, r2, lsl #28
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     dc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dc8:	0000001c 	andeq	r0, r0, ip, lsl r0
     dcc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     dd0:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
     dd4:	00000058 	andeq	r0, r0, r8, asr r0
     dd8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     ddc:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     de0:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     de4:	000b4200 	andeq	r4, fp, r0, lsl #4
     de8:	00000014 	andeq	r0, r0, r4, lsl r0
     dec:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     df0:	080023c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sp}
     df4:	00000048 	andeq	r0, r0, r8, asr #32
     df8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     dfc:	00018e02 	andeq	r8, r1, r2, lsl #28
     e00:	0000000c 	andeq	r0, r0, ip
     e04:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e08:	0800240c 	stmdaeq	r0, {r2, r3, sl, sp}
     e0c:	00000012 	andeq	r0, r0, r2, lsl r0
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e18:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
     e1c:	00000012 	andeq	r0, r0, r2, lsl r0
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e28:	08002430 	stmdaeq	r0, {r4, r5, sl, sp}
     e2c:	00000012 	andeq	r0, r0, r2, lsl r0
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e38:	08002442 	stmdaeq	r0, {r1, r6, sl, sp}
     e3c:	00000012 	andeq	r0, r0, r2, lsl r0
     e40:	0000000c 	andeq	r0, r0, ip
     e44:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e48:	08002454 	stmdaeq	r0, {r2, r4, r6, sl, sp}
     e4c:	0000000a 	andeq	r0, r0, sl
     e50:	0000000c 	andeq	r0, r0, ip
     e54:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e58:	0800245e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, sp}
     e5c:	00000008 	andeq	r0, r0, r8
     e60:	0000000c 	andeq	r0, r0, ip
     e64:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e68:	08002466 	stmdaeq	r0, {r1, r2, r5, r6, sl, sp}
     e6c:	0000000a 	andeq	r0, r0, sl
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e78:	08002470 	stmdaeq	r0, {r4, r5, r6, sl, sp}
     e7c:	00000008 	andeq	r0, r0, r8
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e88:	08002478 	stmdaeq	r0, {r3, r4, r5, r6, sl, sp}
     e8c:	00000012 	andeq	r0, r0, r2, lsl r0
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     e98:	0800248a 	stmdaeq	r0, {r1, r3, r7, sl, sp}
     e9c:	00000008 	andeq	r0, r0, r8
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     ea8:	08002492 	stmdaeq	r0, {r1, r4, r7, sl, sp}
     eac:	00000010 	andeq	r0, r0, r0, lsl r0
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     eb8:	080024a2 	stmdaeq	r0, {r1, r5, r7, sl, sp}
     ebc:	00000012 	andeq	r0, r0, r2, lsl r0
     ec0:	00000018 	andeq	r0, r0, r8, lsl r0
     ec4:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     ec8:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
     ecc:	00000084 	andeq	r0, r0, r4, lsl #1
     ed0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     ed4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ed8:	00018e02 	andeq	r8, r1, r2, lsl #28
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     ee4:	08002538 	stmdaeq	r0, {r3, r4, r5, r8, sl, sp}
     ee8:	00000012 	andeq	r0, r0, r2, lsl r0
     eec:	0000000c 	andeq	r0, r0, ip
     ef0:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     ef4:	0800254a 	stmdaeq	r0, {r1, r3, r6, r8, sl, sp}
     ef8:	00000006 	andeq	r0, r0, r6
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f04:	08002550 	stmdaeq	r0, {r4, r6, r8, sl, sp}
     f08:	0000000c 	andeq	r0, r0, ip
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f14:	0800255c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, sp}
     f18:	00000012 	andeq	r0, r0, r2, lsl r0
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f24:	0800256e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, sl, sp}
     f28:	00000012 	andeq	r0, r0, r2, lsl r0
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f34:	08002580 	stmdaeq	r0, {r7, r8, sl, sp}
     f38:	0000000c 	andeq	r0, r0, ip
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f44:	0800258c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp}
     f48:	00000012 	andeq	r0, r0, r2, lsl r0
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f54:	0800259e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, sp}
     f58:	00000012 	andeq	r0, r0, r2, lsl r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f64:	080025b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, sp}
     f68:	00000008 	andeq	r0, r0, r8
     f6c:	00000018 	andeq	r0, r0, r8, lsl r0
     f70:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f74:	080025b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, sp}
     f78:	00000054 	andeq	r0, r0, r4, asr r0
     f7c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     f80:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f84:	00018e02 	andeq	r8, r1, r2, lsl #28
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     f90:	0800260c 	stmdaeq	r0, {r2, r3, r9, sl, sp}
     f94:	00000010 	andeq	r0, r0, r0, lsl r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     fa0:	0800261c 	stmdaeq	r0, {r2, r3, r4, r9, sl, sp}
     fa4:	00000004 	andeq	r0, r0, r4
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     fb0:	08002620 	stmdaeq	r0, {r5, r9, sl, sp}
     fb4:	00000008 	andeq	r0, r0, r8
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     fc0:	08002628 	stmdaeq	r0, {r3, r5, r9, sl, sp}
     fc4:	00000010 	andeq	r0, r0, r0, lsl r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     fd0:	08002638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp}
     fd4:	00000006 	andeq	r0, r0, r6
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     fe0:	0800263e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, sp}
     fe4:	0000000c 	andeq	r0, r0, ip
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
     ff0:	0800264a 	stmdaeq	r0, {r1, r3, r6, r9, sl, sp}
     ff4:	0000001a 	andeq	r0, r0, sl, lsl r0
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1000:	08002664 	stmdaeq	r0, {r2, r5, r6, r9, sl, sp}
    1004:	0000000c 	andeq	r0, r0, ip
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1010:	08002670 	stmdaeq	r0, {r4, r5, r6, r9, sl, sp}
    1014:	00000006 	andeq	r0, r0, r6
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1020:	08002676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, sp}
    1024:	00000016 	andeq	r0, r0, r6, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1030:	0800268c 	stmdaeq	r0, {r2, r3, r7, r9, sl, sp}
    1034:	00000008 	andeq	r0, r0, r8
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1040:	7c020001 	stcvc	0, cr0, [r2], {1}
    1044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1048:	00000018 	andeq	r0, r0, r8, lsl r0
    104c:	00001038 	andeq	r1, r0, r8, lsr r0
    1050:	08002694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp}
    1054:	00000012 	andeq	r0, r0, r2, lsl r0
    1058:	83080e41 	movwhi	r0, #36417	; 0x8e41
    105c:	45018e02 	strmi	r8, [r1, #-3586]	; 0xe02
    1060:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1064:	0000000c 	andeq	r0, r0, ip
    1068:	00001038 	andeq	r1, r0, r8, lsr r0
    106c:	080026a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, sp}
    1070:	0000000a 	andeq	r0, r0, sl
    1074:	0000000c 	andeq	r0, r0, ip
    1078:	00001038 	andeq	r1, r0, r8, lsr r0
    107c:	080026b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, sp}
    1080:	0000000c 	andeq	r0, r0, ip
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	00001038 	andeq	r1, r0, r8, lsr r0
    108c:	080026bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, sp}
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	0000000c 	andeq	r0, r0, ip
    1098:	00001038 	andeq	r1, r0, r8, lsr r0
    109c:	080026c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, sp}
    10a0:	00000018 	andeq	r0, r0, r8, lsl r0
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	00001038 	andeq	r1, r0, r8, lsr r0
    10ac:	080026e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, sp}
    10b0:	00000018 	andeq	r0, r0, r8, lsl r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	00001038 	andeq	r1, r0, r8, lsr r0
    10bc:	080026f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, sp}
    10c0:	0000000c 	andeq	r0, r0, ip
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00001038 	andeq	r1, r0, r8, lsr r0
    10cc:	08002704 	stmdaeq	r0, {r2, r8, r9, sl, sp}
    10d0:	0000000e 	andeq	r0, r0, lr
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00001038 	andeq	r1, r0, r8, lsr r0
    10dc:	08002712 	stmdaeq	r0, {r1, r4, r8, r9, sl, sp}
    10e0:	0000000e 	andeq	r0, r0, lr
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	00001038 	andeq	r1, r0, r8, lsr r0
    10ec:	08002720 	stmdaeq	r0, {r5, r8, r9, sl, sp}
    10f0:	00000014 	andeq	r0, r0, r4, lsl r0
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00001038 	andeq	r1, r0, r8, lsr r0
    10fc:	08002734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, sp}
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00001038 	andeq	r1, r0, r8, lsr r0
    110c:	08002740 	stmdaeq	r0, {r6, r8, r9, sl, sp}
    1110:	00000014 	andeq	r0, r0, r4, lsl r0
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    111c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1120:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	00001114 	andeq	r1, r0, r4, lsl r1
    112c:	08002754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, sp}
    1130:	00000018 	andeq	r0, r0, r8, lsl r0
    1134:	0000000c 	andeq	r0, r0, ip
    1138:	00001114 	andeq	r1, r0, r4, lsl r1
    113c:	0800276c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, sp}
    1140:	00000018 	andeq	r0, r0, r8, lsl r0
    1144:	0000000c 	andeq	r0, r0, ip
    1148:	00001114 	andeq	r1, r0, r4, lsl r1
    114c:	08002784 	stmdaeq	r0, {r2, r7, r8, r9, sl, sp}
    1150:	00000018 	andeq	r0, r0, r8, lsl r0
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	00001114 	andeq	r1, r0, r4, lsl r1
    115c:	0800279c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, sp}
    1160:	00000018 	andeq	r0, r0, r8, lsl r0
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	00001114 	andeq	r1, r0, r4, lsl r1
    116c:	080027b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, sp}
    1170:	00000010 	andeq	r0, r0, r0, lsl r0
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	00001114 	andeq	r1, r0, r4, lsl r1
    117c:	080027c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, sp}
    1180:	0000000c 	andeq	r0, r0, ip
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001114 	andeq	r1, r0, r4, lsl r1
    118c:	080027d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp}
    1190:	0000000c 	andeq	r0, r0, ip
    1194:	0000000c 	andeq	r0, r0, ip
    1198:	00001114 	andeq	r1, r0, r4, lsl r1
    119c:	080027dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, sp}
    11a0:	00000010 	andeq	r0, r0, r0, lsl r0
    11a4:	0000000c 	andeq	r0, r0, ip
    11a8:	00001114 	andeq	r1, r0, r4, lsl r1
    11ac:	080027ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp}
    11b0:	00000010 	andeq	r0, r0, r0, lsl r0
    11b4:	0000000c 	andeq	r0, r0, ip
    11b8:	00001114 	andeq	r1, r0, r4, lsl r1
    11bc:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
    11c0:	00000018 	andeq	r0, r0, r8, lsl r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	00001114 	andeq	r1, r0, r4, lsl r1
    11cc:	08002814 	stmdaeq	r0, {r2, r4, fp, sp}
    11d0:	00000020 	andeq	r0, r0, r0, lsr #32
    11d4:	0000000c 	andeq	r0, r0, ip
    11d8:	00001114 	andeq	r1, r0, r4, lsl r1
    11dc:	08002834 	stmdaeq	r0, {r2, r4, r5, fp, sp}
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	0000000c 	andeq	r0, r0, ip
    11e8:	00001114 	andeq	r1, r0, r4, lsl r1
    11ec:	08002840 	stmdaeq	r0, {r6, fp, sp}
    11f0:	00000028 	andeq	r0, r0, r8, lsr #32
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	00001114 	andeq	r1, r0, r4, lsl r1
    11fc:	08002868 	stmdaeq	r0, {r3, r5, r6, fp, sp}
    1200:	00000036 	andeq	r0, r0, r6, lsr r0
    1204:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1208:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
    120c:	0000080e 	andeq	r0, r0, lr, lsl #16
    1210:	00000018 	andeq	r0, r0, r8, lsl r0
    1214:	00001114 	andeq	r1, r0, r4, lsl r1
    1218:	0800289e 	stmdaeq	r0, {r1, r2, r3, r4, r7, fp, sp}
    121c:	00000042 	andeq	r0, r0, r2, asr #32
    1220:	83100e41 	tsthi	r0, #1040	; 0x410
    1224:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1228:	00018e02 	andeq	r8, r1, r2, lsl #28
    122c:	00000014 	andeq	r0, r0, r4, lsl r0
    1230:	00001114 	andeq	r1, r0, r4, lsl r1
    1234:	080028e0 	stmdaeq	r0, {r5, r6, r7, fp, sp}
    1238:	0000003c 	andeq	r0, r0, ip, lsr r0
    123c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1240:	00018e02 	andeq	r8, r1, r2, lsl #28
    1244:	00000014 	andeq	r0, r0, r4, lsl r0
    1248:	00001114 	andeq	r1, r0, r4, lsl r1
    124c:	0800291c 	stmdaeq	r0, {r2, r3, r4, r8, fp, sp}
    1250:	00000070 	andeq	r0, r0, r0, ror r0
    1254:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1258:	00018e02 	andeq	r8, r1, r2, lsl #28
    125c:	00000018 	andeq	r0, r0, r8, lsl r0
    1260:	00001114 	andeq	r1, r0, r4, lsl r1
    1264:	0800298c 	stmdaeq	r0, {r2, r3, r7, r8, fp, sp}
    1268:	00000048 	andeq	r0, r0, r8, asr #32
    126c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1270:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1274:	00018e02 	andeq	r8, r1, r2, lsl #28
    1278:	00000018 	andeq	r0, r0, r8, lsl r0
    127c:	00001114 	andeq	r1, r0, r4, lsl r1
    1280:	080029d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, sp}
    1284:	00000038 	andeq	r0, r0, r8, lsr r0
    1288:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    128c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1290:	00018e02 	andeq	r8, r1, r2, lsl #28
    1294:	00000018 	andeq	r0, r0, r8, lsl r0
    1298:	00001114 	andeq	r1, r0, r4, lsl r1
    129c:	08002a0c 	stmdaeq	r0, {r2, r3, r9, fp, sp}
    12a0:	00000048 	andeq	r0, r0, r8, asr #32
    12a4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12a8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    12b0:	00000014 	andeq	r0, r0, r4, lsl r0
    12b4:	00001114 	andeq	r1, r0, r4, lsl r1
    12b8:	08002a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, sp}
    12bc:	000000a0 	andeq	r0, r0, r0, lsr #1
    12c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    12c4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12c8:	00000018 	andeq	r0, r0, r8, lsl r0
    12cc:	00001114 	andeq	r1, r0, r4, lsl r1
    12d0:	08002af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, sp}
    12d4:	0000008c 	andeq	r0, r0, ip, lsl #1
    12d8:	83100e41 	tsthi	r0, #1040	; 0x410
    12dc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    12e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    12e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    12e8:	00001114 	andeq	r1, r0, r4, lsl r1
    12ec:	08002b80 	stmdaeq	r0, {r7, r8, r9, fp, sp}
    12f0:	00000054 	andeq	r0, r0, r4, asr r0
    12f4:	83180e41 	tsthi	r8, #1040	; 0x410
    12f8:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    12fc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1300:	00018e02 	andeq	r8, r1, r2, lsl #28
    1304:	0000000c 	andeq	r0, r0, ip
    1308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    130c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1310:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1314:	0000001c 	andeq	r0, r0, ip, lsl r0
    1318:	00001304 	andeq	r1, r0, r4, lsl #6
    131c:	08002bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, sp}
    1320:	000000a4 	andeq	r0, r0, r4, lsr #1
    1324:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1328:	02018e02 	andeq	r8, r1, #2, 28
    132c:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
    1330:	0b42000e 	bleq	1081370 <__Stack_Size+0x1080f70>
    1334:	00000018 	andeq	r0, r0, r8, lsl r0
    1338:	00001304 	andeq	r1, r0, r4, lsl #6
    133c:	08002c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, sp}
    1340:	00000016 	andeq	r0, r0, r6, lsl r0
    1344:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1348:	46018e02 	strmi	r8, [r1], -r2, lsl #28
    134c:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1350:	0000001c 	andeq	r0, r0, ip, lsl r0
    1354:	00001304 	andeq	r1, r0, r4, lsl #6
    1358:	08002c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp, sp}
    135c:	0000009c 	muleq	r0, ip, r0
    1360:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    1364:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1368:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    136c:	00000001 	andeq	r0, r0, r1
    1370:	0000000c 	andeq	r0, r0, ip
    1374:	00001304 	andeq	r1, r0, r4, lsl #6
    1378:	08002d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, sp}
    137c:	00000010 	andeq	r0, r0, r0, lsl r0
    1380:	0000000c 	andeq	r0, r0, ip
    1384:	00001304 	andeq	r1, r0, r4, lsl #6
    1388:	08002d3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, sl, fp, sp}
    138c:	0000000c 	andeq	r0, r0, ip
    1390:	0000000c 	andeq	r0, r0, ip
    1394:	00001304 	andeq	r1, r0, r4, lsl #6
    1398:	08002d46 	stmdaeq	r0, {r1, r2, r6, r8, sl, fp, sp}
    139c:	00000006 	andeq	r0, r0, r6
    13a0:	0000000c 	andeq	r0, r0, ip
    13a4:	00001304 	andeq	r1, r0, r4, lsl #6
    13a8:	08002d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp, sp}
    13ac:	0000000c 	andeq	r0, r0, ip
    13b0:	0000000c 	andeq	r0, r0, ip
    13b4:	00001304 	andeq	r1, r0, r4, lsl #6
    13b8:	08002d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, sp}
    13bc:	00000006 	andeq	r0, r0, r6
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	00001304 	andeq	r1, r0, r4, lsl #6
    13c8:	08002d5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp}
    13cc:	00000004 	andeq	r0, r0, r4
    13d0:	0000000c 	andeq	r0, r0, ip
    13d4:	00001304 	andeq	r1, r0, r4, lsl #6
    13d8:	08002d62 	stmdaeq	r0, {r1, r5, r6, r8, sl, fp, sp}
    13dc:	00000004 	andeq	r0, r0, r4
    13e0:	0000000c 	andeq	r0, r0, ip
    13e4:	00001304 	andeq	r1, r0, r4, lsl #6
    13e8:	08002d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, sp}
    13ec:	0000000a 	andeq	r0, r0, sl
    13f0:	0000000c 	andeq	r0, r0, ip
    13f4:	00001304 	andeq	r1, r0, r4, lsl #6
    13f8:	08002d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, sp}
    13fc:	00000004 	andeq	r0, r0, r4
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	00001304 	andeq	r1, r0, r4, lsl #6
    1408:	08002d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, sp}
    140c:	00000010 	andeq	r0, r0, r0, lsl r0
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	00001304 	andeq	r1, r0, r4, lsl #6
    1418:	08002d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, sp}
    141c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1420:	0000000c 	andeq	r0, r0, ip
    1424:	00001304 	andeq	r1, r0, r4, lsl #6
    1428:	08002da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, sp}
    142c:	0000000c 	andeq	r0, r0, ip
    1430:	00000018 	andeq	r0, r0, r8, lsl r0
    1434:	00001304 	andeq	r1, r0, r4, lsl #6
    1438:	08002dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, sp}
    143c:	00000054 	andeq	r0, r0, r4, asr r0
    1440:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1444:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1448:	00000001 	andeq	r0, r0, r1
    144c:	00000014 	andeq	r0, r0, r4, lsl r0
    1450:	00001304 	andeq	r1, r0, r4, lsl #6
    1454:	08002e00 	stmdaeq	r0, {r9, sl, fp, sp}
    1458:	0000002a 	andeq	r0, r0, sl, lsr #32
    145c:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
    1460:	00018e02 	andeq	r8, r1, r2, lsl #28
    1464:	0000000c 	andeq	r0, r0, ip
    1468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    146c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1470:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1474:	0000000c 	andeq	r0, r0, ip
    1478:	00001464 	andeq	r1, r0, r4, ror #8
    147c:	08002e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, sp}
    1480:	00000034 	andeq	r0, r0, r4, lsr r0
    1484:	0000000c 	andeq	r0, r0, ip
    1488:	00001464 	andeq	r1, r0, r4, ror #8
    148c:	08002e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, sp}
    1490:	00000030 	andeq	r0, r0, r0, lsr r0
    1494:	0000000c 	andeq	r0, r0, ip
    1498:	00001464 	andeq	r1, r0, r4, ror #8
    149c:	08002e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, sp}
    14a0:	00000014 	andeq	r0, r0, r4, lsl r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	00001464 	andeq	r1, r0, r4, ror #8
    14ac:	08002ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, sp}
    14b0:	00000084 	andeq	r0, r0, r4, lsl #1
    14b4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    14b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    14bc:	00000001 	andeq	r0, r0, r1
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	00001464 	andeq	r1, r0, r4, ror #8
    14c8:	08002f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, sp}
    14cc:	0000000c 	andeq	r0, r0, ip
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	00001464 	andeq	r1, r0, r4, ror #8
    14d8:	08002f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, sp}
    14dc:	00000004 	andeq	r0, r0, r4
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	00001464 	andeq	r1, r0, r4, ror #8
    14e8:	08002f38 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, fp, sp}
    14ec:	00000004 	andeq	r0, r0, r4
    14f0:	0000000c 	andeq	r0, r0, ip
    14f4:	00001464 	andeq	r1, r0, r4, ror #8
    14f8:	08002f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp}
    14fc:	00000004 	andeq	r0, r0, r4
    1500:	0000000c 	andeq	r0, r0, ip
    1504:	00001464 	andeq	r1, r0, r4, ror #8
    1508:	08002f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, sp}
    150c:	00000004 	andeq	r0, r0, r4
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	00001464 	andeq	r1, r0, r4, ror #8
    1518:	08002f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, sp}
    151c:	00000006 	andeq	r0, r0, r6
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	00001464 	andeq	r1, r0, r4, ror #8
    1528:	08002f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, sp}
    152c:	00000004 	andeq	r0, r0, r4
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	00001464 	andeq	r1, r0, r4, ror #8
    1538:	08002f4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp}
    153c:	0000000e 	andeq	r0, r0, lr
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	00001464 	andeq	r1, r0, r4, ror #8
    1548:	08002f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp}
    154c:	00000020 	andeq	r0, r0, r0, lsr #32
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	00001464 	andeq	r1, r0, r4, ror #8
    1558:	08002f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp}
    155c:	0000000c 	andeq	r0, r0, ip
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	00001464 	andeq	r1, r0, r4, ror #8
    1568:	08002f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, sp}
    156c:	00000018 	andeq	r0, r0, r8, lsl r0
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	00001464 	andeq	r1, r0, r4, ror #8
    1578:	08002fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, sp}
    157c:	00000010 	andeq	r0, r0, r0, lsl r0
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	00001464 	andeq	r1, r0, r4, ror #8
    1588:	08002fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, sp}
    158c:	00000020 	andeq	r0, r0, r0, lsr #32
    1590:	0000000c 	andeq	r0, r0, ip
    1594:	00001464 	andeq	r1, r0, r4, ror #8
    1598:	08002fd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, fp, sp}
    159c:	0000000c 	andeq	r0, r0, ip
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	00001464 	andeq	r1, r0, r4, ror #8
    15a8:	08002fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp}
    15ac:	00000014 	andeq	r0, r0, r4, lsl r0
    15b0:	0000000c 	andeq	r0, r0, ip
    15b4:	00001464 	andeq	r1, r0, r4, ror #8
    15b8:	08002ff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp}
    15bc:	00000010 	andeq	r0, r0, r0, lsl r0
    15c0:	0000000c 	andeq	r0, r0, ip
    15c4:	00001464 	andeq	r1, r0, r4, ror #8
    15c8:	08003000 	stmdaeq	r0, {ip, sp}
    15cc:	00000010 	andeq	r0, r0, r0, lsl r0
    15d0:	0000000c 	andeq	r0, r0, ip
    15d4:	00001464 	andeq	r1, r0, r4, ror #8
    15d8:	08003010 	stmdaeq	r0, {r4, ip, sp}
    15dc:	00000018 	andeq	r0, r0, r8, lsl r0
    15e0:	0000000c 	andeq	r0, r0, ip
    15e4:	00001464 	andeq	r1, r0, r4, ror #8
    15e8:	08003028 	stmdaeq	r0, {r3, r5, ip, sp}
    15ec:	00000020 	andeq	r0, r0, r0, lsr #32
    15f0:	00000014 	andeq	r0, r0, r4, lsl r0
    15f4:	00001464 	andeq	r1, r0, r4, ror #8
    15f8:	08003048 	stmdaeq	r0, {r3, r6, ip, sp}
    15fc:	0000004c 	andeq	r0, r0, ip, asr #32
    1600:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1604:	00018e02 	andeq	r8, r1, r2, lsl #28
    1608:	0000000c 	andeq	r0, r0, ip
    160c:	00001464 	andeq	r1, r0, r4, ror #8
    1610:	08003094 	stmdaeq	r0, {r2, r4, r7, ip, sp}
    1614:	0000001c 	andeq	r0, r0, ip, lsl r0
    1618:	0000000c 	andeq	r0, r0, ip
    161c:	00001464 	andeq	r1, r0, r4, ror #8
    1620:	080030b0 	stmdaeq	r0, {r4, r5, r7, ip, sp}
    1624:	00000018 	andeq	r0, r0, r8, lsl r0
    1628:	0000000c 	andeq	r0, r0, ip
    162c:	00001464 	andeq	r1, r0, r4, ror #8
    1630:	080030c8 	stmdaeq	r0, {r3, r6, r7, ip, sp}
    1634:	00000018 	andeq	r0, r0, r8, lsl r0
    1638:	0000000c 	andeq	r0, r0, ip
    163c:	00001464 	andeq	r1, r0, r4, ror #8
    1640:	080030e0 	stmdaeq	r0, {r5, r6, r7, ip, sp}
    1644:	0000001c 	andeq	r0, r0, ip, lsl r0
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	00001464 	andeq	r1, r0, r4, ror #8
    1650:	080030fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, ip, sp}
    1654:	00000030 	andeq	r0, r0, r0, lsr r0
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	00001464 	andeq	r1, r0, r4, ror #8
    1660:	0800312c 	stmdaeq	r0, {r2, r3, r5, r8, ip, sp}
    1664:	00000014 	andeq	r0, r0, r4, lsl r0
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1670:	7c020001 	stcvc	0, cr0, [r2], {1}
    1674:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1678:	00000018 	andeq	r0, r0, r8, lsl r0
    167c:	00001668 	andeq	r1, r0, r8, ror #12
    1680:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
    1684:	0000001a 	andeq	r0, r0, sl, lsl r0
    1688:	83080e41 	movwhi	r0, #36417	; 0x8e41
    168c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
    1690:	000ec3ce 	andeq	ip, lr, lr, asr #7
    1694:	0000000c 	andeq	r0, r0, ip
    1698:	00001668 	andeq	r1, r0, r8, ror #12
    169c:	0800315a 	stmdaeq	r0, {r1, r3, r4, r6, r8, ip, sp}
    16a0:	0000000a 	andeq	r0, r0, sl
    16a4:	0000000c 	andeq	r0, r0, ip
    16a8:	00001668 	andeq	r1, r0, r8, ror #12
    16ac:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	0000000c 	andeq	r0, r0, ip
    16b8:	00001668 	andeq	r1, r0, r8, ror #12
    16bc:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
    16c0:	00000014 	andeq	r0, r0, r4, lsl r0
    16c4:	0000000c 	andeq	r0, r0, ip
    16c8:	00001668 	andeq	r1, r0, r8, ror #12
    16cc:	08003184 	stmdaeq	r0, {r2, r7, r8, ip, sp}
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	0000000c 	andeq	r0, r0, ip
    16d8:	00001668 	andeq	r1, r0, r8, ror #12
    16dc:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
    16e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	00001668 	andeq	r1, r0, r8, ror #12
    16ec:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
    16f0:	00000028 	andeq	r0, r0, r8, lsr #32
    16f4:	0000000c 	andeq	r0, r0, ip
    16f8:	00001668 	andeq	r1, r0, r8, ror #12
    16fc:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
    1700:	00000014 	andeq	r0, r0, r4, lsl r0
    1704:	0000000c 	andeq	r0, r0, ip
    1708:	00001668 	andeq	r1, r0, r8, ror #12
    170c:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
    1710:	00000010 	andeq	r0, r0, r0, lsl r0
    1714:	0000000c 	andeq	r0, r0, ip
    1718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    171c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1720:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1724:	0000000c 	andeq	r0, r0, ip
    1728:	00001714 	andeq	r1, r0, r4, lsl r7
    172c:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
    1730:	0000003c 	andeq	r0, r0, ip, lsr r0
    1734:	0000000c 	andeq	r0, r0, ip
    1738:	00001714 	andeq	r1, r0, r4, lsl r7
    173c:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
    1740:	00000038 	andeq	r0, r0, r8, lsr r0
    1744:	0000000c 	andeq	r0, r0, ip
    1748:	00001714 	andeq	r1, r0, r4, lsl r7
    174c:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
    1750:	00000014 	andeq	r0, r0, r4, lsl r0
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	00001714 	andeq	r1, r0, r4, lsl r7
    175c:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
    1760:	0000000c 	andeq	r0, r0, ip
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	00001714 	andeq	r1, r0, r4, lsl r7
    176c:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
    1770:	00000014 	andeq	r0, r0, r4, lsl r0
    1774:	0000000c 	andeq	r0, r0, ip
    1778:	00001714 	andeq	r1, r0, r4, lsl r7
    177c:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
    1780:	0000000c 	andeq	r0, r0, ip
    1784:	0000000c 	andeq	r0, r0, ip
    1788:	00001714 	andeq	r1, r0, r4, lsl r7
    178c:	080032bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, ip, sp}
    1790:	00000014 	andeq	r0, r0, r4, lsl r0
    1794:	0000000c 	andeq	r0, r0, ip
    1798:	00001714 	andeq	r1, r0, r4, lsl r7
    179c:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
    17a0:	00000010 	andeq	r0, r0, r0, lsl r0
    17a4:	0000000c 	andeq	r0, r0, ip
    17a8:	00001714 	andeq	r1, r0, r4, lsl r7
    17ac:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
    17b0:	00000014 	andeq	r0, r0, r4, lsl r0
    17b4:	0000000c 	andeq	r0, r0, ip
    17b8:	00001714 	andeq	r1, r0, r4, lsl r7
    17bc:	080032f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip, sp}
    17c0:	00000014 	andeq	r0, r0, r4, lsl r0
    17c4:	0000000c 	andeq	r0, r0, ip
    17c8:	00001714 	andeq	r1, r0, r4, lsl r7
    17cc:	08003308 	stmdaeq	r0, {r3, r8, r9, ip, sp}
    17d0:	00000014 	andeq	r0, r0, r4, lsl r0
    17d4:	0000000c 	andeq	r0, r0, ip
    17d8:	00001714 	andeq	r1, r0, r4, lsl r7
    17dc:	0800331c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, sp}
    17e0:	00000018 	andeq	r0, r0, r8, lsl r0
    17e4:	0000000c 	andeq	r0, r0, ip
    17e8:	00001714 	andeq	r1, r0, r4, lsl r7
    17ec:	08003334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, sp}
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	0000000c 	andeq	r0, r0, ip
    17f8:	00001714 	andeq	r1, r0, r4, lsl r7
    17fc:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
    1800:	00000014 	andeq	r0, r0, r4, lsl r0
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	00001714 	andeq	r1, r0, r4, lsl r7
    180c:	08003354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip, sp}
    1810:	00000020 	andeq	r0, r0, r0, lsr #32
    1814:	0000000c 	andeq	r0, r0, ip
    1818:	00001714 	andeq	r1, r0, r4, lsl r7
    181c:	08003374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, sp}
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	0000000c 	andeq	r0, r0, ip
    1828:	00001714 	andeq	r1, r0, r4, lsl r7
    182c:	08003380 	stmdaeq	r0, {r7, r8, r9, ip, sp}
    1830:	00000010 	andeq	r0, r0, r0, lsl r0
    1834:	0000000c 	andeq	r0, r0, ip
    1838:	00001714 	andeq	r1, r0, r4, lsl r7
    183c:	08003390 	stmdaeq	r0, {r4, r7, r8, r9, ip, sp}
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	00000014 	andeq	r0, r0, r4, lsl r0
    1848:	00001714 	andeq	r1, r0, r4, lsl r7
    184c:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
    1850:	00000084 	andeq	r0, r0, r4, lsl #1
    1854:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1858:	00018e02 	andeq	r8, r1, r2, lsl #28
    185c:	0000000c 	andeq	r0, r0, ip
    1860:	00001714 	andeq	r1, r0, r4, lsl r7
    1864:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
    1868:	00000018 	andeq	r0, r0, r8, lsl r0
    186c:	0000000c 	andeq	r0, r0, ip
    1870:	00001714 	andeq	r1, r0, r4, lsl r7
    1874:	08003438 	stmdaeq	r0, {r3, r4, r5, sl, ip, sp}
    1878:	00000018 	andeq	r0, r0, r8, lsl r0
    187c:	0000000c 	andeq	r0, r0, ip
    1880:	00001714 	andeq	r1, r0, r4, lsl r7
    1884:	08003450 	stmdaeq	r0, {r4, r6, sl, ip, sp}
    1888:	00000018 	andeq	r0, r0, r8, lsl r0
    188c:	0000000c 	andeq	r0, r0, ip
    1890:	00001714 	andeq	r1, r0, r4, lsl r7
    1894:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
    1898:	00000018 	andeq	r0, r0, r8, lsl r0
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	00001714 	andeq	r1, r0, r4, lsl r7
    18a4:	08003480 	stmdaeq	r0, {r7, sl, ip, sp}
    18a8:	00000018 	andeq	r0, r0, r8, lsl r0
    18ac:	0000000c 	andeq	r0, r0, ip
    18b0:	00001714 	andeq	r1, r0, r4, lsl r7
    18b4:	08003498 	stmdaeq	r0, {r3, r4, r7, sl, ip, sp}
    18b8:	0000000c 	andeq	r0, r0, ip
    18bc:	0000000c 	andeq	r0, r0, ip
    18c0:	00001714 	andeq	r1, r0, r4, lsl r7
    18c4:	080034a4 	stmdaeq	r0, {r2, r5, r7, sl, ip, sp}
    18c8:	0000000c 	andeq	r0, r0, ip
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	00001714 	andeq	r1, r0, r4, lsl r7
    18d4:	080034b0 	stmdaeq	r0, {r4, r5, r7, sl, ip, sp}
    18d8:	0000000c 	andeq	r0, r0, ip
    18dc:	0000000c 	andeq	r0, r0, ip
    18e0:	00001714 	andeq	r1, r0, r4, lsl r7
    18e4:	080034bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip, sp}
    18e8:	00000028 	andeq	r0, r0, r8, lsr #32
    18ec:	00000014 	andeq	r0, r0, r4, lsl r0
    18f0:	00001714 	andeq	r1, r0, r4, lsl r7
    18f4:	080034e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp}
    18f8:	0000002e 	andeq	r0, r0, lr, lsr #32
    18fc:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1900:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1904:	0000000c 	andeq	r0, r0, ip
    1908:	00001714 	andeq	r1, r0, r4, lsl r7
    190c:	08003512 	stmdaeq	r0, {r1, r4, r8, sl, ip, sp}
    1910:	00000012 	andeq	r0, r0, r2, lsl r0
    1914:	0000000c 	andeq	r0, r0, ip
    1918:	00001714 	andeq	r1, r0, r4, lsl r7
    191c:	08003524 	stmdaeq	r0, {r2, r5, r8, sl, ip, sp}
    1920:	00000014 	andeq	r0, r0, r4, lsl r0
    1924:	0000000c 	andeq	r0, r0, ip
    1928:	00001714 	andeq	r1, r0, r4, lsl r7
    192c:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
    1930:	0000000c 	andeq	r0, r0, ip
    1934:	0000000c 	andeq	r0, r0, ip
    1938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    193c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1940:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1944:	00000024 	andeq	r0, r0, r4, lsr #32
    1948:	00001934 	andeq	r1, r0, r4, lsr r9
    194c:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
    1950:	00000060 	andeq	r0, r0, r0, rrx
    1954:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1958:	5a018e02 	bpl	65168 <__Stack_Size+0x64d68>
    195c:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1960:	4a0b4500 	bmi	2d2d68 <__Stack_Size+0x2d2968>
    1964:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1968:	000b4200 	andeq	r4, fp, r0, lsl #4
    196c:	00000014 	andeq	r0, r0, r4, lsl r0
    1970:	00001934 	andeq	r1, r0, r4, lsr r9
    1974:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
    1978:	0000003e 	andeq	r0, r0, lr, lsr r0
    197c:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    1980:	00018e02 	andeq	r8, r1, r2, lsl #28
    1984:	00000020 	andeq	r0, r0, r0, lsr #32
    1988:	00001934 	andeq	r1, r0, r4, lsr r9
    198c:	080035e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, ip, sp}
    1990:	000000a0 	andeq	r0, r0, r0, lsr #1
    1994:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    1998:	86048505 	strhi	r8, [r4], -r5, lsl #10
    199c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    19a0:	300e4d01 	andcc	r4, lr, r1, lsl #26
    19a4:	140e4002 	strne	r4, [lr], #-2
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	00001934 	andeq	r1, r0, r4, lsr r9
    19b0:	08003682 	stmdaeq	r0, {r1, r7, r9, sl, ip, sp}
    19b4:	00000018 	andeq	r0, r0, r8, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	00001934 	andeq	r1, r0, r4, lsr r9
    19c0:	0800369a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, ip, sp}
    19c4:	00000012 	andeq	r0, r0, r2, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	00001934 	andeq	r1, r0, r4, lsr r9
    19d0:	080036ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, sp}
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	00001934 	andeq	r1, r0, r4, lsr r9
    19e0:	080036c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip, sp}
    19e4:	00000018 	andeq	r0, r0, r8, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	00001934 	andeq	r1, r0, r4, lsr r9
    19f0:	080036dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip, sp}
    19f4:	0000001e 	andeq	r0, r0, lr, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	00001934 	andeq	r1, r0, r4, lsr r9
    1a00:	080036fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    1a04:	00000012 	andeq	r0, r0, r2, lsl r0
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a10:	0800370c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip, sp}
    1a14:	00000004 	andeq	r0, r0, r4
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a20:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
    1a24:	00000006 	andeq	r0, r0, r6
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a30:	08003716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, ip, sp}
    1a34:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a40:	08003734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip, sp}
    1a44:	00000018 	andeq	r0, r0, r8, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a50:	0800374c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip, sp}
    1a54:	00000016 	andeq	r0, r0, r6, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a60:	08003762 	stmdaeq	r0, {r1, r5, r6, r8, r9, sl, ip, sp}
    1a64:	0000000c 	andeq	r0, r0, ip
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a70:	0800376e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sl, ip, sp}
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a80:	08003786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, ip, sp}
    1a84:	0000000c 	andeq	r0, r0, ip
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	00001934 	andeq	r1, r0, r4, lsr r9
    1a90:	08003792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, ip, sp}
    1a94:	00000006 	andeq	r0, r0, r6
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	00001934 	andeq	r1, r0, r4, lsr r9
    1aa0:	08003798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, sp}
    1aa4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	00001934 	andeq	r1, r0, r4, lsr r9
    1ab0:	080037b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip, sp}
    1ab4:	0000000c 	andeq	r0, r0, ip
    1ab8:	0000000c 	andeq	r0, r0, ip
    1abc:	00001934 	andeq	r1, r0, r4, lsr r9
    1ac0:	080037c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, ip, sp}
    1ac4:	00000008 	andeq	r0, r0, r8
    1ac8:	00000014 	andeq	r0, r0, r4, lsl r0
    1acc:	00001934 	andeq	r1, r0, r4, lsr r9
    1ad0:	080037c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, ip, sp}
    1ad4:	00000026 	andeq	r0, r0, r6, lsr #32
    1ad8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1adc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	00001934 	andeq	r1, r0, r4, lsr r9
    1ae8:	080037ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
    1aec:	00000010 	andeq	r0, r0, r0, lsl r0
    1af0:	0000000c 	andeq	r0, r0, ip
    1af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1af8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1afc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b00:	0000000c 	andeq	r0, r0, ip
    1b04:	00001af0 	strdeq	r1, [r0], -r0
    1b08:	08003800 	stmdaeq	r0, {fp, ip, sp}
    1b0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	00001af0 	strdeq	r1, [r0], -r0
    1b18:	08003818 	stmdaeq	r0, {r3, r4, fp, ip, sp}
    1b1c:	0000000c 	andeq	r0, r0, ip
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001af0 	strdeq	r1, [r0], -r0
    1b28:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
    1b2c:	00000028 	andeq	r0, r0, r8, lsr #32
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	00001af0 	strdeq	r1, [r0], -r0
    1b38:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
    1b3c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b40:	0000000c 	andeq	r0, r0, ip
    1b44:	00001af0 	strdeq	r1, [r0], -r0
    1b48:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
    1b4c:	0000000c 	andeq	r0, r0, ip
    1b50:	0000000c 	andeq	r0, r0, ip
    1b54:	00001af0 	strdeq	r1, [r0], -r0
    1b58:	08003870 	stmdaeq	r0, {r4, r5, r6, fp, ip, sp}
    1b5c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b60:	0000000c 	andeq	r0, r0, ip
    1b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b68:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b70:	00000018 	andeq	r0, r0, r8, lsl r0
    1b74:	00001b60 	andeq	r1, r0, r0, ror #22
    1b78:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
    1b7c:	00000032 	andeq	r0, r0, r2, lsr r0
    1b80:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1b84:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1b88:	00000001 	andeq	r0, r0, r1
    1b8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b90:	00001b60 	andeq	r1, r0, r0, ror #22
    1b94:	080038be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, fp, ip, sp}
    1b98:	0000003a 	andeq	r0, r0, sl, lsr r0
    1b9c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1ba0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1ba4:	00000001 	andeq	r0, r0, r1
    1ba8:	00000024 	andeq	r0, r0, r4, lsr #32
    1bac:	00001b60 	andeq	r1, r0, r0, ror #22
    1bb0:	080038f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, sp}
    1bb4:	000000c8 	andeq	r0, r0, r8, asr #1
    1bb8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1bbc:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1bc0:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1bc4:	620b4200 	andvs	r4, fp, #0, 4
    1bc8:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1bcc:	000b4200 	andeq	r4, fp, r0, lsl #4
    1bd0:	0000000c 	andeq	r0, r0, ip
    1bd4:	00001b60 	andeq	r1, r0, r0, ror #22
    1bd8:	080039c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp}
    1bdc:	0000003c 	andeq	r0, r0, ip, lsr r0
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b60 	andeq	r1, r0, r0, ror #22
    1be8:	080039fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    1bec:	00000074 	andeq	r0, r0, r4, ror r0
    1bf0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1bf4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b60 	andeq	r1, r0, r0, ror #22
    1c04:	08003a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, ip, sp}
    1c08:	00000088 	andeq	r0, r0, r8, lsl #1
    1c0c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c10:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c14:	00000001 	andeq	r0, r0, r1
    1c18:	00000018 	andeq	r0, r0, r8, lsl r0
    1c1c:	00001b60 	andeq	r1, r0, r0, ror #22
    1c20:	08003af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, sp}
    1c24:	00000084 	andeq	r0, r0, r4, lsl #1
    1c28:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1c2c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c30:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c34:	00000018 	andeq	r0, r0, r8, lsl r0
    1c38:	00001b60 	andeq	r1, r0, r0, ror #22
    1c3c:	08003b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip, sp}
    1c40:	00000068 	andeq	r0, r0, r8, rrx
    1c44:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c48:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c4c:	00000001 	andeq	r0, r0, r1
    1c50:	0000000c 	andeq	r0, r0, ip
    1c54:	00001b60 	andeq	r1, r0, r0, ror #22
    1c58:	08003be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, ip, sp}
    1c5c:	00000022 	andeq	r0, r0, r2, lsr #32
    1c60:	0000000c 	andeq	r0, r0, ip
    1c64:	00001b60 	andeq	r1, r0, r0, ror #22
    1c68:	08003c06 	stmdaeq	r0, {r1, r2, sl, fp, ip, sp}
    1c6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1c70:	0000000c 	andeq	r0, r0, ip
    1c74:	00001b60 	andeq	r1, r0, r0, ror #22
    1c78:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
    1c7c:	00000014 	andeq	r0, r0, r4, lsl r0
    1c80:	0000000c 	andeq	r0, r0, ip
    1c84:	00001b60 	andeq	r1, r0, r0, ror #22
    1c88:	08003c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip, sp}
    1c8c:	00000010 	andeq	r0, r0, r0, lsl r0
    1c90:	0000000c 	andeq	r0, r0, ip
    1c94:	00001b60 	andeq	r1, r0, r0, ror #22
    1c98:	08003c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp, ip, sp}
    1c9c:	00000012 	andeq	r0, r0, r2, lsl r0
    1ca0:	0000000c 	andeq	r0, r0, ip
    1ca4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ca8:	08003c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp, ip, sp}
    1cac:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb0:	0000000c 	andeq	r0, r0, ip
    1cb4:	00001b60 	andeq	r1, r0, r0, ror #22
    1cb8:	08003c66 	stmdaeq	r0, {r1, r2, r5, r6, sl, fp, ip, sp}
    1cbc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cc0:	0000000c 	andeq	r0, r0, ip
    1cc4:	00001b60 	andeq	r1, r0, r0, ror #22
    1cc8:	08003c82 	stmdaeq	r0, {r1, r7, sl, fp, ip, sp}
    1ccc:	00000012 	andeq	r0, r0, r2, lsl r0
    1cd0:	0000000c 	andeq	r0, r0, ip
    1cd4:	00001b60 	andeq	r1, r0, r0, ror #22
    1cd8:	08003c94 	stmdaeq	r0, {r2, r4, r7, sl, fp, ip, sp}
    1cdc:	00000004 	andeq	r0, r0, r4
    1ce0:	0000000c 	andeq	r0, r0, ip
    1ce4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ce8:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    1cec:	00000008 	andeq	r0, r0, r8
    1cf0:	0000000c 	andeq	r0, r0, ip
    1cf4:	00001b60 	andeq	r1, r0, r0, ror #22
    1cf8:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
    1cfc:	00000012 	andeq	r0, r0, r2, lsl r0
    1d00:	0000000c 	andeq	r0, r0, ip
    1d04:	00001b60 	andeq	r1, r0, r0, ror #22
    1d08:	08003cb2 	stmdaeq	r0, {r1, r4, r5, r7, sl, fp, ip, sp}
    1d0c:	0000000e 	andeq	r0, r0, lr
    1d10:	0000000c 	andeq	r0, r0, ip
    1d14:	00001b60 	andeq	r1, r0, r0, ror #22
    1d18:	08003cc0 	stmdaeq	r0, {r6, r7, sl, fp, ip, sp}
    1d1c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d20:	00000018 	andeq	r0, r0, r8, lsl r0
    1d24:	00001b60 	andeq	r1, r0, r0, ror #22
    1d28:	08003cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip, sp}
    1d2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1d30:	83100e41 	tsthi	r0, #1040	; 0x410
    1d34:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1d38:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d3c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d40:	00001b60 	andeq	r1, r0, r0, ror #22
    1d44:	08003d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp, ip, sp}
    1d48:	00000014 	andeq	r0, r0, r4, lsl r0
    1d4c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d50:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d54:	00000014 	andeq	r0, r0, r4, lsl r0
    1d58:	00001b60 	andeq	r1, r0, r0, ror #22
    1d5c:	08003d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip, sp}
    1d60:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d64:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d68:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d6c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d70:	00001b60 	andeq	r1, r0, r0, ror #22
    1d74:	08003d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip, sp}
    1d78:	00000014 	andeq	r0, r0, r4, lsl r0
    1d7c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d80:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d84:	0000000c 	andeq	r0, r0, ip
    1d88:	00001b60 	andeq	r1, r0, r0, ror #22
    1d8c:	08003d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip, sp}
    1d90:	00000006 	andeq	r0, r0, r6
    1d94:	0000000c 	andeq	r0, r0, ip
    1d98:	00001b60 	andeq	r1, r0, r0, ror #22
    1d9c:	08003d56 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, fp, ip, sp}
    1da0:	00000010 	andeq	r0, r0, r0, lsl r0
    1da4:	0000000c 	andeq	r0, r0, ip
    1da8:	00001b60 	andeq	r1, r0, r0, ror #22
    1dac:	08003d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, ip, sp}
    1db0:	00000010 	andeq	r0, r0, r0, lsl r0
    1db4:	00000018 	andeq	r0, r0, r8, lsl r0
    1db8:	00001b60 	andeq	r1, r0, r0, ror #22
    1dbc:	08003d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, ip, sp}
    1dc0:	0000003c 	andeq	r0, r0, ip, lsr r0
    1dc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1dc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1dcc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001b60 	andeq	r1, r0, r0, ror #22
    1dd8:	08003db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, sp}
    1ddc:	00000010 	andeq	r0, r0, r0, lsl r0
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001b60 	andeq	r1, r0, r0, ror #22
    1de8:	08003dc2 	stmdaeq	r0, {r1, r6, r7, r8, sl, fp, ip, sp}
    1dec:	00000014 	andeq	r0, r0, r4, lsl r0
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001b60 	andeq	r1, r0, r0, ror #22
    1df8:	08003dd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, sl, fp, ip, sp}
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001b60 	andeq	r1, r0, r0, ror #22
    1e08:	08003de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, ip, sp}
    1e0c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001b60 	andeq	r1, r0, r0, ror #22
    1e18:	08003dfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    1e1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001b60 	andeq	r1, r0, r0, ror #22
    1e28:	08003e12 	stmdaeq	r0, {r1, r4, r9, sl, fp, ip, sp}
    1e2c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001b60 	andeq	r1, r0, r0, ror #22
    1e38:	08003e2a 	stmdaeq	r0, {r1, r3, r5, r9, sl, fp, ip, sp}
    1e3c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001b60 	andeq	r1, r0, r0, ror #22
    1e48:	08003e42 	stmdaeq	r0, {r1, r6, r9, sl, fp, ip, sp}
    1e4c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001b60 	andeq	r1, r0, r0, ror #22
    1e58:	08003e5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, fp, ip, sp}
    1e5c:	00000010 	andeq	r0, r0, r0, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001b60 	andeq	r1, r0, r0, ror #22
    1e68:	08003e6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, fp, ip, sp}
    1e6c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001b60 	andeq	r1, r0, r0, ror #22
    1e78:	08003e7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
    1e7c:	00000010 	andeq	r0, r0, r0, lsl r0
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001b60 	andeq	r1, r0, r0, ror #22
    1e88:	08003e8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, fp, ip, sp}
    1e8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001b60 	andeq	r1, r0, r0, ror #22
    1e98:	08003ea2 	stmdaeq	r0, {r1, r5, r7, r9, sl, fp, ip, sp}
    1e9c:	00000010 	andeq	r0, r0, r0, lsl r0
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ea8:	08003eb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp, ip, sp}
    1eac:	00000014 	andeq	r0, r0, r4, lsl r0
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001b60 	andeq	r1, r0, r0, ror #22
    1eb8:	08003ec6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, fp, ip, sp}
    1ebc:	00000010 	andeq	r0, r0, r0, lsl r0
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ec8:	08003ed6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, fp, ip, sp}
    1ecc:	00000014 	andeq	r0, r0, r4, lsl r0
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ed8:	08003eea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, fp, ip, sp}
    1edc:	00000010 	andeq	r0, r0, r0, lsl r0
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ee8:	08003efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    1eec:	00000010 	andeq	r0, r0, r0, lsl r0
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001b60 	andeq	r1, r0, r0, ror #22
    1ef8:	08003f0a 	stmdaeq	r0, {r1, r3, r8, r9, sl, fp, ip, sp}
    1efc:	00000010 	andeq	r0, r0, r0, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001b60 	andeq	r1, r0, r0, ror #22
    1f08:	08003f1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, fp, ip, sp}
    1f0c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001b60 	andeq	r1, r0, r0, ror #22
    1f18:	08003f2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, fp, ip, sp}
    1f1c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001b60 	andeq	r1, r0, r0, ror #22
    1f28:	08003f3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    1f2c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001b60 	andeq	r1, r0, r0, ror #22
    1f38:	08003f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp, ip, sp}
    1f3c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001b60 	andeq	r1, r0, r0, ror #22
    1f48:	08003f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    1f4c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001b60 	andeq	r1, r0, r0, ror #22
    1f58:	08003f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    1f5c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001b60 	andeq	r1, r0, r0, ror #22
    1f68:	08003f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, ip, sp}
    1f6c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001b60 	andeq	r1, r0, r0, ror #22
    1f78:	08003f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip, sp}
    1f7c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f80:	00000014 	andeq	r0, r0, r4, lsl r0
    1f84:	00001b60 	andeq	r1, r0, r0, ror #22
    1f88:	08003fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp}
    1f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f90:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1f94:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f98:	00000014 	andeq	r0, r0, r4, lsl r0
    1f9c:	00001b60 	andeq	r1, r0, r0, ror #22
    1fa0:	08003fca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, sl, fp, ip, sp}
    1fa4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fa8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fac:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fb0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fb4:	00001b60 	andeq	r1, r0, r0, ror #22
    1fb8:	08003fe6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1fbc:	00000044 	andeq	r0, r0, r4, asr #32
    1fc0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fc4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fc8:	0000000c 	andeq	r0, r0, ip
    1fcc:	00001b60 	andeq	r1, r0, r0, ror #22
    1fd0:	0800402a 	stmdaeq	r0, {r1, r3, r5, lr}
    1fd4:	00000018 	andeq	r0, r0, r8, lsl r0
    1fd8:	0000000c 	andeq	r0, r0, ip
    1fdc:	00001b60 	andeq	r1, r0, r0, ror #22
    1fe0:	08004042 	stmdaeq	r0, {r1, r6, lr}
    1fe4:	00000018 	andeq	r0, r0, r8, lsl r0
    1fe8:	0000000c 	andeq	r0, r0, ip
    1fec:	00001b60 	andeq	r1, r0, r0, ror #22
    1ff0:	0800405a 	stmdaeq	r0, {r1, r3, r4, r6, lr}
    1ff4:	00000018 	andeq	r0, r0, r8, lsl r0
    1ff8:	0000000c 	andeq	r0, r0, ip
    1ffc:	00001b60 	andeq	r1, r0, r0, ror #22
    2000:	08004072 	stmdaeq	r0, {r1, r4, r5, r6, lr}
    2004:	00000016 	andeq	r0, r0, r6, lsl r0
    2008:	0000000c 	andeq	r0, r0, ip
    200c:	00001b60 	andeq	r1, r0, r0, ror #22
    2010:	08004088 	stmdaeq	r0, {r3, r7, lr}
    2014:	00000016 	andeq	r0, r0, r6, lsl r0
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001b60 	andeq	r1, r0, r0, ror #22
    2020:	0800409e 	stmdaeq	r0, {r1, r2, r3, r4, r7, lr}
    2024:	00000016 	andeq	r0, r0, r6, lsl r0
    2028:	0000000c 	andeq	r0, r0, ip
    202c:	00001b60 	andeq	r1, r0, r0, ror #22
    2030:	080040b4 	stmdaeq	r0, {r2, r4, r5, r7, lr}
    2034:	00000016 	andeq	r0, r0, r6, lsl r0
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001b60 	andeq	r1, r0, r0, ror #22
    2040:	080040ca 	stmdaeq	r0, {r1, r3, r6, r7, lr}
    2044:	00000004 	andeq	r0, r0, r4
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001b60 	andeq	r1, r0, r0, ror #22
    2050:	080040ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, lr}
    2054:	00000004 	andeq	r0, r0, r4
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001b60 	andeq	r1, r0, r0, ror #22
    2060:	080040d2 	stmdaeq	r0, {r1, r4, r6, r7, lr}
    2064:	00000004 	andeq	r0, r0, r4
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001b60 	andeq	r1, r0, r0, ror #22
    2070:	080040d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, lr}
    2074:	00000004 	andeq	r0, r0, r4
    2078:	0000000c 	andeq	r0, r0, ip
    207c:	00001b60 	andeq	r1, r0, r0, ror #22
    2080:	080040da 	stmdaeq	r0, {r1, r3, r4, r6, r7, lr}
    2084:	00000004 	andeq	r0, r0, r4
    2088:	0000000c 	andeq	r0, r0, ip
    208c:	00001b60 	andeq	r1, r0, r0, ror #22
    2090:	080040de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, lr}
    2094:	00000006 	andeq	r0, r0, r6
    2098:	0000000c 	andeq	r0, r0, ip
    209c:	00001b60 	andeq	r1, r0, r0, ror #22
    20a0:	080040e4 	stmdaeq	r0, {r2, r5, r6, r7, lr}
    20a4:	00000016 	andeq	r0, r0, r6, lsl r0
    20a8:	0000000c 	andeq	r0, r0, ip
    20ac:	00001b60 	andeq	r1, r0, r0, ror #22
    20b0:	080040fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, lr}
    20b4:	0000001a 	andeq	r0, r0, sl, lsl r0
    20b8:	00000030 	andeq	r0, r0, r0, lsr r0
    20bc:	00001b60 	andeq	r1, r0, r0, ror #22
    20c0:	08004114 	stmdaeq	r0, {r2, r4, r8, lr}
    20c4:	0000006e 	andeq	r0, r0, lr, rrx
    20c8:	83180e41 	tsthi	r8, #1040	; 0x410
    20cc:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    20d0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    20d4:	62018e02 	andvs	r8, r1, #2, 28
    20d8:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    20dc:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    20e0:	500b4200 	andpl	r4, fp, r0, lsl #4
    20e4:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    20e8:	000ec3c4 	andeq	ip, lr, r4, asr #7
    20ec:	0000000c 	andeq	r0, r0, ip
    20f0:	00001b60 	andeq	r1, r0, r0, ror #22
    20f4:	08004182 	stmdaeq	r0, {r1, r7, r8, lr}
    20f8:	00000016 	andeq	r0, r0, r6, lsl r0
    20fc:	0000000c 	andeq	r0, r0, ip
    2100:	00001b60 	andeq	r1, r0, r0, ror #22
    2104:	08004198 	stmdaeq	r0, {r3, r4, r7, r8, lr}
    2108:	0000001a 	andeq	r0, r0, sl, lsl r0
    210c:	00000048 	andeq	r0, r0, r8, asr #32
    2110:	00001b60 	andeq	r1, r0, r0, ror #22
    2114:	080041b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, lr}
    2118:	000000b6 	strheq	r0, [r0], -r6
    211c:	83180e41 	tsthi	r8, #1040	; 0x410
    2120:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2124:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2128:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    212c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2130:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2134:	480b4200 	stmdami	fp, {r9, lr}
    2138:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    213c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2140:	600b4200 	andvs	r4, fp, r0, lsl #4
    2144:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2148:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    214c:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    2150:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    2154:	000ec3c4 	andeq	ip, lr, r4, asr #7
    2158:	0000000c 	andeq	r0, r0, ip
    215c:	00001b60 	andeq	r1, r0, r0, ror #22
    2160:	08004268 	stmdaeq	r0, {r3, r5, r6, r9, lr}
    2164:	00000010 	andeq	r0, r0, r0, lsl r0
    2168:	0000000c 	andeq	r0, r0, ip
    216c:	00001b60 	andeq	r1, r0, r0, ror #22
    2170:	08004278 	stmdaeq	r0, {r3, r4, r5, r6, r9, lr}
    2174:	00000006 	andeq	r0, r0, r6
    2178:	0000000c 	andeq	r0, r0, ip
    217c:	00001b60 	andeq	r1, r0, r0, ror #22
    2180:	0800427e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, lr}
    2184:	00000006 	andeq	r0, r0, r6
    2188:	0000000c 	andeq	r0, r0, ip
    218c:	00001b60 	andeq	r1, r0, r0, ror #22
    2190:	08004284 	stmdaeq	r0, {r2, r7, r9, lr}
    2194:	00000006 	andeq	r0, r0, r6
    2198:	0000000c 	andeq	r0, r0, ip
    219c:	00001b60 	andeq	r1, r0, r0, ror #22
    21a0:	0800428a 	stmdaeq	r0, {r1, r3, r7, r9, lr}
    21a4:	00000008 	andeq	r0, r0, r8
    21a8:	0000000c 	andeq	r0, r0, ip
    21ac:	00001b60 	andeq	r1, r0, r0, ror #22
    21b0:	08004292 	stmdaeq	r0, {r1, r4, r7, r9, lr}
    21b4:	00000006 	andeq	r0, r0, r6
    21b8:	0000000c 	andeq	r0, r0, ip
    21bc:	00001b60 	andeq	r1, r0, r0, ror #22
    21c0:	08004298 	stmdaeq	r0, {r3, r4, r7, r9, lr}
    21c4:	00000006 	andeq	r0, r0, r6
    21c8:	0000000c 	andeq	r0, r0, ip
    21cc:	00001b60 	andeq	r1, r0, r0, ror #22
    21d0:	0800429e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, lr}
    21d4:	0000000c 	andeq	r0, r0, ip
    21d8:	0000000c 	andeq	r0, r0, ip
    21dc:	00001b60 	andeq	r1, r0, r0, ror #22
    21e0:	080042aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, lr}
    21e4:	00000008 	andeq	r0, r0, r8
    21e8:	0000000c 	andeq	r0, r0, ip
    21ec:	00001b60 	andeq	r1, r0, r0, ror #22
    21f0:	080042b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, lr}
    21f4:	00000016 	andeq	r0, r0, r6, lsl r0
    21f8:	0000000c 	andeq	r0, r0, ip
    21fc:	00001b60 	andeq	r1, r0, r0, ror #22
    2200:	080042c8 	stmdaeq	r0, {r3, r6, r7, r9, lr}
    2204:	00000008 	andeq	r0, r0, r8
    2208:	0000000c 	andeq	r0, r0, ip
    220c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2210:	7c020001 	stcvc	0, cr0, [r2], {1}
    2214:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2218:	00000024 	andeq	r0, r0, r4, lsr #32
    221c:	00002208 	andeq	r2, r0, r8, lsl #4
    2220:	080042d0 	stmdaeq	r0, {r4, r6, r7, r9, lr}
    2224:	00000094 	muleq	r0, r4, r0
    2228:	83080e41 	movwhi	r0, #36417	; 0x8e41
    222c:	5b018e02 	blpl	65a3c <__Stack_Size+0x6563c>
    2230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    2234:	620b4500 	andvs	r4, fp, #0, 10
    2238:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    223c:	000b4200 	andeq	r4, fp, r0, lsl #4
    2240:	0000001c 	andeq	r0, r0, ip, lsl r0
    2244:	00002208 	andeq	r2, r0, r8, lsl #4
    2248:	08004364 	stmdaeq	r0, {r2, r5, r6, r8, r9, lr}
    224c:	00000088 	andeq	r0, r0, r8, lsl #1
    2250:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    2254:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    2258:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    225c:	000c0e62 	andeq	r0, ip, r2, ror #28
    2260:	0000000c 	andeq	r0, r0, ip
    2264:	00002208 	andeq	r2, r0, r8, lsl #4
    2268:	080043ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, lr}
    226c:	00000016 	andeq	r0, r0, r6, lsl r0
    2270:	00000014 	andeq	r0, r0, r4, lsl r0
    2274:	00002208 	andeq	r2, r0, r8, lsl #4
    2278:	08004402 	stmdaeq	r0, {r1, sl, lr}
    227c:	00000020 	andeq	r0, r0, r0, lsr #32
    2280:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2284:	00018e02 	andeq	r8, r1, r2, lsl #28
    2288:	0000000c 	andeq	r0, r0, ip
    228c:	00002208 	andeq	r2, r0, r8, lsl #4
    2290:	08004422 	stmdaeq	r0, {r1, r5, sl, lr}
    2294:	0000000c 	andeq	r0, r0, ip
    2298:	0000000c 	andeq	r0, r0, ip
    229c:	00002208 	andeq	r2, r0, r8, lsl #4
    22a0:	0800442e 	stmdaeq	r0, {r1, r2, r3, r5, sl, lr}
    22a4:	00000018 	andeq	r0, r0, r8, lsl r0
    22a8:	00000014 	andeq	r0, r0, r4, lsl r0
    22ac:	00002208 	andeq	r2, r0, r8, lsl #4
    22b0:	08004446 	stmdaeq	r0, {r1, r2, r6, sl, lr}
    22b4:	00000032 	andeq	r0, r0, r2, lsr r0
    22b8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    22bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    22c0:	0000000c 	andeq	r0, r0, ip
    22c4:	00002208 	andeq	r2, r0, r8, lsl #4
    22c8:	08004478 	stmdaeq	r0, {r3, r4, r5, r6, sl, lr}
    22cc:	00000012 	andeq	r0, r0, r2, lsl r0
    22d0:	0000000c 	andeq	r0, r0, ip
    22d4:	00002208 	andeq	r2, r0, r8, lsl #4
    22d8:	0800448a 	stmdaeq	r0, {r1, r3, r7, sl, lr}
    22dc:	00000016 	andeq	r0, r0, r6, lsl r0
    22e0:	0000000c 	andeq	r0, r0, ip
    22e4:	00002208 	andeq	r2, r0, r8, lsl #4
    22e8:	080044a0 	stmdaeq	r0, {r5, r7, sl, lr}
    22ec:	00000016 	andeq	r0, r0, r6, lsl r0
    22f0:	0000000c 	andeq	r0, r0, ip
    22f4:	00002208 	andeq	r2, r0, r8, lsl #4
    22f8:	080044b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, lr}
    22fc:	00000018 	andeq	r0, r0, r8, lsl r0
    2300:	0000000c 	andeq	r0, r0, ip
    2304:	00002208 	andeq	r2, r0, r8, lsl #4
    2308:	080044ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, lr}
    230c:	00000016 	andeq	r0, r0, r6, lsl r0
    2310:	0000000c 	andeq	r0, r0, ip
    2314:	00002208 	andeq	r2, r0, r8, lsl #4
    2318:	080044e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, lr}
    231c:	00000018 	andeq	r0, r0, r8, lsl r0
    2320:	0000000c 	andeq	r0, r0, ip
    2324:	00002208 	andeq	r2, r0, r8, lsl #4
    2328:	080044fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, lr}
    232c:	00000008 	andeq	r0, r0, r8
    2330:	0000000c 	andeq	r0, r0, ip
    2334:	00002208 	andeq	r2, r0, r8, lsl #4
    2338:	08004504 	stmdaeq	r0, {r2, r8, sl, lr}
    233c:	00000008 	andeq	r0, r0, r8
    2340:	0000000c 	andeq	r0, r0, ip
    2344:	00002208 	andeq	r2, r0, r8, lsl #4
    2348:	0800450c 	stmdaeq	r0, {r2, r3, r8, sl, lr}
    234c:	0000000c 	andeq	r0, r0, ip
    2350:	0000000c 	andeq	r0, r0, ip
    2354:	00002208 	andeq	r2, r0, r8, lsl #4
    2358:	08004518 	stmdaeq	r0, {r3, r4, r8, sl, lr}
    235c:	00000012 	andeq	r0, r0, r2, lsl r0
    2360:	0000000c 	andeq	r0, r0, ip
    2364:	00002208 	andeq	r2, r0, r8, lsl #4
    2368:	0800452a 	stmdaeq	r0, {r1, r3, r5, r8, sl, lr}
    236c:	00000012 	andeq	r0, r0, r2, lsl r0
    2370:	0000000c 	andeq	r0, r0, ip
    2374:	00002208 	andeq	r2, r0, r8, lsl #4
    2378:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
    237c:	00000018 	andeq	r0, r0, r8, lsl r0
    2380:	0000000c 	andeq	r0, r0, ip
    2384:	00002208 	andeq	r2, r0, r8, lsl #4
    2388:	08004554 	stmdaeq	r0, {r2, r4, r6, r8, sl, lr}
    238c:	00000018 	andeq	r0, r0, r8, lsl r0
    2390:	0000000c 	andeq	r0, r0, ip
    2394:	00002208 	andeq	r2, r0, r8, lsl #4
    2398:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
    239c:	00000018 	andeq	r0, r0, r8, lsl r0
    23a0:	0000000c 	andeq	r0, r0, ip
    23a4:	00002208 	andeq	r2, r0, r8, lsl #4
    23a8:	08004584 	stmdaeq	r0, {r2, r7, r8, sl, lr}
    23ac:	00000016 	andeq	r0, r0, r6, lsl r0
    23b0:	0000000c 	andeq	r0, r0, ip
    23b4:	00002208 	andeq	r2, r0, r8, lsl #4
    23b8:	0800459a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, lr}
    23bc:	00000018 	andeq	r0, r0, r8, lsl r0
    23c0:	0000000c 	andeq	r0, r0, ip
    23c4:	00002208 	andeq	r2, r0, r8, lsl #4
    23c8:	080045b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, lr}
    23cc:	0000000c 	andeq	r0, r0, ip
    23d0:	0000000c 	andeq	r0, r0, ip
    23d4:	00002208 	andeq	r2, r0, r8, lsl #4
    23d8:	080045be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
    23dc:	00000008 	andeq	r0, r0, r8
    23e0:	00000014 	andeq	r0, r0, r4, lsl r0
    23e4:	00002208 	andeq	r2, r0, r8, lsl #4
    23e8:	080045c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, sl, lr}
    23ec:	0000003e 	andeq	r0, r0, lr, lsr r0
    23f0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    23f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    23f8:	0000000c 	andeq	r0, r0, ip
    23fc:	00002208 	andeq	r2, r0, r8, lsl #4
    2400:	08004604 	stmdaeq	r0, {r2, r9, sl, lr}
    2404:	0000000e 	andeq	r0, r0, lr
    2408:	0000000c 	andeq	r0, r0, ip
    240c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2410:	7c020001 	stcvc	0, cr0, [r2], {1}
    2414:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2418:	0000001c 	andeq	r0, r0, ip, lsl r0
    241c:	00002408 	andeq	r2, r0, r8, lsl #8
    2420:	08004684 	stmdaeq	r0, {r2, r7, r9, sl, lr}
    2424:	00000050 	andeq	r0, r0, r0, asr r0
    2428:	000d0941 	andeq	r0, sp, r1, asr #18
    242c:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    2430:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    2434:	000ec0ce 	andeq	ip, lr, lr, asr #1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
       4:	5f56455f 	svcpl	0x0056455f
       8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
       c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      10:	54007265 	strpl	r7, [r0], #-613	; 0x265
      14:	535f4d49 	cmppl	pc, #4672	; 0x1240
      18:	6f437465 	svcvs	0x00437465
      1c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
      20:	45003465 	strmi	r3, [r0, #-1125]	; 0x465
      24:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
      28:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
      2c:	61485152 	cmpvs	r8, r2, asr r1
      30:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      34:	65500072 	ldrbvs	r0, [r0, #-114]	; 0x72
      38:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
      3c:	4d440043 	stclmi	0, cr0, [r4, #-268]	; 0xfffffef4
      40:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      44:	6e6e6168 	powvsez	f6, f6, #0.0
      48:	5f346c65 	svcpl	0x00346c65
      4c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
      50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      58:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
      5c:	5f353149 	svcpl	0x00353149
      60:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      64:	61485152 	cmpvs	r8, r2, asr r1
      68:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      6c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
      70:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
      74:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
      78:	61485152 	cmpvs	r8, r2, asr r1
      7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      80:	77670072 			; <UNDEFINED> instruction: 0x77670072
      84:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
      88:	31726574 	cmncc	r2, r4, ror r5
      8c:	43545200 	cmpmi	r4, #0, 4
      90:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
      94:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
      98:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      9c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
      a4:	43435f38 	movtmi	r5, #16184	; 0x3f38
      a8:	5152495f 	cmppl	r2, pc, asr r9
      ac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
      b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
      b4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
      b8:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
      bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      c0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      c4:	52434300 	subpl	r4, r3, #0, 6
      c8:	61565f34 	cmpvs	r6, r4, lsr pc
      cc:	4d44006c 	stclmi	0, cr0, [r4, #-432]	; 0xfffffe50
      d0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      d4:	6e6e6168 	powvsez	f6, f6, #0.0
      d8:	5f336c65 	svcpl	0x00336c65
      dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      e0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      e4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
      e8:	5f314332 	svcpl	0x00314332
      ec:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
      f0:	61485152 	cmpvs	r8, r2, asr r1
      f4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      f8:	53550072 	cmppl	r5, #114	; 0x72
      fc:	6b615742 	blvs	1855e0c <__Stack_Size+0x1855a0c>
     100:	5f705565 	svcpl	0x00705565
     104:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     108:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     10c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     110:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     114:	6f747475 	svcvs	0x00747475
     118:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     11c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     120:	6e6e6168 	powvsez	f6, f6, #0.0
     124:	5f356c65 	svcpl	0x00356c65
     128:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     12c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     130:	44007265 	strmi	r7, [r0], #-613	; 0x265
     134:	5f31414d 	svcpl	0x0031414d
     138:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     13c:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     140:	5152495f 	cmppl	r2, pc, asr r9
     144:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     148:	0072656c 	rsbseq	r6, r2, ip, ror #10
     14c:	31434441 	cmpcc	r3, r1, asr #8
     150:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     154:	61485152 	cmpvs	r8, r2, asr r1
     158:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     15c:	41550072 	cmpmi	r5, r2, ror r0
     160:	5f345452 	svcpl	0x00345452
     164:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     168:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     16c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     170:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 178 <_Minimum_Stack_Size+0x78>
     174:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     178:	4c006665 	stcmi	6, cr6, [r0], {101}	; 0x65
     17c:	535f4445 	cmppl	pc, #1157627904	; 0x45000000
     180:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     184:	00657461 	rsbeq	r7, r5, r1, ror #8
     188:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     18c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     190:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     19c:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
     1a0:	20432055 	subcs	r2, r3, r5, asr r0
     1a4:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
     1a8:	30322033 	eorscc	r2, r2, r3, lsr r0
     1ac:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0x531
     1b0:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
     1b4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
     1b8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     1bc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
     1c0:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     1c4:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
     1c8:	342d6465 	strtcc	r6, [sp], #-1125	; 0x465
     1cc:	622d395f 	eorvs	r3, sp, #1556480	; 0x17c000
     1d0:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     1d4:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0x68
     1d8:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     1dc:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     1e0:	38323432 	ldmdacc	r2!, {r1, r4, r5, sl, ip, sp}
     1e4:	2d205d38 	stccs	13, cr5, [r0, #-224]!	; 0xffffff20
     1e8:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
     1ec:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
     1f0:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
     1f4:	2d20336d 	stccs	3, cr3, [r0, #-436]!	; 0xfffffe4c
     1f8:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
     1fc:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     200:	4f2d2067 	svcmi	0x002d2067
     204:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
     208:	632d6f6e 	teqvs	sp, #440	; 0x1b8
     20c:	6f6d6d6f 	svcvs	0x006d6d6f
     210:	5053006e 	subspl	r0, r3, lr, rrx
     214:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     218:	61485152 	cmpvs	r8, r2, asr r1
     21c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     220:	75760072 	ldrbvc	r0, [r6, #-114]!	; 0x72
     224:	54003631 	strpl	r3, [r0], #-1585	; 0x631
     228:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     22c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     230:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
     234:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     238:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
     23c:	52434300 	subpl	r4, r3, #0, 6
     240:	43430031 	movtmi	r0, #12337	; 0x3031
     244:	43003252 	movwmi	r3, #594	; 0x252
     248:	00335243 	eorseq	r5, r3, r3, asr #4
     24c:	34524343 	ldrbcc	r4, [r2], #-835	; 0x343
     250:	4d434300 	stclmi	3, cr4, [r3, #-0]
     254:	43003152 	movwmi	r3, #338	; 0x152
     258:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
     25c:	52534900 	subspl	r4, r3, #0, 18
     260:	736d315f 	cmnvc	sp, #-1073741801	; 0xc0000017
     264:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     268:	54005245 	strpl	r5, [r0], #-581	; 0x245
     26c:	5f374d49 	svcpl	0x00374d49
     270:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     274:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     278:	54007265 	strpl	r7, [r0], #-613	; 0x265
     27c:	5f334d49 	svcpl	0x00334d49
     280:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     284:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     288:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     28c:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     290:	41435f50 	cmpmi	r3, r0, asr pc
     294:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     298:	5152495f 	cmppl	r2, pc, asr r9
     29c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     2a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2a4:	5f525349 	svcpl	0x00525349
     2a8:	5f44454c 	svcpl	0x0044454c
     2ac:	5f424752 	svcpl	0x00424752
     2b0:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     2b4:	73550052 	cmpvc	r5, #82	; 0x52
     2b8:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     2bc:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     2c0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     2c4:	6f697470 	svcvs	0x00697470
     2c8:	5355006e 	cmppl	r5, #110	; 0x6e
     2cc:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     2d0:	5152495f 	cmppl	r2, pc, asr r9
     2d4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     2d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2dc:	5f4e4143 	svcpl	0x004e4143
     2e0:	5f454353 	svcpl	0x00454353
     2e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     2ec:	54007265 	strpl	r7, [r0], #-613	; 0x265
     2f0:	5f384d49 	svcpl	0x00384d49
     2f4:	5f475254 	svcpl	0x00475254
     2f8:	5f4d4f43 	svcpl	0x004d4f43
     2fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     300:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     304:	54007265 	strpl	r7, [r0], #-613	; 0x265
     308:	535f4d49 	cmppl	pc, #4672	; 0x1240
     30c:	6f437465 	svcvs	0x00437465
     310:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     314:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     318:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     31c:	61485152 	cmpvs	r8, r2, asr r1
     320:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     324:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
     328:	53005245 	movwpl	r5, #581	; 0x245
     32c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     330:	61486b63 	cmpvs	r8, r3, ror #22
     334:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     338:	43430072 	movtmi	r0, #12402	; 0x3072
     33c:	48005245 	stmdami	r0, {r0, r2, r6, r9, ip, lr}
     340:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     344:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     348:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     34c:	6f697470 	svcvs	0x00697470
     350:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     354:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     358:	61485152 	cmpvs	r8, r2, asr r1
     35c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     360:	5f5f0072 	svcpl	0x005f0072
     364:	5f525349 	svcpl	0x00525349
     368:	414c4544 	cmpmi	ip, r4, asr #10
     36c:	57570059 			; <UNDEFINED> instruction: 0x57570059
     370:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     374:	61485152 	cmpvs	r8, r2, asr r1
     378:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     37c:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     380:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     384:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     388:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     38c:	0052434d 	subseq	r4, r2, sp, asr #6
     390:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     394:	6168435f 	cmnvs	r8, pc, asr r3
     398:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     39c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     3a0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     3a8:	73754200 	cmnvc	r5, #0, 4
     3ac:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     3b0:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     3b4:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     3b8:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     3bc:	5f384d49 	svcpl	0x00384d49
     3c0:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     3c4:	61485152 	cmpvs	r8, r2, asr r1
     3c8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3cc:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
     3d0:	5f303337 	svcpl	0x00303337
     3d4:	2f505041 	svccs	0x00505041
     3d8:	2f637273 	svccs	0x00637273
     3dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     3e0:	30316632 	eorscc	r6, r1, r2, lsr r6
     3e4:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     3e8:	5300632e 	movwpl	r6, #814	; 0x32e
     3ec:	5f4f4944 	svcpl	0x004f4944
     3f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3f8:	54007265 	strpl	r7, [r0], #-613	; 0x265
     3fc:	5f314d49 	svcpl	0x00314d49
     400:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     404:	61485152 	cmpvs	r8, r2, asr r1
     408:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     40c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     410:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     414:	6e6e6168 	powvsez	f6, f6, #0.0
     418:	5f336c65 	svcpl	0x00336c65
     41c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     420:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     424:	46007265 	strmi	r7, [r0], -r5, ror #4
     428:	5f434d53 	svcpl	0x00434d53
     42c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     430:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     434:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     438:	35545241 	ldrbcc	r5, [r4, #-577]	; 0x241
     43c:	5152495f 	cmppl	r2, pc, asr r9
     440:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     444:	0072656c 	rsbseq	r6, r2, ip, ror #10
     448:	504d4154 	subpl	r4, sp, r4, asr r1
     44c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     450:	61485152 	cmpvs	r8, r2, asr r1
     454:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     458:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     45c:	545f314d 	ldrbpl	r3, [pc], #-333	; 464 <__Stack_Size+0x64>
     460:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     464:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     468:	61485152 	cmpvs	r8, r2, asr r1
     46c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     470:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     474:	5f344954 	svcpl	0x00344954
     478:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     47c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     480:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     484:	31495458 	cmpcc	r9, r8, asr r4
     488:	5152495f 	cmppl	r2, pc, asr r9
     48c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     490:	0072656c 	rsbseq	r6, r2, ip, ror #10
     494:	31495053 	qdaddcc	r5, r3, r9
     498:	5152495f 	cmppl	r2, pc, asr r9
     49c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     4a0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4a4:	5f425355 	svcpl	0x00425355
     4a8:	435f504c 	cmpmi	pc, #76	; 0x4c
     4ac:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     4b0:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     4b4:	61485152 	cmpvs	r8, r2, asr r1
     4b8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4bc:	65440072 	strbvs	r0, [r4, #-114]	; 0x72
     4c0:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     4c4:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     4c8:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
     4cc:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4d8:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     4dc:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     4e0:	6e6e6168 	powvsez	f6, f6, #0.0
     4e4:	5f366c65 	svcpl	0x00366c65
     4e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     4f0:	54007265 	strpl	r7, [r0], #-613	; 0x265
     4f4:	5f344d49 	svcpl	0x00344d49
     4f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4fc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     500:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     504:	5f324332 	svcpl	0x00324332
     508:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     50c:	61485152 	cmpvs	r8, r2, asr r1
     510:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     514:	62670072 	rsbvs	r0, r7, #114	; 0x72
     518:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     51c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 354 <_Minimum_Stack_Size+0x254>
     520:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     524:	5f5f0065 	svcpl	0x005f0065
     528:	5f525349 	svcpl	0x00525349
     52c:	7a7a7542 	bvc	1e9da3c <__Stack_Size+0x1e9d63c>
     530:	4d5f7265 	lfmmi	f7, 2, [pc, #-404]	; 3a4 <_Minimum_Stack_Size+0x2a4>
     534:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     538:	53550065 	cmppl	r5, #101	; 0x65
     53c:	31545241 	cmpcc	r4, r1, asr #4
     540:	5152495f 	cmppl	r2, pc, asr r9
     544:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     548:	0072656c 	rsbseq	r6, r2, ip, ror #10
     54c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     550:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     554:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     558:	56524553 			; <UNDEFINED> instruction: 0x56524553
     55c:	00314445 	eorseq	r4, r1, r5, asr #8
     560:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     564:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     568:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     56c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     570:	00334445 	eorseq	r4, r3, r5, asr #8
     574:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     578:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     57c:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     580:	56524553 			; <UNDEFINED> instruction: 0x56524553
     584:	00354445 	eorseq	r4, r5, r5, asr #8
     588:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     58c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     590:	68730036 	ldmdavs	r3!, {r1, r2, r4, r5}^
     594:	2074726f 	rsbscs	r7, r4, pc, ror #4
     598:	00746e69 	rsbseq	r6, r4, r9, ror #28
     59c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     5a0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     5a4:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     5a8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     5ac:	00394445 	eorseq	r4, r9, r5, asr #8
     5b0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     5b4:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
     5b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     5c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     5c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     5c8:	4d440074 	stclmi	0, cr0, [r4, #-464]	; 0xfffffe30
     5cc:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
     5d0:	5f314332 	svcpl	0x00314332
     5d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     5d8:	61485152 	cmpvs	r8, r2, asr r1
     5dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     5e0:	31620072 	smccc	8194	; 0x2002
     5e4:	00636553 	rsbeq	r6, r3, r3, asr r5
     5e8:	5f4e4143 	svcpl	0x004e4143
     5ec:	5f315852 	svcpl	0x00315852
     5f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     5f8:	53007265 	movwpl	r7, #613	; 0x265
     5fc:	61484356 	cmpvs	r8, r6, asr r3
     600:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     604:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     608:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     60c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     610:	61485152 	cmpvs	r8, r2, asr r1
     614:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     618:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
     61c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     620:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     624:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     628:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     62c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     630:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     634:	52534900 	subspl	r4, r3, #0, 18
     638:	5441425f 	strbpl	r4, [r1], #-607	; 0x25f
     63c:	59524554 	ldmdbpl	r2, {r2, r4, r6, r8, sl, lr}^
     640:	4548435f 	strbmi	r4, [r8, #-863]	; 0x35f
     644:	44004b43 	strmi	r4, [r0], #-2883	; 0xb43
     648:	5f32414d 	svcpl	0x0032414d
     64c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     650:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     654:	5152495f 	cmppl	r2, pc, asr r9
     658:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     65c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     660:	31414d44 	cmpcc	r1, r4, asr #26
     664:	6168435f 	cmnvs	r8, pc, asr r3
     668:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     66c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     670:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     674:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     678:	43435200 	movtmi	r5, #12800	; 0x3200
     67c:	5152495f 	cmppl	r2, pc, asr r9
     680:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     684:	0072656c 	rsbseq	r6, r2, ip, ror #10
     688:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     68c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     690:	61686320 	cmnvs	r8, r0, lsr #6
     694:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     698:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     69c:	6e6e6168 	powvsez	f6, f6, #0.0
     6a0:	5f316c65 	svcpl	0x00316c65
     6a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6a8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     6ac:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6b0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     6b4:	31444556 	cmpcc	r4, r6, asr r5
     6b8:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     6bc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     6c0:	31314445 	teqcc	r1, r5, asr #8
     6c4:	53455200 	movtpl	r5, #20992	; 0x5200
     6c8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     6cc:	00323144 	eorseq	r3, r2, r4, asr #2
     6d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     6d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     6d8:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
     6dc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     6e0:	31444556 	cmpcc	r4, r6, asr r5
     6e4:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     6e8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     6ec:	35314445 	ldrcc	r4, [r1, #-1093]!	; 0x445
     6f0:	53455200 	movtpl	r5, #20992	; 0x5200
     6f4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     6f8:	00363144 	eorseq	r3, r6, r4, asr #2
     6fc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     700:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     704:	52003731 	andpl	r3, r0, #12845056	; 0xc40000
     708:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     70c:	31444556 	cmpcc	r4, r6, asr r5
     710:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     714:	56524553 			; <UNDEFINED> instruction: 0x56524553
     718:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     71c:	776f5000 	strbvc	r5, [pc, -r0]!
     720:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
     724:	00657461 	rsbeq	r7, r5, r1, ror #8
     728:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     72c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     730:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     734:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     738:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     73c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     740:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     744:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     748:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     74c:	50555f31 	subspl	r5, r5, r1, lsr pc
     750:	5152495f 	cmppl	r2, pc, asr r9
     754:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     758:	0072656c 	rsbseq	r6, r2, ip, ror #10
     75c:	5f4d4954 	svcpl	0x004d4954
     760:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     764:	61745354 	cmnvs	r4, r4, asr r3
     768:	00737574 	rsbseq	r7, r3, r4, ror r5
     76c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     770:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     774:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     778:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     77c:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     780:	5f31414d 	svcpl	0x0031414d
     784:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     788:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     78c:	5152495f 	cmppl	r2, pc, asr r9
     790:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     794:	0072656c 	rsbseq	r6, r2, ip, ror #10
     798:	354d4954 	strbcc	r4, [sp, #-2388]	; 0x954
     79c:	5152495f 	cmppl	r2, pc, asr r9
     7a0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     7a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     7a8:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     7ac:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     7b0:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     7b4:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     7b8:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     7bc:	5f324d49 	svcpl	0x00324d49
     7c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     7c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     7c8:	50007265 	andpl	r7, r0, r5, ror #4
     7cc:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
     7d0:	61485152 	cmpvs	r8, r2, asr r1
     7d4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     7d8:	45520072 	ldrbmi	r0, [r2, #-114]	; 0x72
     7dc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7e0:	00374445 	eorseq	r4, r7, r5, asr #8
     7e4:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 730 <__Stack_Size+0x330>
     7e8:	6f722f65 	svcvs	0x00722f65
     7ec:	2f746f62 	svccs	0x00746f62
     7f0:	2f766544 	svccs	0x00766544
     7f4:	6f627241 	svcvs	0x00627241
     7f8:	50786974 	rsbspl	r6, r8, r4, ror r9
     7fc:	732f6f72 	teqvc	pc, #456	; 0x1c8
     800:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     804:	2f657261 	svccs	0x00657261
     808:	6f627261 	svcvs	0x00627261
     80c:	70786974 	rsbsvc	r6, r8, r4, ror r9
     810:	635f6f72 	cmpvs	pc, #456	; 0x1c8
     814:	3033376d 	eorscc	r3, r3, sp, ror #14
     818:	7269665f 	rsbvc	r6, r9, #99614720	; 0x5f00000
     81c:	7261776d 	rsbvc	r7, r1, #28573696	; 0x1b40000
     820:	53550065 	cmppl	r5, #101	; 0x65
     824:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     828:	5152495f 	cmppl	r2, pc, asr r9
     82c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     830:	0072656c 	rsbseq	r6, r2, ip, ror #10
     834:	5f525349 	svcpl	0x00525349
     838:	5f495053 	svcpl	0x00495053
     83c:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
     840:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     844:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
     848:	776f705f 			; <UNDEFINED> instruction: 0x776f705f
     84c:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     850:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     854:	656c4372 	strbvs	r4, [ip, #-882]!	; 0x372
     858:	54007261 	strpl	r7, [r0], #-609	; 0x261
     85c:	7571726f 	ldrbvc	r7, [r1, #-623]!	; 0x26f
     860:	66664f65 	strbtvs	r4, [r6], -r5, ror #30
     864:	65446d00 	strbvs	r6, [r4, #-3328]	; 0xd00
     868:	0079616c 	rsbseq	r6, r9, ip, ror #2
     86c:	33374d43 	teqcc	r7, #4288	; 0x10c0
     870:	50415f30 	subpl	r5, r1, r0, lsr pc
     874:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     878:	616d2f63 	cmnvs	sp, r3, ror #30
     87c:	632e6e69 	teqvs	lr, #1680	; 0x690
     880:	65546c00 	ldrbvs	r6, [r4, #-3072]	; 0xc00
     884:	5a00706d 	bpl	1ca40 <__Stack_Size+0x1c640>
     888:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     88c:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
     890:	61745374 	cmnvs	r4, r4, ror r3
     894:	62006574 	andvs	r6, r0, #116, 10	; 0x1d000000
     898:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     89c:	616d0074 	smcvs	53252	; 0xd004
     8a0:	73006e69 	movwvc	r6, #3689	; 0xe69
     8a4:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
     8a8:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     8ac:	0066664f 	rsbeq	r6, r6, pc, asr #12
     8b0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
     8b4:	435f6d65 	cmpmi	pc, #6464	; 0x1940
     8b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8bc:	61727567 	cmnvs	r2, r7, ror #10
     8c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     8c4:	4c626700 	stclmi	7, cr6, [r2], #-0
     8c8:	6c424445 	cfstrdvs	mvd4, [r2], {69}	; 0x45
     8cc:	436b6e69 	cmnmi	fp, #1680	; 0x690
     8d0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     8d4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     8d8:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     8dc:	4954494e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, fp, lr}^
     8e0:	445f4c41 	ldrbmi	r4, [pc], #-3137	; 8e8 <__Stack_Size+0x4e8>
     8e4:	00415441 	subeq	r5, r1, r1, asr #8
     8e8:	636f7250 	cmnvs	pc, #80, 4
     8ec:	00737365 	rsbseq	r7, r3, r5, ror #6
     8f0:	42746567 	rsbsmi	r6, r4, #432013312	; 0x19c00000
     8f4:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
     8f8:	61745372 	cmnvs	r4, r2, ror r3
     8fc:	73006574 	movwvc	r6, #1396	; 0x574
     900:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
     904:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     908:	61746144 	cmnvs	r4, r4, asr #2
     90c:	454c7700 	strbmi	r7, [ip, #-1792]	; 0x700
     910:	69545f44 	ldmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
     914:	0072656d 	rsbseq	r6, r2, sp, ror #10
     918:	59475f5f 	stmdbpl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
     91c:	415f4f52 	cmpmi	pc, r2, asr pc	; <UNPREDICTABLE>
     920:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
     924:	5f444145 	svcpl	0x00444145
     928:	00525349 	subseq	r5, r2, r9, asr #6
     92c:	64654c62 	strbtvs	r4, [r5], #-3170	; 0xc62
     930:	6e696c42 	cdpvs	12, 6, cr6, cr9, cr2, {2}
     934:	616c466b 	cmnvs	ip, fp, ror #12
     938:	6c500067 	mrrcvs	0, 6, r0, r0, cr7	; <UNPREDICTABLE>
     93c:	75427961 	strbvc	r7, [r2, #-2401]	; 0x961
     940:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
     944:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     948:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     94c:	732f5050 	teqvc	pc, #80	; 0x50
     950:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
     954:	632e7273 	teqvs	lr, #805306375	; 0x30000007
     958:	454c6200 	strbmi	r6, [ip, #-512]	; 0x200
     95c:	6f435f44 	svcvs	0x00435f44
     960:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     964:	53490072 	movtpl	r0, #36978	; 0x9072
     968:	55425f52 	strbpl	r5, [r2, #-3922]	; 0xf52
     96c:	52455a5a 	subpl	r5, r5, #368640	; 0x5a000
     970:	6f4c6200 	svcvs	0x004c6200
     974:	74614277 	strbtvc	r4, [r1], #-631	; 0x277
     978:	79726574 	ldmdbvc	r2!, {r2, r4, r5, r6, r8, sl, sp, lr}^
     97c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     980:	65730074 	ldrbvs	r0, [r3, #-116]!	; 0x74
     984:	7a754274 	bvc	1d5135c <__Stack_Size+0x1d50f5c>
     988:	5072657a 	rsbspl	r6, r2, sl, ror r5
     98c:	4c79616c 	ldfmie	f6, [r9], #-432	; 0xfffffe50
     990:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     994:	5f5f0068 	svcpl	0x005f0068
     998:	5f525349 	svcpl	0x00525349
     99c:	00434441 	subeq	r4, r3, r1, asr #8
     9a0:	694d6267 	stmdbvs	sp, {r0, r1, r2, r5, r6, r9, sp, lr}^
     9a4:	6553696c 	ldrbvs	r6, [r3, #-2412]	; 0x96c
     9a8:	65670063 	strbvs	r0, [r7, #-99]!	; 0x63
     9ac:	6c6f5674 	stclvs	6, cr5, [pc], #-464	; 7e4 <__Stack_Size+0x3e4>
     9b0:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
     9b4:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
     9b8:	555f5253 	ldrbpl	r5, [pc, #-595]	; 76d <__Stack_Size+0x36d>
     9bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     9c0:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
     9c4:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
     9c8:	555f5253 	ldrbpl	r5, [pc, #-595]	; 77d <__Stack_Size+0x37d>
     9cc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     9d0:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
     9d4:	00454542 	subeq	r4, r5, r2, asr #10
     9d8:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
     9dc:	53555f52 	cmppl	r5, #328	; 0x148
     9e0:	5f545241 	svcpl	0x00545241
     9e4:	49004350 	stmdbmi	r0, {r4, r6, r8, r9, lr}
     9e8:	4d5f5253 	lfmmi	f5, 2, [pc, #-332]	; 8a4 <__Stack_Size+0x4a4>
     9ec:	524f544f 	subpl	r5, pc, #1325400064	; 0x4f000000
     9f0:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
     9f4:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
     9f8:	4b434c00 	blmi	10d3a00 <__Stack_Size+0x10d3600>
     9fc:	677a0052 			; <UNDEFINED> instruction: 0x677a0052
     a00:	61685f62 	cmnvs	r8, r2, ror #30
     a04:	6c635f6c 	stclvs	15, cr5, [r3], #-432	; 0xfffffe50
     a08:	0065736f 	rsbeq	r7, r5, pc, ror #6
     a0c:	5f62677a 	svcpl	0x0062677a
     a10:	635f7872 	cmpvs	pc, #7471104	; 0x720000
     a14:	6b636568 	blvs	18d9fbc <__Stack_Size+0x18d9bbc>
     a18:	62677a00 	rsbvs	r7, r7, #0, 20
     a1c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     a20:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
     a24:	00657a69 	rsbeq	r7, r5, r9, ror #20
     a28:	44447854 	strbmi	r7, [r4], #-2132	; 0x854
     a2c:	00617461 	rsbeq	r7, r1, r1, ror #8
     a30:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
     a34:	63615076 	cmnvs	r1, #118	; 0x76
     a38:	0074656b 	rsbseq	r6, r4, fp, ror #10
     a3c:	52525342 	subspl	r5, r2, #134217729	; 0x8000001
     a40:	52626700 	rsbpl	r6, r2, #0, 14
     a44:	61507663 	cmpvs	r0, r3, ror #12
     a48:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     a4c:	006d754e 	rsbeq	r7, sp, lr, asr #10
     a50:	32337576 	eorscc	r7, r3, #494927872	; 0x1d800000
     a54:	646e5300 	strbtvs	r5, [lr], #-768	; 0x300
     a58:	6b636150 	blvs	18d8fa0 <__Stack_Size+0x18d8ba0>
     a5c:	63007465 	movwvs	r7, #1125	; 0x465
     a60:	6b636568 	blvs	18da008 <__Stack_Size+0x18d9c08>
     a64:	006d7573 	rsbeq	r7, sp, r3, ror r5
     a68:	5f62677a 	svcpl	0x0062677a
     a6c:	645f7872 	ldrbvs	r7, [pc], #-2162	; a74 <__Stack_Size+0x674>
     a70:	00617461 	rsbeq	r7, r1, r1, ror #8
     a74:	4f495047 	svcmi	0x00495047
     a78:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     a7c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     a80:	61747300 	cmnvs	r4, r0, lsl #6
     a84:	7a006574 	bvc	1a05c <__Stack_Size+0x19c5c>
     a88:	745f6267 	ldrbvc	r6, [pc], #-615	; a90 <__Stack_Size+0x690>
     a8c:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     a90:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     a94:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
     a98:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
     a9c:	62677a00 	rsbvs	r7, r7, #0, 20
     aa0:	6c61685f 	stclvs	8, cr6, [r1], #-380	; 0xfffffe84
     aa4:	65706f5f 	ldrbvs	r6, [r0, #-3935]!	; 0xf5f
     aa8:	7767006e 	strbvc	r0, [r7, -lr, rrx]!
     aac:	44766352 	ldrbtmi	r6, [r6], #-850	; 0x352
     ab0:	00617461 	rsbeq	r7, r1, r1, ror #8
     ab4:	794d7767 	stmdbvc	sp, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     ab8:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     abc:	44496565 	strbmi	r6, [r9], #-1381	; 0x565
     ac0:	67696800 	strbvs	r6, [r9, -r0, lsl #16]!
     ac4:	74796268 	ldrbtvc	r6, [r9], #-616	; 0x268
     ac8:	78520065 	ldmdavc	r2, {r0, r2, r5, r6}^
     acc:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     ad0:	00726566 	rsbseq	r6, r2, r6, ror #10
     ad4:	4f495047 	svcmi	0x00495047
     ad8:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     adc:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     ae0:	53007374 	movwpl	r7, #884	; 0x374
     ae4:	5a6e6163 	bpl	1b99078 <__Stack_Size+0x1b98c78>
     ae8:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     aec:	50470065 	subpl	r0, r7, r5, rrx
     af0:	535f4f49 	cmppl	pc, #292	; 0x124
     af4:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     af8:	63007374 	movwvs	r7, #884	; 0x374
     afc:	6b636568 	blvs	18da0a4 <__Stack_Size+0x18d9ca4>
     b00:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
     b04:	677a0074 			; <UNDEFINED> instruction: 0x677a0074
     b08:	61685f62 	cmnvs	r8, r2, ror #30
     b0c:	78725f6c 	ldmdavc	r2!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     b10:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     b14:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     b18:	732f5050 	teqvc	pc, #80	; 0x50
     b1c:	7a2f6372 	bvc	bd98ec <__Stack_Size+0xbd94ec>
     b20:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     b24:	00632e65 	rsbeq	r2, r3, r5, ror #28
     b28:	63526267 	cmpvs	r2, #1879048198	; 0x70000006
     b2c:	616c4676 	smcvs	50278	; 0xc466
     b30:	677a0067 	ldrbvs	r0, [sl, -r7, rrx]!
     b34:	61685f62 	cmnvs	r8, r2, ror #30
     b38:	78745f6c 	ldmdavc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     b3c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     b40:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
     b44:	73490078 	movtvc	r0, #36984	; 0x9078
     b48:	5f445852 	svcpl	0x00445852
     b4c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     b50:	63520079 	cmpvs	r2, #121	; 0x79
     b54:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
     b58:	62677a00 	rsbvs	r7, r7, #0, 20
     b5c:	5f78745f 	svcpl	0x0078745f
     b60:	61746164 	cmnvs	r4, r4, ror #2
     b64:	61507000 	cmpvs	r0, r0
     b68:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     b6c:	41535500 	cmpmi	r3, r0, lsl #10
     b70:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     b74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     b78:	61727567 	cmnvs	r2, r7, ror #10
     b7c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b80:	6d756e00 	ldclvs	14, cr6, [r5, #-0]
     b84:	6b636150 	blvs	18d90cc <__Stack_Size+0x18d8ccc>
     b88:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
     b8c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     b90:	00657461 	rsbeq	r7, r5, r1, ror #8
     b94:	33374d43 	teqcc	r7, #4288	; 0x10c0
     b98:	50415f30 	subpl	r5, r1, r0, lsr pc
     b9c:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     ba0:	677a2f63 	ldrbvs	r2, [sl, -r3, ror #30]!
     ba4:	61685f62 	cmnvs	r8, r2, ror #30
     ba8:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     bac:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bb0:	72543144 	subsvc	r3, r4, #68, 2
     bb4:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
     bb8:	69747469 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bbc:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     bc0:	44785462 	ldrbtmi	r5, [r8], #-1122	; 0x462
     bc4:	66754230 			; <UNDEFINED> instruction: 0x66754230
     bc8:	57726566 	ldrbpl	r6, [r2, -r6, ror #10]!
     bcc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     bd0:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     bd4:	00726574 	rsbseq	r6, r2, r4, ror r5
     bd8:	78546267 	ldmdavc	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     bdc:	75423144 	strbvc	r3, [r2, #-324]	; 0x144
     be0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     be4:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     be8:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     bec:	00726574 	rsbseq	r6, r2, r4, ror r5
     bf0:	54706267 	ldrbtpl	r6, [r0], #-615	; 0x267
     bf4:	746e4978 	strbtvc	r4, [lr], #-2424	; 0x978
     bf8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     bfc:	75427470 	strbvc	r7, [r2, #-1136]	; 0x470
     c00:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     c04:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
     c08:	5345525f 	movtpl	r5, #21087	; 0x525f
     c0c:	46005445 	strmi	r5, [r0], -r5, asr #8
     c10:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
     c14:	616e6f69 	cmnvs	lr, r9, ror #30
     c18:	6174536c 	cmnvs	r4, ip, ror #6
     c1c:	67006574 	smlsdxvs	r0, r4, r5, r6
     c20:	61507062 	cmpvs	r0, r2, rrx
     c24:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
     c28:	52726574 	rsbspl	r6, r2, #116, 10	; 0x1d000000
     c2c:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xe61
     c30:	52626700 	rsbpl	r6, r2, #0, 14
     c34:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     c38:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     c3c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     c40:	6f506574 	svcvs	0x00506574
     c44:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c48:	62670072 	rsbvs	r0, r7, #114	; 0x72
     c4c:	74736e49 	ldrbtvc	r6, [r3], #-3657	; 0xe49
     c50:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     c54:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     c58:	4349564e 	movtmi	r5, #38478	; 0x964e
     c5c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
     c60:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
     c64:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
     c68:	526d6574 	rsbpl	r6, sp, #116, 10	; 0x1d000000
     c6c:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     c70:	72456200 	subvc	r6, r5, #0, 4
     c74:	00726f72 	rsbseq	r6, r2, r2, ror pc
     c78:	6d655477 	cfstrdvs	mvd5, [r5, #-476]!	; 0xfffffe24
     c7c:	62670070 	rsbvs	r0, r7, #112	; 0x70
     c80:	61726150 	cmnvs	r2, r0, asr r1
     c84:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     c88:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     c8c:	00687467 	rsbeq	r7, r8, r7, ror #8
     c90:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     c94:	65684374 	strbvs	r4, [r8, #-884]!	; 0x374
     c98:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     c9c:	6267006d 	rsbvs	r0, r7, #109	; 0x6d
     ca0:	75427854 	strbvc	r7, [r2, #-2132]	; 0x854
     ca4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     ca8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     cac:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     cb0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     cb4:	50544700 	subspl	r4, r4, r0, lsl #14
     cb8:	62670052 	rsbvs	r0, r7, #82	; 0x52
     cbc:	4544454c 	strbmi	r4, [r4, #-1356]	; 0x54c
     cc0:	00426579 	subeq	r6, r2, r9, ror r5
     cc4:	6c654475 	cfstrdvs	mvd4, [r5], #-468	; 0xfffffe2c
     cc8:	67007961 	strvs	r7, [r0, -r1, ror #18]
     ccc:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     cd0:	47657945 	strbmi	r7, [r5, -r5, asr #18]!
     cd4:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     cd8:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     cdc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     ce0:	61655272 	smcvs	21794	; 0x5522
     ce4:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     ce8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     cec:	4c626700 	stclmi	7, cr6, [r2], #-0
     cf0:	79454445 	stmdbvc	r5, {r0, r2, r6, sl, lr}^
     cf4:	67005265 	strvs	r5, [r0, -r5, ror #4]
     cf8:	61745362 	cmnvs	r4, r2, ror #6
     cfc:	64417472 	strbvs	r7, [r1], #-1138	; 0x472
     d00:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     d04:	65520073 	ldrbvs	r0, [r2, #-115]	; 0x73
     d08:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
     d0c:	6b636150 	blvs	18d9254 <__Stack_Size+0x18d8e54>
     d10:	77007465 	strvc	r7, [r0, -r5, ror #8]
     d14:	65786946 	ldrbvs	r6, [r8, #-2374]!	; 0x946
     d18:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     d1c:	62670061 	rsbvs	r0, r7, #97	; 0x61
     d20:	74614470 	strbtvc	r4, [r1], #-1136	; 0x470
     d24:	7a695361 	bvc	1a55ab0 <__Stack_Size+0x1a556b0>
     d28:	53550065 	cmppl	r5, #101	; 0x65
     d2c:	5f545241 	svcpl	0x00545241
     d30:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
     d34:	61746144 	cmnvs	r4, r4, asr #2
     d38:	70626700 	rsbvc	r6, r2, r0, lsl #14
     d3c:	30447854 	subcc	r7, r4, r4, asr r8
     d40:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     d44:	50007265 	andpl	r7, r0, r5, ror #4
     d48:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
     d4c:	66417373 			; <UNDEFINED> instruction: 0x66417373
     d50:	57726574 			; <UNDEFINED> instruction: 0x57726574
     d54:	69746972 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     d58:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     d5c:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     d60:	006d7750 	rsbeq	r7, sp, r0, asr r7
     d64:	454c6267 	strbmi	r6, [ip, #-615]	; 0x267
     d68:	61654844 	cmnvs	r5, r4, asr #16
     d6c:	67004264 	strvs	r4, [r0, -r4, ror #4]
     d70:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     d74:	64616548 	strbtvs	r6, [r1], #-1352	; 0x548
     d78:	62670047 	rsbvs	r0, r7, #71	; 0x47
     d7c:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     d80:	52646165 	rsbpl	r6, r4, #1073741849	; 0x40000019
     d84:	6f436200 	svcvs	0x00436200
     d88:	696c706d 	stmdbvs	ip!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     d8c:	65636e61 	strbvs	r6, [r3, #-3681]!	; 0xe61
     d90:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     d94:	69466200 	stmdbvs	r6, {r9, sp, lr}^
     d98:	44646578 	strbtmi	r6, [r4], #-1400	; 0x578
     d9c:	00617461 	rsbeq	r7, r1, r1, ror #8
     da0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     da4:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     da8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     dac:	62670066 	rsbvs	r0, r7, #102	; 0x66
     db0:	72615070 	rsbvc	r5, r1, #112	; 0x70
     db4:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
     db8:	67007265 	strvs	r7, [r0, -r5, ror #4]
     dbc:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     dc0:	75423144 	strbvc	r3, [r2, #-324]	; 0x144
     dc4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     dc8:	6d546200 	lfmvs	f6, 2, [r4, #-0]
     dcc:	6e654c70 	mcrvs	12, 3, r4, cr5, cr0, {3}
     dd0:	00687467 	rsbeq	r7, r8, r7, ror #8
     dd4:	41534944 	cmpmi	r3, r4, asr #18
     dd8:	00454c42 	subeq	r4, r5, r2, asr #24
     ddc:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     de0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     de4:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     de8:	50657469 	rsbpl	r7, r5, r9, ror #8
     dec:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     df0:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     df4:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
     df8:	74736e49 	ldrbtvc	r6, [r3], #-3657	; 0xe49
     dfc:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     e00:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     e04:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     e08:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     e0c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; c44 <__Stack_Size+0x844>
     e10:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     e14:	52620065 	rsbpl	r0, r2, #101	; 0x65
     e18:	72757465 	rsbsvc	r7, r5, #1694498816	; 0x65000000
     e1c:	5062006e 	rsbpl	r0, r2, lr, rrx
     e20:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     e24:	67007265 	strvs	r7, [r0, -r5, ror #4]
     e28:	44785462 	ldrbtmi	r5, [r8], #-1122	; 0x462
     e2c:	61725430 	cmnvs	r2, r0, lsr r4
     e30:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
     e34:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
     e38:	62670067 	rsbvs	r0, r7, #103	; 0x67
     e3c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     e40:	70757272 	rsbsvc	r7, r5, r2, ror r2
     e44:	65684374 	strbvs	r4, [r8, #-884]!	; 0x374
     e48:	72456b63 	subvc	r6, r5, #101376	; 0x18c00
     e4c:	00726f72 	rsbseq	r6, r2, r2, ror pc
     e50:	756f4362 	strbvc	r4, [pc, #-866]!	; af6 <__Stack_Size+0x6f6>
     e54:	7830746e 	ldmdavc	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     e58:	67006666 	strvs	r6, [r0, -r6, ror #12]
     e5c:	49785262 	ldmdbmi	r8!, {r1, r5, r6, r9, ip, lr}^
     e60:	62670044 	rsbvs	r0, r7, #68	; 0x44
     e64:	49785270 	ldmdbmi	r8!, {r4, r5, r6, r9, ip, lr}^
     e68:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     e6c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0x572
     e70:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e74:	67007265 	strvs	r7, [r0, -r5, ror #4]
     e78:	67655262 	strbvs	r5, [r5, -r2, ror #4]!
     e7c:	61726150 	cmnvs	r2, r0, asr r1
     e80:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     e84:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     e88:	00687467 	rsbeq	r7, r8, r7, ror #8
     e8c:	65684362 	strbvs	r4, [r8, #-866]!	; 0x362
     e90:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     e94:	4562006d 	strbmi	r0, [r2, #-109]!	; 0x6d
     e98:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
     e9c:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     ea0:	57620073 			; <UNDEFINED> instruction: 0x57620073
     ea4:	50746961 	rsbspl	r6, r4, r1, ror #18
     ea8:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
     eac:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     eb0:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     eb4:	62006874 	andvs	r6, r0, #116, 16	; 0x740000
     eb8:	706d6554 	rsbvc	r6, sp, r4, asr r5
     ebc:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     ec0:	66754278 			; <UNDEFINED> instruction: 0x66754278
     ec4:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     ec8:	50646165 	rsbpl	r6, r4, r5, ror #2
     ecc:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     ed0:	47007265 	strmi	r7, [r0, -r5, ror #4]
     ed4:	5f4f4950 	svcpl	0x004f4950
     ed8:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     edc:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     ee0:	61447475 	hvcvs	18245	; 0x4745
     ee4:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
     ee8:	62670074 	rsbvs	r0, r7, #116	; 0x74
     eec:	41676552 	cmnmi	r7, r2, asr r5
     ef0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     ef4:	65007373 	strvs	r7, [r0, #-883]	; 0x373
     ef8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     efc:	4c584465 	cfldrdmi	mvd4, [r8], {101}	; 0x65
     f00:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
     f04:	69647261 	stmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     f08:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     f0c:	65527062 	ldrbvs	r7, [r2, #-98]	; 0x62
     f10:	72615067 	rsbvc	r5, r1, #103	; 0x67
     f14:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
     f18:	67007265 	strvs	r7, [r0, -r5, ror #4]
     f1c:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     f20:	66754231 			; <UNDEFINED> instruction: 0x66754231
     f24:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     f28:	50646165 	rsbpl	r6, r4, r5, ror #2
     f2c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     f30:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     f34:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
     f38:	44497852 	strbmi	r7, [r9], #-2130	; 0x852
     f3c:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
     f40:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
     f44:	5f585200 	svcpl	0x00585200
     f48:	4b434150 	blmi	10d1490 <__Stack_Size+0x10d1090>
     f4c:	545f5445 	ldrbpl	r5, [pc], #-1093	; f54 <__Stack_Size+0xb54>
     f50:	4f454d49 	svcmi	0x00454d49
     f54:	62005455 	andvs	r5, r0, #1426063360	; 0x55000000
     f58:	76657250 			; <UNDEFINED> instruction: 0x76657250
     f5c:	57004449 	strpl	r4, [r0, -r9, asr #8]
     f60:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     f64:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
     f68:	546c6f72 	strbtpl	r6, [ip], #-3954	; 0xf72
     f6c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     f70:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
     f74:	65684365 	strbvs	r4, [r8, #-869]!	; 0x365
     f78:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     f7c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     f80:	67003074 	smlsdxvs	r0, r4, r0, r3
     f84:	6c784462 	cfldrdvs	mvd4, [r8], #-392	; 0xfffffe78
     f88:	00727750 	rsbseq	r7, r2, r0, asr r7
     f8c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     f90:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     f94:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f98:	67006769 	strvs	r6, [r0, -r9, ror #14]
     f9c:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     fa0:	75423044 	strbvc	r3, [r2, #-68]	; 0x44
     fa4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     fa8:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     fac:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     fb0:	732f5050 	teqvc	pc, #80	; 0x50
     fb4:	432f6372 	teqmi	pc, #-939524095	; 0xc8000001
     fb8:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     fbc:	4f435f4c 	svcmi	0x00435f4c
     fc0:	00632e4d 	rsbeq	r2, r3, sp, asr #28
     fc4:	54706267 	ldrbtpl	r6, [r0], #-615	; 0x267
     fc8:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
     fcc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     fd0:	4b420072 	blmi	10811a0 <__Stack_Size+0x1080da0>
     fd4:	72575f50 	subsvc	r5, r7, #80, 30	; 0x140
     fd8:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
     fdc:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
     fe0:	67655270 			; <UNDEFINED> instruction: 0x67655270
     fe4:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
     fe8:	62670072 	rsbvs	r0, r7, #114	; 0x72
     fec:	31447854 	cmpcc	r4, r4, asr r8
     ff0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     ff4:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
     ff8:	50657469 	rsbpl	r7, r5, r9, ror #8
     ffc:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    1000:	67007265 	strvs	r7, [r0, -r5, ror #4]
    1004:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
    1008:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    100c:	61655272 	smcvs	21794	; 0x5522
    1010:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    1014:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1018:	52626700 	rsbpl	r6, r2, #0, 14
    101c:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
    1020:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1024:	61655272 	smcvs	21794	; 0x5522
    1028:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    102c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1030:	61576200 	cmpvs	r7, r0, lsl #4
    1034:	654c7469 	strbvs	r7, [ip, #-1129]	; 0x469
    1038:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    103c:	52626700 	rsbpl	r6, r2, #0, 14
    1040:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
    1044:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1048:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
    104c:	6f506574 	svcvs	0x00506574
    1050:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1054:	4c620072 	stclmi	0, cr0, [r2], #-456	; 0xfffffe38
    1058:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    105c:	58520068 	ldmdapl	r2, {r3, r5, r6}^
    1060:	4341505f 	movtmi	r5, #4191	; 0x105f
    1064:	5f54454b 	svcpl	0x0054454b
    1068:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
    106c:	65720054 	ldrbvs	r0, [r2, #-84]!	; 0x54
    1070:	6c617674 	stclvs	6, cr7, [r1], #-464	; 0xfffffe30
    1074:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1078:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    107c:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1080:	75622f63 	strbvc	r2, [r2, #-3939]!	; 0xf63
    1084:	6e6f7474 	mcrvs	4, 3, r7, cr15, cr4, {3}
    1088:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
    108c:	5f4f4950 	svcpl	0x004f4950
    1090:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1094:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    1098:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    109c:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    10a0:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    10a4:	524f505f 	subpl	r5, pc, #95	; 0x5f
    10a8:	454c0054 	strbmi	r0, [ip, #-84]	; 0x54
    10ac:	47525f44 	ldrbmi	r5, [r2, -r4, asr #30]
    10b0:	65535f42 	ldrbvs	r5, [r3, #-3906]	; 0xf42
    10b4:	61745374 	cmnvs	r4, r4, ror r3
    10b8:	4c006574 	cfstr32mi	mvfx6, [r0], {116}	; 0x74
    10bc:	475f4445 	ldrbmi	r4, [pc, -r5, asr #8]
    10c0:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    10c4:	00657461 	rsbeq	r7, r5, r1, ror #8
    10c8:	5f44454c 	svcpl	0x0044454c
    10cc:	5f424752 	svcpl	0x00424752
    10d0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    10d4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    10d8:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    10dc:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    10e0:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    10e4:	656c2f63 	strbvs	r2, [ip, #-3939]!	; 0xf63
    10e8:	00632e64 	rsbeq	r2, r3, r4, ror #28
    10ec:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    10f0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    10f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10f8:	6f4d5f4f 	svcvs	0x004d5f4f
    10fc:	4f5f6564 	svcmi	0x005f6564
    1100:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
    1104:	52450050 	subpl	r0, r5, #80	; 0x50
    1108:	00524f52 	subseq	r4, r2, r2, asr pc
    110c:	5f434352 	svcpl	0x00434352
    1110:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1114:	6f434b4c 	svcvs	0x00434b4c
    1118:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    111c:	52515300 	subspl	r5, r1, #0, 6
    1120:	51530031 	cmppl	r3, r1, lsr r0
    1124:	53003252 	movwpl	r3, #594	; 0x252
    1128:	00335251 	eorseq	r5, r3, r1, asr r2
    112c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1130:	6d435f54 	stclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    1134:	43520064 	cmpmi	r2, #100	; 0x64
    1138:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xf43
    113c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1140:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1144:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    1148:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    114c:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1150:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1154:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1158:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    115c:	61637365 	cmnvs	r3, r5, ror #6
    1160:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1164:	5f4d4954 	svcpl	0x004d4954
    1168:	7453434f 	ldrbvc	r4, [r3], #-847	; 0x34f
    116c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1170:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1174:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1178:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    117c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    1180:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1184:	47006665 	strmi	r6, [r0, -r5, ror #12]
    1188:	5f4f4950 	svcpl	0x004f4950
    118c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1190:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1194:	50434f5f 	subpl	r4, r3, pc, asr pc
    1198:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    119c:	00797469 	rsbseq	r7, r9, r9, ror #8
    11a0:	4f495047 	svcmi	0x00495047
    11a4:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    11a8:	43444100 	movtmi	r4, #16640	; 0x4100
    11ac:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    11b0:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    11b4:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    11b8:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    11bc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    11c0:	50530073 	subspl	r0, r3, r3, ror r0
    11c4:	534e5f49 	movtpl	r5, #61257	; 0xef49
    11c8:	44410053 	strbmi	r0, [r1], #-83	; 0x53
    11cc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    11d0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    11d4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    11d8:	00657275 	rsbeq	r7, r5, r5, ror r2
    11dc:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
    11e0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    11e4:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
    11e8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    11ec:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    11f0:	53550074 	cmppl	r5, #116	; 0x74
    11f4:	5f545241 	svcpl	0x00545241
    11f8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    11fc:	41535500 	cmpmi	r3, r0, lsl #10
    1200:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1204:	61427465 	cmpvs	r2, r5, ror #8
    1208:	61726475 	cmnvs	r2, r5, ror r4
    120c:	45006574 	strmi	r6, [r0, #-1396]	; 0x574
    1210:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    1214:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1218:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    121c:	43524358 	cmpmi	r2, #88, 6	; 0x60000001
    1220:	50530052 	subspl	r0, r3, r2, asr r0
    1224:	52435f49 	subpl	r5, r3, #292	; 0x124
    1228:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 1124 <__Stack_Size+0xd24>
    122c:	6d6f6e79 	stclvs	14, cr6, [pc, #-484]!	; 1050 <__Stack_Size+0xc50>
    1230:	006c6169 	rsbeq	r6, ip, r9, ror #2
    1234:	5f434352 	svcpl	0x00434352
    1238:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    123c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1240:	53550067 	cmppl	r5, #103	; 0x67
    1244:	5f545241 	svcpl	0x00545241
    1248:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    124c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1250:	47006874 	smlsdxmi	r0, r4, r8, r6
    1254:	5f4f4950 	svcpl	0x004f4950
    1258:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
    125c:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1260:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1264:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    1268:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    126c:	6f74535f 	svcvs	0x0074535f
    1270:	74694270 	strbtvc	r4, [r9], #-624	; 0x270
    1274:	50530073 	subspl	r0, r3, r3, ror r0
    1278:	69465f49 	stmdbvs	r6, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    127c:	42747372 	rsbsmi	r7, r4, #-939524095	; 0xc8000001
    1280:	46007469 	strmi	r7, [r0], -r9, ror #8
    1284:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1288:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    128c:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1290:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1294:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    1298:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
    129c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
    12a0:	5f657461 	svcpl	0x00657461
    12a4:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    12a8:	54004545 	strpl	r4, [r0], #-1349	; 0x545
    12ac:	4f5f4d49 	svcmi	0x005f4d49
    12b0:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    12b4:	61745365 	cmnvs	r4, r5, ror #6
    12b8:	53006574 	movwpl	r6, #1396	; 0x574
    12bc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    12c0:	535f6b63 	cmppl	pc, #101376	; 0x18c00
    12c4:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    12c8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    12cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    12d0:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    12d4:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    12d8:	505f4343 	subspl	r4, pc, r3, asr #6
    12dc:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    12e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    12e4:	53006769 	movwpl	r6, #1897	; 0x769
    12e8:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    12ec:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    12f0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    12f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    12f8:	52434300 	subpl	r4, r3, #0, 6
    12fc:	61565f31 	cmpvs	r6, r1, lsr pc
    1300:	5047006c 	subpl	r0, r7, ip, rrx
    1304:	535f4f49 	cmppl	pc, #292	; 0x124
    1308:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
    130c:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
    1310:	4441007a 	strbmi	r0, [r1], #-122	; 0x7a
    1314:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1318:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    131c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1320:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    1324:	75505f4d 	ldrbvc	r5, [r0, #-3917]	; 0xf4d
    1328:	0065736c 	rsbeq	r7, r5, ip, ror #6
    132c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1330:	61425f54 	cmpvs	r2, r4, asr pc
    1334:	61526475 	cmpvs	r2, r5, ror r4
    1338:	54006574 	strpl	r6, [r0], #-1396	; 0x574
    133c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1340:	6b636f6c 	blvs	18dd0f8 <__Stack_Size+0x18dccf8>
    1344:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    1348:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    134c:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1350:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1354:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1358:	79732f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
    135c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1360:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    1364:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1368:	5f495053 	svcpl	0x00495053
    136c:	65726944 	ldrbvs	r6, [r2, #-2372]!	; 0x944
    1370:	6f697463 	svcvs	0x00697463
    1374:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1378:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 433 <__Stack_Size+0x33>
    137c:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1384:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1388:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    138c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    1390:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1394:	41006665 	tstmi	r0, r5, ror #12
    1398:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    139c:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    13a0:	5f4f4950 	svcpl	0x004f4950
    13a4:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    13a8:	30315f64 	eorscc	r5, r1, r4, ror #30
    13ac:	007a484d 	rsbseq	r4, sl, sp, asr #16
    13b0:	7a7a7542 	bvc	1e9e8c0 <__Stack_Size+0x1e9e4c0>
    13b4:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    13b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    13bc:	61727567 	cmnvs	r2, r7, ror #10
    13c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    13c4:	43444100 	movtmi	r4, #16640	; 0x4100
    13c8:	6163535f 	cmnvs	r3, pc, asr r3
    13cc:	6e6f436e 	cdpvs	3, 6, cr4, cr15, cr14, {3}
    13d0:	646f4d76 	strbtvs	r4, [pc], #-3446	; 13d8 <__Stack_Size+0xfd8>
    13d4:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    13d8:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    13dc:	41007469 	tstmi	r0, r9, ror #8
    13e0:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    13e4:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    13e8:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    13ec:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    13f0:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    13f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13f8:	5f525750 	svcpl	0x00525750
    13fc:	6b636142 	blvs	18d990c <__Stack_Size+0x18d950c>
    1400:	63417075 	movtvs	r7, #4213	; 0x1075
    1404:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1408:	00646d43 	rsbeq	r6, r4, r3, asr #26
    140c:	4f495047 	svcmi	0x00495047
    1410:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1418 <__Stack_Size+0x1018>
    1414:	50495f65 	subpl	r5, r9, r5, ror #30
    1418:	50470044 	subpl	r0, r7, r4, asr #32
    141c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 1300 <__Stack_Size+0xf00>
    1420:	5f65646f 	svcpl	0x0065646f
    1424:	00555049 	subseq	r5, r5, r9, asr #32
    1428:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    142c:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
    1430:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1434:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1438:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    143c:	6f4d5f4f 	svcvs	0x004d5f4f
    1440:	4f5f6564 	svcmi	0x005f6564
    1444:	4f5f7475 	svcmi	0x005f7475
    1448:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    144c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1450:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1454:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1458:	646d436c 	strbtvs	r4, [sp], #-876	; 0x36c
    145c:	414c4600 	cmpmi	ip, r0, lsl #12
    1460:	555f4853 	ldrbpl	r4, [pc, #-2131]	; c15 <__Stack_Size+0x815>
    1464:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1468:	5854006b 	ldmdapl	r4, {r0, r1, r3, r5, r6}^
    146c:	52435243 	subpl	r5, r3, #805306372	; 0x30000004
    1470:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1474:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    1478:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    147c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1480:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    1484:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1488:	7065525f 	rsbvc	r5, r5, pc, asr r2
    148c:	74697465 	strbtvc	r7, [r9], #-1125	; 0x465
    1490:	436e6f69 	cmnmi	lr, #420	; 0x1a4
    1494:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1498:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    149c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    14a0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    14a4:	70795474 	rsbsvc	r5, r9, r4, ror r4
    14a8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    14ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    14b0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    14b4:	616c6f50 	cmnvs	ip, r0, asr pc
    14b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    14bc:	41535500 	cmpmi	r3, r0, lsl #10
    14c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    14c4:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    14c8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    14cc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    14d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    14d4:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    14d8:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    14dc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    14e0:	61420074 	hvcvs	8196	; 0x2004
    14e4:	61726475 	cmnvs	r2, r5, ror r4
    14e8:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
    14ec:	55530043 	ldrbpl	r0, [r3, #-67]	; 0x43
    14f0:	53454343 	movtpl	r4, #21315	; 0x5343
    14f4:	44410053 	strbmi	r0, [r1], #-83	; 0x53
    14f8:	6f435f43 	svcvs	0x00435f43
    14fc:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
    1500:	73756f75 	cmnvc	r5, #468	; 0x1d4
    1504:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1508:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    150c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1510:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1514:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1518:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    151c:	00657275 	rsbeq	r7, r5, r5, ror r2
    1520:	5f495053 	svcpl	0x00495053
    1524:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1528:	5f434352 	svcpl	0x00434352
    152c:	31425041 	cmpcc	r2, r1, asr #32
    1530:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1534:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1538:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    153c:	4100646d 	tstmi	r0, sp, ror #8
    1540:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
    1544:	664f7262 	strbvs	r7, [pc], -r2, ror #4
    1548:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    154c:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1550:	4349564e 	movtmi	r5, #38478	; 0x964e
    1554:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1558:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    155c:	6154726f 	cmpvs	r4, pc, ror #4
    1560:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1564:	5f495053 	svcpl	0x00495053
    1568:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    156c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1570:	756f435f 	strbvc	r4, [pc, #-863]!	; 1219 <__Stack_Size+0xe19>
    1574:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1578:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    157c:	41535500 	cmpmi	r3, r0, lsl #10
    1580:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 1440 <__Stack_Size+0x1040>
    1584:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1588:	6f727947 	svcvs	0x00727947
    158c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1590:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1594:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1598:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
    159c:	5f4f4950 	svcpl	0x004f4950
    15a0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    15a4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    15a8:	41007469 	tstmi	r0, r9, ror #8
    15ac:	525f4344 	subspl	r4, pc, #68, 6	; 0x10000001
    15b0:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    15b4:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    15b8:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    15bc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    15c0:	33524343 	cmpcc	r2, #201326593	; 0xc000001
    15c4:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
    15c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    15cc:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    15d0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    15d4:	43444100 	movtmi	r4, #16640	; 0x4100
    15d8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    15dc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    15e0:	41535500 	cmpmi	r3, r0, lsl #10
    15e4:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    15e8:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
    15ec:	46657261 	strbtmi	r7, [r5], -r1, ror #4
    15f0:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
    15f4:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    15f8:	41006c6f 	tstmi	r0, pc, ror #24
    15fc:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    1600:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1604:	61727567 	cmnvs	r2, r7, ror #10
    1608:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    160c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1610:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1614:	79530041 	ldmdbvc	r3, {r0, r6}^
    1618:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    161c:	6f435f6b 	svcvs	0x00435f6b
    1620:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1624:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1628:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    162c:	5f434352 	svcpl	0x00434352
    1630:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1634:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1638:	6f697461 	svcvs	0x00697461
    163c:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1640:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1644:	6c64494e 	stclvs	9, cr4, [r4], #-312	; 0xfffffec8
    1648:	61745365 	cmnvs	r4, r5, ror #6
    164c:	41006574 	tstmi	r0, r4, ror r5
    1650:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    1654:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    1658:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    165c:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    1660:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1664:	5f434352 	svcpl	0x00434352
    1668:	43455348 	movtmi	r5, #21320	; 0x5348
    166c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1670:	44410067 	strbmi	r0, [r1], #-103	; 0x67
    1674:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    1678:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    167c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1680:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1684:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1688:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    168c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1690:	00657275 	rsbeq	r7, r5, r5, ror r2
    1694:	5251534a 	subspl	r5, r1, #671088641	; 0x28000001
    1698:	43435200 	movtmi	r5, #12800	; 0x3200
    169c:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
    16a0:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    16a4:	00676966 	rsbeq	r6, r7, r6, ror #18
    16a8:	5f495053 	svcpl	0x00495053
    16ac:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
    16b0:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
    16b4:	73657250 	cmnvc	r5, #80, 4
    16b8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    16bc:	564e0072 			; <UNDEFINED> instruction: 0x564e0072
    16c0:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    16c4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    16c8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    16cc:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    16d0:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
    16d4:	646f6972 	strbtvs	r6, [pc], #-2418	; 16dc <__Stack_Size+0x12dc>
    16d8:	43444100 	movtmi	r4, #16640	; 0x4100
    16dc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    16e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16e4:	43520067 	cmpmi	r2, #103	; 0x67
    16e8:	43505f43 	cmpmi	r0, #268	; 0x10c
    16ec:	43314b4c 	teqmi	r1, #76, 22	; 0x13000
    16f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16f4:	564e0067 	strbpl	r0, [lr], -r7, rrx
    16f8:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    16fc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1700:	45535f5f 	ldrbmi	r5, [r3, #-3935]	; 0xf5f
    1704:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    1708:	4b53414d 	blmi	14d1c44 <__Stack_Size+0x14d1844>
    170c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1710:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1714:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1718:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    171c:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
    1720:	5f4f4950 	svcpl	0x004f4950
    1724:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1728:	5f46415f 	svcpl	0x0046415f
    172c:	5400444f 	strpl	r4, [r0], #-1103	; 0x44f
    1730:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    1734:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1738:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    173c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1740:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    1744:	3152504d 	cmpcc	r2, sp, asr #32
    1748:	504d5300 	subpl	r5, sp, r0, lsl #6
    174c:	49003252 	stmdbmi	r0, {r1, r4, r6, r9, ip, sp}
    1750:	52505332 	subspl	r5, r0, #-939524096	; 0xc8000000
    1754:	43444100 	movtmi	r4, #16640	; 0x4100
    1758:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1760 <__Stack_Size+0x1360>
    175c:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1760:	5f485341 	svcpl	0x00485341
    1764:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    1768:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    176c:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    1770:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
    1774:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    1778:	5348726f 	movtpl	r7, #33391	; 0x826f
    177c:	61745345 	cmnvs	r4, r5, asr #6
    1780:	70557472 	subsvc	r7, r5, r2, ror r4
    1784:	73795300 	cmnvc	r9, #0, 6
    1788:	6b636954 	blvs	18dbce0 <__Stack_Size+0x18db8e0>
    178c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1790:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1794:	43520067 	cmpmi	r2, #103	; 0x67
    1798:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    179c:	616c4674 	smcvs	50276	; 0xc464
    17a0:	61745367 	cmnvs	r4, r7, ror #6
    17a4:	00737574 	rsbseq	r7, r3, r4, ror r5
    17a8:	4f495047 	svcmi	0x00495047
    17ac:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    17b0:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    17b4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    17b8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    17bc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    17c0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    17c4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    17c8:	6f4d5f4f 	svcvs	0x004d5f4f
    17cc:	415f6564 	cmpmi	pc, r4, ror #10
    17d0:	4a004e49 	bmi	150fc <__Stack_Size+0x14cfc>
    17d4:	00315244 	eorseq	r5, r1, r4, asr #4
    17d8:	3252444a 	subscc	r4, r2, #1241513984	; 0x4a000000
    17dc:	52444a00 	subpl	r4, r4, #0, 20
    17e0:	444a0033 	strbmi	r0, [sl], #-51	; 0x33
    17e4:	47003452 	smlsdmi	r0, r2, r4, r3
    17e8:	5f4f4950 	svcpl	0x004f4950
    17ec:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    17f0:	5f46415f 	svcpl	0x0046415f
    17f4:	47005050 	smlsdmi	r0, r0, r0, r5
    17f8:	5f4f4950 	svcpl	0x004f4950
    17fc:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    1800:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    1804:	61445f43 	cmpvs	r4, r3, asr #30
    1808:	6c416174 	stfvse	f6, [r1], {116}	; 0x74
    180c:	006e6769 	rsbeq	r6, lr, r9, ror #14
    1810:	5f4d4954 	svcpl	0x004d4954
    1814:	6f435449 	svcvs	0x00435449
    1818:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    181c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1820:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    1824:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    1828:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    182c:	00737475 	rsbseq	r7, r3, r5, ror r4
    1830:	4f495047 	svcmi	0x00495047
    1834:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1838:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    183c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1840:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1844:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1848:	70795474 	rsbsvc	r5, r9, r4, ror r4
    184c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1850:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1854:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    1858:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    185c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1860:	43520065 	cmpmi	r2, #101	; 0x65
    1864:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1868:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
    186c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1870:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1874:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1878:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    187c:	6142656d 	cmpvs	r2, sp, ror #10
    1880:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
    1884:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1888:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    188c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1890:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1894:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    1898:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    189c:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    18a0:	43006572 	movwmi	r6, #1394	; 0x572
    18a4:	52504352 	subspl	r4, r0, #1207959553	; 0x48000001
    18a8:	52434300 	subpl	r4, r3, #0, 6
    18ac:	61565f32 	cmpvs	r6, r2, lsr pc
    18b0:	5047006c 	subpl	r0, r7, ip, rrx
    18b4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    18b8:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    18bc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    18c0:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    18c4:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 18cc <__Stack_Size+0x14cc>
    18c8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    18cc:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    18d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    18d4:	73655274 	cmnvc	r5, #116, 4	; 0x40000007
    18d8:	61437465 	cmpvs	r3, r5, ror #8
    18dc:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    18e0:	6f697461 	svcvs	0x00697461
    18e4:	6174536e 	cmnvs	r4, lr, ror #6
    18e8:	00737574 	rsbseq	r7, r3, r4, ror r5
    18ec:	4f495047 	svcmi	0x00495047
    18f0:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    18f4:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 1497 <__Stack_Size+0x1097>
    18f8:	7a484d30 	bvc	1214dc0 <__Stack_Size+0x12149c0>
    18fc:	41535500 	cmpmi	r3, r0, lsl #10
    1900:	445f5452 	ldrbmi	r5, [pc], #-1106	; 1908 <__Stack_Size+0x1508>
    1904:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1908:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    190c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1910:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1914:	61727567 	cmnvs	r2, r7, ror #10
    1918:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    191c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1920:	6f435f4f 	svcvs	0x00435f4f
    1924:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1928:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    192c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1930:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
    1934:	00524746 	subseq	r4, r2, r6, asr #14
    1938:	5f495053 	svcpl	0x00495053
    193c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1940:	00666544 	rsbeq	r6, r6, r4, asr #10
    1944:	4349564e 	movtmi	r5, #38478	; 0x964e
    1948:	5152495f 	cmppl	r2, pc, asr r9
    194c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1950:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
    1954:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    1958:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    195c:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
    1960:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1964:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
    1968:	00797469 	rsbseq	r7, r9, r9, ror #8
    196c:	5f434352 	svcpl	0x00434352
    1970:	32425041 	subcc	r5, r2, #65	; 0x41
    1974:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1978:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    197c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1980:	4100646d 	tstmi	r0, sp, ror #8
    1984:	455f4344 	ldrbmi	r4, [pc, #-836]	; 1648 <__Stack_Size+0x1248>
    1988:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    198c:	546c616e 	strbtpl	r6, [ip], #-366	; 0x16e
    1990:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
    1994:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    1998:	5f434352 	svcpl	0x00434352
    199c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    19a0:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    19a4:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 19ac <__Stack_Size+0x15ac>
    19a8:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    19ac:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    19b0:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    19b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    19b8:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
    19bc:	5f434956 	svcpl	0x00434956
    19c0:	6f697250 	svcvs	0x00697250
    19c4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    19c8:	756f7247 	strbvc	r7, [pc, #-583]!	; 1789 <__Stack_Size+0x1389>
    19cc:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    19d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    19d4:	5f434341 	svcpl	0x00434341
    19d8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19dc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    19e0:	6f697461 	svcvs	0x00697461
    19e4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    19e8:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
    19ec:	4f4a0064 	svcmi	0x004a0064
    19f0:	00315246 	eorseq	r5, r1, r6, asr #4
    19f4:	52464f4a 	subpl	r4, r6, #296	; 0x128
    19f8:	4f4a0032 	svcmi	0x004a0032
    19fc:	00335246 	eorseq	r5, r3, r6, asr #4
    1a00:	52464f4a 	subpl	r4, r6, #296	; 0x128
    1a04:	564e0034 			; <UNDEFINED> instruction: 0x564e0034
    1a08:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1a0c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1a10:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1a14:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
    1a18:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
    1a1c:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1a20:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1a24:	00797469 	rsbseq	r7, r9, r9, ror #8
    1a28:	5f495053 	svcpl	0x00495053
    1a2c:	61746144 	cmnvs	r4, r4, asr #2
    1a30:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    1a34:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1a38:	6f4d5f4f 	svcvs	0x004d5f4f
    1a3c:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1a40:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
    1a44:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
    1a48:	5400474e 	strpl	r4, [r0], #-1870	; 0x74e
    1a4c:	505f4d49 	subspl	r4, pc, r9, asr #26
    1a50:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1a54:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1a58:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a5c:	5f006769 	svcpl	0x00006769
    1a60:	5345525f 	movtpl	r5, #21087	; 0x525f
    1a64:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1a68:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1a6c:	5053004b 	subspl	r0, r3, fp, asr #32
    1a70:	50435f49 	subpl	r5, r3, r9, asr #30
    1a74:	48004c4f 	stmdami	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    1a78:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    1a7c:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    1a80:	61745370 	cmnvs	r4, r0, ror r3
    1a84:	00737574 	rsbseq	r7, r3, r4, ror r5
    1a88:	5f434441 	svcpl	0x00434441
    1a8c:	75676552 	strbvc	r6, [r7, #-1362]!	; 0x552
    1a90:	4372616c 	cmnmi	r2, #108, 2
    1a94:	6e6e6168 	powvsez	f6, f6, #0.0
    1a98:	6f436c65 	svcvs	0x00436c65
    1a9c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1aa0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1aa4:	00796c64 	rsbseq	r6, r9, r4, ror #24
    1aa8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    1aac:	5f6b6369 	svcpl	0x006b6369
    1ab0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1ab4:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
    1ab8:	4500646d 	strmi	r6, [r0, #-1133]	; 0x46d
    1abc:	4f525045 	svcmi	0x00525045
    1ac0:	72575f4d 	subsvc	r5, r7, #308	; 0x134
    1ac4:	00657469 	rsbeq	r7, r5, r9, ror #8
    1ac8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1acc:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    1ad0:	5f524f52 	svcpl	0x00524f52
    1ad4:	00505257 	subseq	r5, r0, r7, asr r2
    1ad8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1adc:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1ae0:	50657361 	rsbpl	r7, r5, r1, ror #6
    1ae4:	00656761 	rsbeq	r6, r5, r1, ror #14
    1ae8:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1aec:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
    1af0:	616c6544 	cmnvs	ip, r4, asr #10
    1af4:	75440079 	strbvc	r0, [r4, #-121]	; 0x79
    1af8:	00796d6d 	rsbseq	r6, r9, sp, ror #26
    1afc:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1b00:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1b04:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1b08:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1b0c:	5f6d6574 	svcpl	0x006d6574
    1b10:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1b14:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    1b18:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    1b1c:	53746573 	cmnpl	r4, #482344960	; 0x1cc00000
    1b20:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1b24:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1b28:	5f485341 	svcpl	0x00485341
    1b2c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1b30:	45007375 	strmi	r7, [r0, #-885]	; 0x375
    1b34:	4f525045 	svcmi	0x00525045
    1b38:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
    1b3c:	46006461 	strmi	r6, [r0], -r1, ror #8
    1b40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b44:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1b48:	505f524f 	subspl	r5, pc, pc, asr #4
    1b4c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1b50:	5f485341 	svcpl	0x00485341
    1b54:	6b636f4c 	blvs	18dd88c <__Stack_Size+0x18dd48c>
    1b58:	56626700 	strbtpl	r6, [r2], -r0, lsl #14
    1b5c:	61746c6f 	cmnvs	r4, pc, ror #24
    1b60:	61546567 	cmpvs	r4, r7, ror #10
    1b64:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1b68:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b6c:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    1b70:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1b74:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1b78:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b7c:	4f435f48 	svcmi	0x00435f48
    1b80:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
    1b84:	46004554 			; <UNDEFINED> instruction: 0x46004554
    1b88:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b8c:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
    1b90:	4c460059 	mcrrmi	0, 5, r0, r6, cr9
    1b94:	5f485341 	svcpl	0x00485341
    1b98:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
    1b9c:	0054554f 	subseq	r5, r4, pc, asr #10
    1ba0:	5f434352 	svcpl	0x00434352
    1ba4:	61656c43 	cmnvs	r5, r3, asr #24
    1ba8:	616c4672 	smcvs	50274	; 0xc462
    1bac:	45450067 	strbmi	r0, [r5, #-103]	; 0x67
    1bb0:	4d4f5250 	sfmmi	f5, 2, [pc, #-320]	; 1a78 <__Stack_Size+0x1678>
    1bb4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    1bb8:	75007261 	strvc	r7, [r0, #-609]	; 0x261
    1bbc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1bc0:	414c4600 	cmpmi	ip, r0, lsl #12
    1bc4:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1bc8:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1bcc:	61486d61 	cmpvs	r8, r1, ror #26
    1bd0:	6f57666c 	svcvs	0x0057666c
    1bd4:	6e006472 	mcrvs	4, 0, r6, cr0, cr2, {3}
    1bd8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1bdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1be0:	74534853 	ldrbvc	r4, [r3], #-2131	; 0x853
    1be4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1be8:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1bec:	00434441 	subeq	r4, r3, r1, asr #8
    1bf0:	5f434441 	svcpl	0x00434441
    1bf4:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    1bf8:	43444100 	movtmi	r4, #16640	; 0x4100
    1bfc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c00:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1c04:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1c08:	61566e6f 	cmpvs	r6, pc, ror #28
    1c0c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1c10:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1c14:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1c18:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1c1c:	6364612f 	cmnvs	r4, #-1073741813	; 0xc000000b
    1c20:	4100632e 	tstmi	r0, lr, lsr #6
    1c24:	565f4344 	ldrbpl	r4, [pc], -r4, asr #6
    1c28:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    1c2c:	43444100 	movtmi	r4, #16640	; 0x4100
    1c30:	6168435f 	cmnvs	r8, pc, asr r3
    1c34:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c38:	43444100 	movtmi	r4, #16640	; 0x4100
    1c3c:	6168435f 	cmnvs	r8, pc, asr r3
    1c40:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c44:	646e495f 	strbtvs	r4, [lr], #-2399	; 0x95f
    1c48:	43007865 	movwmi	r7, #2149	; 0x865
    1c4c:	3033374d 	eorscc	r3, r3, sp, asr #14
    1c50:	2f57485f 	svccs	0x0057485f
    1c54:	2f637273 	svccs	0x00637273
    1c58:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    1c5c:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1c60:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    1c64:	5f545241 	svcpl	0x00545241
    1c68:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    1c6c:	525f4545 	subspl	r4, pc, #289406976	; 0x11400000
    1c70:	50646165 	rsbpl	r6, r4, r5, ror #2
    1c74:	67007274 	smlsdxvs	r0, r4, r2, r7
    1c78:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
    1c7c:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
    1c80:	69647261 	stmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    1c84:	6700676e 	strvs	r6, [r0, -lr, ror #14]
    1c88:	53557077 	cmppl	r5, #119	; 0x77
    1c8c:	5f545241 	svcpl	0x00545241
    1c90:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    1c94:	425f4545 	subsmi	r4, pc, #289406976	; 0x11400000
    1c98:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1c9c:	53550072 	cmppl	r5, #114	; 0x72
    1ca0:	5f545241 	svcpl	0x00545241
    1ca4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1ca8:	61745354 	cmnvs	r4, r4, asr r3
    1cac:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb0:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    1cb4:	5f545241 	svcpl	0x00545241
    1cb8:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    1cbc:	575f4545 	ldrbpl	r4, [pc, -r5, asr #10]
    1cc0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1cc4:	00727450 	rsbseq	r7, r2, r0, asr r4
    1cc8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ccc:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
    1cd0:	616c4674 	smcvs	50276	; 0xc464
    1cd4:	61745367 	cmnvs	r4, r7, ror #6
    1cd8:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cdc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ce0:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    1ce4:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    1ce8:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
    1cec:	65520061 	ldrbvs	r0, [r2, #-97]	; 0x61
    1cf0:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    1cf4:	61446465 	cmpvs	r4, r5, ror #8
    1cf8:	67006174 	smlsdxvs	r0, r4, r1, r6
    1cfc:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
    1d00:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1d04:	61746144 	cmnvs	r4, r4, asr #2
    1d08:	67696800 	strbvs	r6, [r9, -r0, lsl #16]!
    1d0c:	73003168 	movwvc	r3, #360	; 0x168
    1d10:	5f326c6f 	svcpl	0x00326c6f
    1d14:	73754d00 	cmnvc	r5, #0, 26
    1d18:	545f6369 	ldrbpl	r6, [pc], #-873	; 1d20 <__Stack_Size+0x1920>
    1d1c:	6f706d65 	svcvs	0x00706d65
    1d20:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1d24:	656e6961 	strbvs	r6, [lr, #-2401]!	; 0x961
    1d28:	69680072 	stmdbvs	r8!, {r1, r4, r5, r6}^
    1d2c:	00326867 	eorseq	r6, r2, r7, ror #16
    1d30:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1d34:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    1d38:	4d00656c 	cfstr32mi	mvfx6, [r0, #-432]	; 0xfffffe50
    1d3c:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1d40:	73754d5f 	cmnvc	r5, #6080	; 0x17c0
    1d44:	6e496369 	cdpvs	3, 4, cr6, cr9, cr9, {3}
    1d48:	00786564 	rsbseq	r6, r8, r4, ror #10
    1d4c:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    1d50:	754d0078 	strbvc	r0, [sp, #-120]	; 0x78
    1d54:	5f636973 	svcpl	0x00636973
    1d58:	65766157 	ldrbvs	r6, [r6, #-343]!	; 0x157
    1d5c:	70657453 	rsbvc	r7, r5, r3, asr r4
    1d60:	31616600 	cmncc	r1, r0, lsl #12
    1d64:	754d005f 	strbvc	r0, [sp, #-95]	; 0x5f
    1d68:	5f636973 	svcpl	0x00636973
    1d6c:	65766157 	ldrbvs	r6, [r6, #-343]!	; 0x157
    1d70:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1d74:	726f4400 	rsbvc	r4, pc, #0, 8
    1d78:	5f696d65 	svcpl	0x00696d65
    1d7c:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    1d80:	72657000 	rsbvc	r7, r5, #0
    1d84:	55646f69 	strbpl	r6, [r4, #-3945]!	; 0xf69
    1d88:	656c0073 	strbvs	r0, [ip, #-115]!	; 0x73
    1d8c:	67005f31 	smladxvs	r0, r1, pc, r5	; <UNPREDICTABLE>
    1d90:	7a754262 	bvc	1d52720 <__Stack_Size+0x1d52320>
    1d94:	5072657a 	rsbspl	r6, r2, sl, ror r5
    1d98:	4c79616c 	ldfmie	f6, [r9], #-432	; 0xfffffe50
    1d9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1da0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    1da4:	69547961 	ldmdbvs	r4, {r0, r5, r6, r8, fp, ip, sp, lr}^
    1da8:	6600656d 	strvs	r6, [r0], -sp, ror #10
    1dac:	005f3261 	subseq	r3, pc, r1, ror #4
    1db0:	5f32656c 	svcpl	0x0032656c
    1db4:	73756d00 	cmnvc	r5, #0, 26
    1db8:	6e496369 	cdpvs	3, 4, cr6, cr9, cr9, {3}
    1dbc:	00786564 	rsbseq	r6, r8, r4, ror #10
    1dc0:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1dc4:	65545f63 	ldrbvs	r5, [r4, #-3939]	; 0xf63
    1dc8:	436f706d 	cmnmi	pc, #109	; 0x6d
    1dcc:	4d00746e 	cfstrsmi	mvf7, [r0, #-440]	; 0xfffffe48
    1dd0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1dd4:	7661575f 			; <UNDEFINED> instruction: 0x7661575f
    1dd8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    1ddc:	00726566 	rsbseq	r6, r2, r6, ror #10
    1de0:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1de4:	75435f63 	strbvc	r5, [r3, #-3939]	; 0xf63
    1de8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1dec:	63615074 	cmnvs	r1, #116	; 0x74
    1df0:	0074656b 	rsbseq	r6, r4, fp, ror #10
    1df4:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1df8:	74535f63 	ldrbvc	r5, [r3], #-3939	; 0xf63
    1dfc:	44747261 	ldrbtmi	r7, [r4], #-609	; 0x261
    1e00:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1e04:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1e08:	616c5000 	cmnvs	ip, r0
    1e0c:	726f4479 	rsbvc	r4, pc, #2030043136	; 0x79000000
    1e10:	00696d65 	rsbeq	r6, r9, r5, ror #26
    1e14:	65726f44 	ldrbvs	r6, [r2, #-3908]!	; 0xf44
    1e18:	545f696d 	ldrbpl	r6, [pc], #-2413	; 1e20 <__Stack_Size+0x1a20>
    1e1c:	6f436d69 	svcvs	0x00436d69
    1e20:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1e24:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1e28:	75435f63 	strbvc	r5, [r3, #-3939]	; 0xf63
    1e2c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1e30:	756f5374 	strbvc	r5, [pc, #-884]!	; 1ac4 <__Stack_Size+0x16c4>
    1e34:	5300646e 	movwpl	r6, #1134	; 0x46e
    1e38:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e3c:	53003031 	movwpl	r3, #49	; 0x31
    1e40:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e44:	53003131 	movwpl	r3, #305	; 0x131
    1e48:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e4c:	53003231 	movwpl	r3, #561	; 0x231
    1e50:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e54:	53003331 	movwpl	r3, #817	; 0x331
    1e58:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e5c:	67003531 	smladxvs	r0, r1, r5, r3
    1e60:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
    1e64:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1e68:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    1e6c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1e70:	6c006874 	stcvs	8, cr6, [r0], {116}	; 0x74
    1e74:	005f3061 	subseq	r3, pc, r1, rrx
    1e78:	5f316f64 	svcpl	0x00316f64
    1e7c:	73754d00 	cmnvc	r5, #0, 26
    1e80:	435f6369 	cmpmi	pc, #-1543503871	; 0xa4000001
    1e84:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1e88:	654c746e 	strbvs	r7, [ip, #-1134]	; 0x46e
    1e8c:	754d006e 	strbvc	r0, [sp, #-110]	; 0x6e
    1e90:	5f636973 	svcpl	0x00636973
    1e94:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1e98:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1e9c:	6f530078 	svcvs	0x00530078
    1ea0:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1ea4:	6f530030 	svcvs	0x00530030
    1ea8:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1eac:	6f530031 	svcvs	0x00530031
    1eb0:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1eb4:	6f530032 	svcvs	0x00530032
    1eb8:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1ebc:	6f530033 	svcvs	0x00530033
    1ec0:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1ec4:	6f530034 	svcvs	0x00530034
    1ec8:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1ecc:	616c0035 	cmnvs	ip, r5, lsr r0
    1ed0:	64005f31 	strvs	r5, [r0], #-3889	; 0xf31
    1ed4:	005f326f 	subseq	r3, pc, pc, ror #4
    1ed8:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1edc:	6c505f63 	mrrcvs	15, 6, r5, r0, cr3
    1ee0:	53007961 	movwpl	r7, #2401	; 0x961
    1ee4:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1ee8:	53003033 	movwpl	r3, #51	; 0x33
    1eec:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1ef0:	67003133 	smladxvs	r0, r3, r1, r3
    1ef4:	7a754262 	bvc	1d52884 <__Stack_Size+0x1d52484>
    1ef8:	4472657a 	ldrbtmi	r6, [r2], #-1402	; 0x57a
    1efc:	00617461 	rsbeq	r7, r1, r1, ror #8
    1f00:	30776f6c 	rsbscc	r6, r7, ip, ror #30
    1f04:	776f6c00 	strbvc	r6, [pc, -r0, lsl #24]!
    1f08:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    1f0c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    1f10:	74754174 	ldrbtvc	r4, [r5], #-372	; 0x174
    1f14:	6c65726f 	sfmvs	f7, 2, [r5], #-444	; 0xfffffe44
    1f18:	0064616f 	rsbeq	r6, r4, pc, ror #2
    1f1c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f20:	53003064 	movwpl	r3, #100	; 0x64
    1f24:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f28:	6f530031 	svcvs	0x00530031
    1f2c:	32646e75 	rsbcc	r6, r4, #1872	; 0x750
    1f30:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c38 <__Stack_Size+0x1838>
    1f34:	0033646e 	eorseq	r6, r3, lr, ror #8
    1f38:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f3c:	53003464 	movwpl	r3, #1124	; 0x464
    1f40:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f44:	6f530035 	svcvs	0x00530035
    1f48:	36646e75 			; <UNDEFINED> instruction: 0x36646e75
    1f4c:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c54 <__Stack_Size+0x1854>
    1f50:	0037646e 	eorseq	r6, r7, lr, ror #8
    1f54:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f58:	53003864 	movwpl	r3, #2148	; 0x864
    1f5c:	75427465 	strbvc	r7, [r2, #-1125]	; 0x465
    1f60:	72657a7a 	rsbvc	r7, r5, #499712	; 0x7a000
    1f64:	616c5000 	cmnvs	ip, r0
    1f68:	73754d79 	cmnvc	r5, #7744	; 0x1e40
    1f6c:	4d006369 	stcmi	3, cr6, [r0, #-420]	; 0xfffffe5c
    1f70:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1f74:	754d0030 	strbvc	r0, [sp, #-48]	; 0x30
    1f78:	31636973 	smccc	13971	; 0x3693
    1f7c:	73754d00 	cmnvc	r5, #0, 26
    1f80:	00366369 	eorseq	r6, r6, r9, ror #6
    1f84:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1f88:	44003763 	strmi	r3, [r0], #-1891	; 0x763
    1f8c:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1f90:	62615469 	rsbvs	r5, r1, #1761607680	; 0x69000000
    1f94:	5300656c 	movwpl	r6, #1388	; 0x56c
    1f98:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f9c:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    1fa0:	6f440065 	svcvs	0x00440065
    1fa4:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1fa8:	646e495f 	strbtvs	r4, [lr], #-2399	; 0x95f
    1fac:	73007865 	movwvc	r7, #2149	; 0x865
    1fb0:	5f316c6f 	svcpl	0x00316c6f
    1fb4:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1fb8:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1fbc:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1fc0:	6f732f63 	svcvs	0x00732f63
    1fc4:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
    1fc8:	6f730063 	svcvs	0x00730063
    1fcc:	7300316c 	movwvc	r3, #364	; 0x16c
    1fd0:	00326c6f 	eorseq	r6, r2, pc, ror #24
    1fd4:	5f495053 	svcpl	0x00495053
    1fd8:	5f533249 	svcpl	0x00533249
    1fdc:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    1fe0:	61746144 	cmnvs	r4, r4, asr #2
    1fe4:	72794700 	rsbsvc	r4, r9, #0, 14
    1fe8:	5f5a5f6f 	svcpl	0x005a5f6f
    1fec:	00776172 	rsbseq	r6, r7, r2, ror r1
    1ff0:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    1ff4:	586f7279 	stmdapl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    1ff8:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    1ffc:	52594700 	subspl	r4, r9, #0, 14
    2000:	43415f4f 	movtmi	r5, #8015	; 0x1f4f
    2004:	4e455f43 	cdpmi	15, 4, cr5, cr5, cr3, {2}
    2008:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    200c:	4c414600 	mcrrmi	6, 0, r4, r1, cr0
    2010:	74004553 	strvc	r4, [r0], #-1363	; 0x553
    2014:	00706d65 	rsbseq	r6, r0, r5, ror #26
    2018:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    201c:	596f7279 	stmdbpl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    2020:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    2024:	6f727947 	svcvs	0x00727947
    2028:	6f43005a 	svcvs	0x0043005a
    202c:	74726576 	ldrbtvc	r6, [r2], #-1398	; 0x576
    2030:	61746144 	cmnvs	r4, r4, asr #2
    2034:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    2038:	5f434341 	svcpl	0x00434341
    203c:	65670058 	strbvs	r0, [r7, #-88]!	; 0x58
    2040:	43434174 	movtmi	r4, #12660	; 0x3174
    2044:	6700595f 	smlsdvs	r0, pc, r9, r5	; <UNPREDICTABLE>
    2048:	43417465 	movtmi	r7, #5221	; 0x1465
    204c:	005a5f43 	subseq	r5, sl, r3, asr #30
    2050:	5f495053 	svcpl	0x00495053
    2054:	75427854 	strbvc	r7, [r2, #-2132]	; 0x854
    2058:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    205c:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    2060:	5f434341 	svcpl	0x00434341
    2064:	61725f59 	cmnvs	r2, r9, asr pc
    2068:	65670077 	strbvs	r0, [r7, #-119]!	; 0x77
    206c:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2070:	4700586f 	strmi	r5, [r0, -pc, ror #16]
    2074:	5f6f7279 	svcpl	0x006f7279
    2078:	61725f58 	cmnvs	r2, r8, asr pc
    207c:	75500077 	ldrbvc	r0, [r0, #-119]	; 0x77
    2080:	535f6873 	cmppl	pc, #7536640	; 0x730000
    2084:	445f4950 	ldrbmi	r4, [pc], #-2384	; 208c <__Stack_Size+0x1c8c>
    2088:	00617461 	rsbeq	r7, r1, r1, ror #8
    208c:	41746567 	cmnmi	r4, r7, ror #10
    2090:	5a5f4343 	bpl	17d2da4 <__Stack_Size+0x17d29a4>
    2094:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    2098:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    209c:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
    20a0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    20a4:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
    20a8:	5f303337 	svcpl	0x00303337
    20ac:	732f5748 	teqvc	pc, #72, 14	; 0x1200000
    20b0:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
    20b4:	5f6f7279 	svcpl	0x006f7279
    20b8:	2e636361 	cdpcs	3, 6, cr6, cr3, cr1, {3}
    20bc:	79470063 	stmdbvc	r7, {r0, r1, r5, r6}^
    20c0:	585f6f72 	ldmdapl	pc, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    20c4:	72794700 	rsbsvc	r4, r9, #0, 14
    20c8:	00595f6f 	subseq	r5, r9, pc, ror #30
    20cc:	6f727947 	svcvs	0x00727947
    20d0:	53005a5f 	movwpl	r5, #2655	; 0xa5f
    20d4:	525f4950 	subspl	r4, pc, #80, 18	; 0x140000
    20d8:	66754278 			; <UNDEFINED> instruction: 0x66754278
    20dc:	50726566 	rsbspl	r6, r2, r6, ror #10
    20e0:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    20e4:	53007265 	movwpl	r7, #613	; 0x265
    20e8:	545f4950 	ldrbpl	r4, [pc], #-2384	; 20f0 <__Stack_Size+0x1cf0>
    20ec:	66754278 			; <UNDEFINED> instruction: 0x66754278
    20f0:	50726566 	rsbspl	r6, r2, r6, ror #10
    20f4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    20f8:	53007265 	movwpl	r7, #613	; 0x265
    20fc:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    2100:	525f5332 	subspl	r5, pc, #-939524096	; 0xc8000000
    2104:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2108:	61446576 	hvcvs	18006	; 0x4656
    210c:	67006174 	smlsdxvs	r0, r4, r1, r6
    2110:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2114:	5f5a6f72 	svcpl	0x005a6f72
    2118:	00776172 	rsbseq	r6, r7, r2, ror r1
    211c:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    2120:	596f7279 	stmdbpl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    2124:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    2128:	72794700 	rsbsvc	r4, r9, #0, 14
    212c:	5f595f6f 	svcpl	0x00595f6f
    2130:	00776172 	rsbseq	r6, r7, r2, ror r1
    2134:	5f495053 	svcpl	0x00495053
    2138:	5f533249 	svcpl	0x00533249
    213c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2140:	5367616c 	cmnpl	r7, #108, 2
    2144:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2148:	65670073 	strbvs	r0, [r7, #-115]!	; 0x73
    214c:	43434174 	movtmi	r4, #12660	; 0x3174
    2150:	725f585f 	subsvc	r5, pc, #6225920	; 0x5f0000
    2154:	54007761 	strpl	r7, [r0], #-1889	; 0x761
    2158:	00455552 	subeq	r5, r5, r2, asr r5
    215c:	61656c43 	cmnvs	r5, r3, asr #24
    2160:	50535f72 	subspl	r5, r3, r2, ror pc
    2164:	61445f49 	cmpvs	r4, r9, asr #30
    2168:	41006174 	tstmi	r0, r4, ror r1
    216c:	00784344 	rsbseq	r4, r8, r4, asr #6
    2170:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    2174:	00316765 	eorseq	r6, r1, r5, ror #14
    2178:	5f434441 	svcpl	0x00434441
    217c:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    2180:	6157676f 	cmpvs	r7, pc, ror #14
    2184:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
    2188:	6d43676f 	stclvs	7, cr6, [r3, #-444]	; 0xfffffe44
    218c:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    2190:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2194:	666f5374 			; <UNDEFINED> instruction: 0x666f5374
    2198:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    219c:	61745365 	cmnvs	r4, r5, ror #6
    21a0:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    21a4:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    21a8:	6f436465 	svcvs	0x00436465
    21ac:	6d43766e 	stclvs	6, cr7, [r3, #-440]	; 0xfffffe48
    21b0:	61745364 	cmnvs	r4, r4, ror #6
    21b4:	00737574 	rsbseq	r7, r3, r4, ror r5
    21b8:	5f434441 	svcpl	0x00434441
    21bc:	61656c43 	cmnvs	r5, r3, asr #24
    21c0:	616c4672 	smcvs	50274	; 0xc462
    21c4:	44410067 	strbmi	r0, [r1], #-103	; 0x67
    21c8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21cc:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    21d0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21d4:	74730073 	ldrbtvc	r0, [r3], #-115	; 0x73
    21d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    21dc:	5f783031 	svcpl	0x00783031
    21e0:	2f62696c 	svccs	0x0062696c
    21e4:	2f637273 	svccs	0x00637273
    21e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    21ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    21f0:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xf78
    21f4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    21f8:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
    21fc:	41007265 	tstmi	r0, r5, ror #4
    2200:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2204:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2208:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    220c:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    2210:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    2214:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    2218:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    221c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    2220:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
    2224:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; 2060 <__Stack_Size+0x1c60>
    2228:	6f437364 	svcvs	0x00437364
    222c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2230:	43444100 	movtmi	r4, #16640	; 0x4100
    2234:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2238:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    223c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2240:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2244:	41007469 	tstmi	r0, r9, ror #8
    2248:	465f4344 	ldrbmi	r4, [pc], -r4, asr #6
    224c:	0047414c 	subeq	r4, r7, ip, asr #2
    2250:	5f434441 	svcpl	0x00434441
    2254:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2258:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    225c:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    2260:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    2264:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2268:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    226c:	41007375 	tstmi	r0, r5, ror r3
    2270:	415f4344 	cmpmi	pc, r4, asr #6
    2274:	6f6c616e 	svcvs	0x006c616e
    2278:	74615767 	strbtvc	r5, [r1], #-1895	; 0x767
    227c:	6f646863 	svcvs	0x00646863
    2280:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    2284:	43656c67 	cmnmi	r5, #26368	; 0x6700
    2288:	6e6e6168 	powvsez	f6, f6, #0.0
    228c:	6f436c65 	svcvs	0x00436c65
    2290:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2294:	616e6500 	cmnvs	lr, r0, lsl #10
    2298:	73656c62 	cmnvc	r5, #25088	; 0x6200
    229c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    22a0:	69480073 	stmdbvs	r8, {r0, r1, r4, r5, r6}^
    22a4:	68546867 	ldmdavs	r4, {r0, r1, r2, r5, r6, fp, sp, lr}^
    22a8:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    22ac:	00646c6f 	rsbeq	r6, r4, pc, ror #24
    22b0:	5f434441 	svcpl	0x00434441
    22b4:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    22b8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    22bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    22c0:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
    22c4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    22c8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22cc:	74006769 	strvc	r6, [r0], #-1897	; 0x769
    22d0:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0x6d
    22d4:	61520067 	cmpvs	r2, r7, rrx
    22d8:	41006b6e 	tstmi	r0, lr, ror #22
    22dc:	415f4344 	cmpmi	pc, r4, asr #6
    22e0:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    22e4:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    22e8:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    22ec:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    22f0:	4100646d 	tstmi	r0, sp, ror #8
    22f4:	455f4344 	ldrbmi	r4, [pc, #-836]	; 1fb8 <__Stack_Size+0x1bb8>
    22f8:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    22fc:	546c616e 	strbtpl	r6, [ip], #-366	; 0x16e
    2300:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
    2304:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    2308:	4100646d 	tstmi	r0, sp, ror #8
    230c:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    2310:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    2314:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2318:	664f6465 	strbvs	r6, [pc], -r5, ror #8
    231c:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
    2320:	43444100 	movtmi	r4, #16640	; 0x4100
    2324:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2328:	0074696e 	rsbseq	r6, r4, lr, ror #18
    232c:	5f434441 	svcpl	0x00434441
    2330:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2334:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2338:	67697254 			; <UNDEFINED> instruction: 0x67697254
    233c:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2340:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2344:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2348:	00646d43 	rsbeq	r6, r4, r3, asr #26
    234c:	5f434441 	svcpl	0x00434441
    2350:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2354:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    2358:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    235c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2360:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2364:	5f434441 	svcpl	0x00434441
    2368:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    236c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2370:	67697254 			; <UNDEFINED> instruction: 0x67697254
    2374:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2378:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    237c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    2380:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2384:	4c006769 	stcmi	7, cr6, [r0], {105}	; 0x69
    2388:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    238c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2390:	00646c6f 	rsbeq	r6, r4, pc, ror #24
    2394:	5f434441 	svcpl	0x00434441
    2398:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    239c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    23a0:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    23a4:	65766e6f 	ldrbvs	r6, [r6, #-3695]!	; 0xe6f
    23a8:	6f697372 	svcvs	0x00697372
    23ac:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    23b0:	52006575 	andpl	r6, r0, #490733568	; 0x1d400000
    23b4:	415f4343 	cmpmi	pc, r3, asr #6
    23b8:	50324250 	eorspl	r4, r2, r0, asr r2
    23bc:	70697265 	rsbvc	r7, r9, r5, ror #4
    23c0:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    23c4:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    23c8:	6d740064 	ldclvs	0, cr0, [r4, #-400]!	; 0xfffffe70
    23cc:	67657270 			; <UNDEFINED> instruction: 0x67657270
    23d0:	6d740032 	ldclvs	0, cr0, [r4, #-200]!	; 0xffffff38
    23d4:	67657270 			; <UNDEFINED> instruction: 0x67657270
    23d8:	69620033 	stmdbvs	r2!, {r0, r1, r4, r5}^
    23dc:	61747374 	cmnvs	r4, r4, ror r3
    23e0:	00737574 	rsbseq	r7, r3, r4, ror r5
    23e4:	5f434441 	svcpl	0x00434441
    23e8:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    23ec:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    23f0:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
    23f4:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
    23f8:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    23fc:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2400:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2404:	44410067 	strbmi	r0, [r1], #-103	; 0x67
    2408:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    240c:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    2410:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    2414:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    2418:	43444100 	movtmi	r4, #16640	; 0x4100
    241c:	6a6e495f 	bvs	1b949a0 <__Stack_Size+0x1b945a0>
    2420:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    2424:	61684364 	cmnvs	r8, r4, ror #6
    2428:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    242c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2430:	41006769 	tstmi	r0, r9, ror #14
    2434:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    2438:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
    243c:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!	; 0xfffffe6c
    2440:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    2444:	6f535f43 	svcvs	0x00535f43
    2448:	61777466 	cmnvs	r7, r6, ror #8
    244c:	74536572 	ldrbvc	r6, [r3], #-1394	; 0x572
    2450:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    2454:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    2458:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    245c:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
    2460:	4100646d 	tstmi	r0, sp, ror #8
    2464:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2468:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    246c:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    2470:	6e6e6168 	powvsez	f6, f6, #0.0
    2474:	41006c65 	tstmi	r0, r5, ror #24
    2478:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    247c:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2480:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    2484:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2488:	43444100 	movtmi	r4, #16640	; 0x4100
    248c:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    2490:	6e655370 	mcrvs	3, 3, r5, cr5, cr0, {3}
    2494:	56726f73 	uhsub16pl	r6, r2, r3
    2498:	69666572 	stmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    249c:	6d43746e 	cfstrdvs	mvd7, [r3, #-440]	; 0xfffffe48
    24a0:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    24a4:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    24a8:	6f4d6373 	svcvs	0x004d6373
    24ac:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]	; 0xfffffe70
    24b0:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    24b4:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    24b8:	6d746900 	ldclvs	9, cr6, [r4, #-0]
    24bc:	006b7361 	rsbeq	r7, fp, r1, ror #6
    24c0:	5f434441 	svcpl	0x00434441
    24c4:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    24c8:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    24cc:	67697254 			; <UNDEFINED> instruction: 0x67697254
    24d0:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    24d4:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    24d8:	44410076 	strbmi	r0, [r1], #-118	; 0x76
    24dc:	4d445f43 	stclmi	15, cr5, [r4, #-268]	; 0xfffffef4
    24e0:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    24e4:	43444100 	movtmi	r4, #16640	; 0x4100
    24e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    24ec:	6c617544 	cfstr64vs	mvdx7, [r1], #-272	; 0xfffffef0
    24f0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    24f4:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    24f8:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    24fc:	61566e6f 	cmpvs	r6, pc, ror #28
    2500:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2504:	5f504b42 	svcpl	0x00504b42
    2508:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    250c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2510:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2514:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2518:	52003034 	andpl	r3, r0, #52	; 0x34
    251c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2520:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
    2524:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
    2528:	56524553 			; <UNDEFINED> instruction: 0x56524553
    252c:	32344445 	eorscc	r4, r4, #1157627904	; 0x45000000
    2530:	53455200 	movtpl	r5, #20992	; 0x5200
    2534:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2538:	00333444 	eorseq	r3, r3, r4, asr #8
    253c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2540:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2544:	42003434 	andmi	r3, r0, #52, 8	; 0x34000000
    2548:	445f504b 	ldrbmi	r5, [pc], #-75	; 2550 <__Stack_Size+0x2150>
    254c:	4b420052 	blmi	108269c <__Stack_Size+0x108229c>
    2550:	65445f50 	strbvs	r5, [r4, #-3920]	; 0xf50
    2554:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2558:	504b4200 	subpl	r4, fp, r0, lsl #4
    255c:	6165525f 	cmnvs	r5, pc, asr r2
    2560:	63614264 	cmnvs	r1, #100, 4	; 0x40000006
    2564:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    2568:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    256c:	00726574 	rsbseq	r6, r2, r4, ror r5
    2570:	5f504b42 	svcpl	0x00504b42
    2574:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2578:	5367616c 	cmnpl	r7, #108, 2
    257c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2580:	4b420073 	blmi	1082754 <__Stack_Size+0x1082354>
    2584:	54525f50 	ldrbpl	r5, [r2], #-3920	; 0xf50
    2588:	74754f43 	ldrbtvc	r4, [r5], #-3907	; 0xf43
    258c:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    2590:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2594:	4b420067 	blmi	1082738 <__Stack_Size+0x1082338>
    2598:	65475f50 	strbvs	r5, [r7, #-3920]	; 0xf50
    259c:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    25a0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    25a4:	4b420073 	blmi	1082778 <__Stack_Size+0x1082378>
    25a8:	6c435f50 	mcrrvs	15, 5, r5, r3, cr0
    25ac:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    25b0:	0067616c 	rsbeq	r6, r7, ip, ror #2
    25b4:	5f504b42 	svcpl	0x00504b42
    25b8:	706d6154 	rsbvc	r6, sp, r4, asr r1
    25bc:	69507265 	ldmdbvs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}^
    25c0:	76654c6e 	strbtvc	r4, [r5], -lr, ror #24
    25c4:	6f436c65 	svcvs	0x00436c65
    25c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25cc:	504b4200 	subpl	r4, fp, r0, lsl #4
    25d0:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    25d4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    25d8:	6f537475 	svcvs	0x00537475
    25dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    25e0:	504b4200 	subpl	r4, fp, r0, lsl #4
    25e4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    25e8:	43435452 	movtmi	r5, #13394	; 0x3452
    25ec:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    25f0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    25f4:	61566e6f 	cmpvs	r6, pc, ror #28
    25f8:	0065756c 	rsbeq	r7, r5, ip, ror #10
    25fc:	5f504b42 	svcpl	0x00504b42
    2600:	706d6154 	rsbvc	r6, sp, r4, asr r1
    2604:	69507265 	ldmdbvs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2608:	76654c6e 	strbtvc	r4, [r5], -lr, ror #24
    260c:	44006c65 	strmi	r6, [r0], #-3173	; 0xc65
    2610:	00303152 	eorseq	r3, r0, r2, asr r1
    2614:	31315244 	teqcc	r1, r4, asr #4
    2618:	31524400 	cmpcc	r2, r0, lsl #8
    261c:	52440032 	subpl	r0, r4, #50	; 0x32
    2620:	44003331 	strmi	r3, [r0], #-817	; 0x331
    2624:	00343152 	eorseq	r3, r4, r2, asr r1
    2628:	35315244 	ldrcc	r5, [r1, #-580]!	; 0x244
    262c:	31524400 	cmpcc	r2, r0, lsl #8
    2630:	52440036 	subpl	r0, r4, #54	; 0x36
    2634:	44003731 	strmi	r3, [r0], #-1841	; 0x731
    2638:	00383152 	eorseq	r3, r8, r2, asr r1
    263c:	39315244 	ldmdbcc	r1!, {r2, r6, r9, ip, lr}
    2640:	504b4200 	subpl	r4, fp, r0, lsl #4
    2644:	6d61545f 	cfstrdvs	mvd5, [r1, #-380]!	; 0xfffffe84
    2648:	50726570 	rsbspl	r6, r2, r0, ror r5
    264c:	6d436e69 	stclvs	14, cr6, [r3, #-420]	; 0xfffffe5c
    2650:	52440064 	subpl	r0, r4, #100	; 0x64
    2654:	44003032 	strmi	r3, [r0], #-50	; 0x32
    2658:	00313252 	eorseq	r3, r1, r2, asr r2
    265c:	32325244 	eorscc	r5, r2, #68, 4	; 0x40000004
    2660:	32524400 	subscc	r4, r2, #0, 8
    2664:	52440033 	subpl	r0, r4, #51	; 0x33
    2668:	44003432 	strmi	r3, [r0], #-1074	; 0x432
    266c:	00353252 	eorseq	r3, r5, r2, asr r2
    2670:	36325244 	ldrtcc	r5, [r2], -r4, asr #4
    2674:	32524400 	subscc	r4, r2, #0, 8
    2678:	52440037 	subpl	r0, r4, #55	; 0x37
    267c:	44003832 	strmi	r3, [r0], #-2098	; 0x832
    2680:	00393252 	eorseq	r3, r9, r2, asr r2
    2684:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2688:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    268c:	44003534 	strmi	r3, [r0], #-1332	; 0x534
    2690:	00303352 	eorseq	r3, r0, r2, asr r3
    2694:	31335244 	teqcc	r3, r4, asr #4
    2698:	33524400 	cmpcc	r2, #0, 8
    269c:	52440032 	subpl	r0, r4, #50	; 0x32
    26a0:	44003333 	strmi	r3, [r0], #-819	; 0x333
    26a4:	00343352 	eorseq	r3, r4, r2, asr r3
    26a8:	35335244 	ldrcc	r5, [r3, #-580]!	; 0x244
    26ac:	33524400 	cmpcc	r2, #0, 8
    26b0:	52440036 	subpl	r0, r4, #54	; 0x36
    26b4:	44003733 	strmi	r3, [r0], #-1843	; 0x733
    26b8:	00383352 	eorseq	r3, r8, r2, asr r3
    26bc:	39335244 	ldmdbcc	r3!, {r2, r6, r9, ip, lr}
    26c0:	504b4200 	subpl	r4, fp, r0, lsl #4
    26c4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    26c8:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    26cc:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    26d0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    26d4:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    26d8:	495f504b 	ldmdbmi	pc, {r0, r1, r3, r6, ip, lr}^	; <UNPREDICTABLE>
    26dc:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    26e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    26e4:	30345244 	eorscc	r5, r4, r4, asr #4
    26e8:	34524400 	ldrbcc	r4, [r2], #-1024	; 0x400
    26ec:	52440031 	subpl	r0, r4, #49	; 0x31
    26f0:	52003234 	andpl	r3, r0, #52, 4	; 0x40000003
    26f4:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    26f8:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    26fc:	73655270 	cmnvc	r5, #112, 4
    2700:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    2704:	54520064 	ldrbpl	r0, [r2], #-100	; 0x64
    2708:	00524343 	subseq	r4, r2, r3, asr #6
    270c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2710:	30316632 	eorscc	r6, r1, r2, lsr r6
    2714:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2718:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    271c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2720:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2724:	5f783031 	svcpl	0x00783031
    2728:	2e706b62 	vsubcs.f64	d22, d0, d18
    272c:	45520063 	ldrbmi	r0, [r2, #-99]	; 0x63
    2730:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2734:	30324445 	eorscc	r4, r2, r5, asr #8
    2738:	53455200 	movtpl	r5, #20992	; 0x5200
    273c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2740:	00313244 	eorseq	r3, r1, r4, asr #4
    2744:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2748:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    274c:	52003232 	andpl	r3, r0, #536870915	; 0x20000003
    2750:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2754:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    2758:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
    275c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2760:	34324445 	ldrtcc	r4, [r2], #-1093	; 0x445
    2764:	53455200 	movtpl	r5, #20992	; 0x5200
    2768:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    276c:	00353244 	eorseq	r3, r5, r4, asr #4
    2770:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2774:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2778:	52003632 	andpl	r3, r0, #52428800	; 0x3200000
    277c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2780:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    2784:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
    2788:	56524553 			; <UNDEFINED> instruction: 0x56524553
    278c:	38324445 	ldmdacc	r2!, {r0, r2, r6, sl, lr}
    2790:	53455200 	movtpl	r5, #20992	; 0x5200
    2794:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2798:	00393244 	eorseq	r3, r9, r4, asr #4
    279c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27a0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27a4:	52003033 	andpl	r3, r0, #51	; 0x33
    27a8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27ac:	33444556 	movtcc	r4, #17750	; 0x4556
    27b0:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
    27b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27b8:	32334445 	eorscc	r4, r3, #1157627904	; 0x45000000
    27bc:	53455200 	movtpl	r5, #20992	; 0x5200
    27c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27c4:	00333344 	eorseq	r3, r3, r4, asr #6
    27c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27cc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27d0:	52003433 	andpl	r3, r0, #855638016	; 0x33000000
    27d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27d8:	33444556 	movtcc	r4, #17750	; 0x4556
    27dc:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
    27e0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27e4:	36334445 	ldrtcc	r4, [r3], -r5, asr #8
    27e8:	53455200 	movtpl	r5, #20992	; 0x5200
    27ec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27f0:	00373344 	eorseq	r3, r7, r4, asr #6
    27f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27f8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27fc:	52003833 	andpl	r3, r0, #3342336	; 0x330000
    2800:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2804:	33444556 	movtcc	r4, #17750	; 0x4556
    2808:	4c460039 	mcrrmi	0, 3, r0, r6, cr9
    280c:	5f485341 	svcpl	0x00485341
    2810:	6f435449 	svcvs	0x00435449
    2814:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2818:	50525700 	subspl	r5, r2, r0, lsl #14
    281c:	61445f32 	cmpvs	r4, r2, lsr pc
    2820:	4f006174 	svcmi	0x00006174
    2824:	54535f42 	ldrbpl	r5, [r3], #-3906	; 0xf42
    2828:	4600504f 	strmi	r5, [r0], -pc, asr #32
    282c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2830:	6172455f 	cmnvs	r2, pc, asr r5
    2834:	704f6573 	subvc	r6, pc, r3, ror r5	; <UNPREDICTABLE>
    2838:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    283c:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    2840:	65720073 	ldrbvs	r0, [r2, #-115]!	; 0x73
    2844:	756f6461 	strbvc	r6, [pc, #-1121]!	; 23eb <__Stack_Size+0x1feb>
    2848:	61747374 	cmnvs	r4, r4, ror r3
    284c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2850:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2854:	614c5f48 	cmpvs	ip, r8, asr #30
    2858:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
    285c:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
    2860:	5f485341 	svcpl	0x00485341
    2864:	50746547 	rsbspl	r6, r4, r7, asr #10
    2868:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
    286c:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
    2870:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2874:	61745372 	cmnvs	r4, r2, ror r3
    2878:	00737574 	rsbseq	r7, r3, r4, ror r5
    287c:	616c6564 	cmnvs	ip, r4, ror #10
    2880:	52570079 	subspl	r0, r7, #121	; 0x79
    2884:	46005250 			; <UNDEFINED> instruction: 0x46005250
    2888:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    288c:	6172455f 	cmnvs	r2, pc, asr r5
    2890:	6c416573 	cfstr64vs	mvdx6, [r1], {115}	; 0x73
    2894:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    2898:	57007365 	strpl	r7, [r0, -r5, ror #6]
    289c:	00305052 	eorseq	r5, r0, r2, asr r0
    28a0:	31505257 	cmpcc	r0, r7, asr r2
    28a4:	50525700 	subspl	r5, r2, r0, lsl #14
    28a8:	52570032 	subspl	r0, r7, #50	; 0x32
    28ac:	46003350 			; <UNDEFINED> instruction: 0x46003350
    28b0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    28b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    28b8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    28bc:	6f725065 	svcvs	0x00725065
    28c0:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    28c4:	4f6e6f69 	svcmi	0x006e6f69
    28c8:	6f697470 	svcvs	0x00697470
    28cc:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    28d0:	504f0065 	subpl	r0, pc, r5, rrx
    28d4:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    28d8:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    28dc:	5f485341 	svcpl	0x00485341
    28e0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    28e4:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    28e8:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    28ec:	6f436574 	svcvs	0x00436574
    28f0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    28f4:	5f424f00 	svcpl	0x00424f00
    28f8:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    28fc:	414c4600 	cmpmi	ip, r0, lsl #12
    2900:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    2904:	4f646165 	svcmi	0x00646165
    2908:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    290c:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2910:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2914:	616c6600 	cmnvs	ip, r0, lsl #12
    2918:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0x873
    291c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2920:	67615000 	strbvs	r5, [r1, -r0]!
    2924:	64415f65 	strbvs	r5, [r1], #-3941	; 0xf65
    2928:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    292c:	52570073 	subspl	r0, r7, #115	; 0x73
    2930:	445f3350 	ldrbmi	r3, [pc], #-848	; 2938 <__Stack_Size+0x2538>
    2934:	00617461 	rsbeq	r7, r1, r1, ror #8
    2938:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    293c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2940:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2944:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2948:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    294c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2950:	5f783031 	svcpl	0x00783031
    2954:	73616c66 	cmnvc	r1, #26112	; 0x6600
    2958:	00632e68 	rsbeq	r2, r3, r8, ror #28
    295c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2960:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    2964:	616c4674 	smcvs	50276	; 0xc464
    2968:	61745367 	cmnvs	r4, r7, ror #6
    296c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2970:	31505257 	cmpcc	r0, r7, asr r2
    2974:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    2978:	69540061 	ldmdbvs	r4, {r0, r5, r6}^
    297c:	756f656d 	strbvc	r6, [pc, #-1389]!	; 2417 <__Stack_Size+0x2017>
    2980:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    2984:	5f485341 	svcpl	0x00485341
    2988:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    298c:	4f646165 	svcmi	0x00646165
    2990:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    2994:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2998:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    299c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    29a0:	4f007375 	svcmi	0x00007375
    29a4:	54535f42 	ldrbpl	r5, [r3], #-3906	; 0xf42
    29a8:	00594244 	subseq	r4, r9, r4, asr #4
    29ac:	30505257 	subscc	r5, r0, r7, asr r2
    29b0:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    29b4:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    29b8:	5f485341 	svcpl	0x00485341
    29bc:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    29c0:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
    29c4:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
    29c8:	00737365 	rsbseq	r7, r3, r5, ror #6
    29cc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    29d0:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    29d4:	61745374 	cmnvs	r4, r4, ror r3
    29d8:	00737574 	rsbseq	r7, r3, r4, ror r5
    29dc:	545f424f 	ldrbpl	r4, [pc], #-591	; 29e4 <__Stack_Size+0x25e4>
    29e0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    29e4:	46006665 	strmi	r6, [r0], -r5, ror #12
    29e8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    29ec:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    29f0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    29f4:	6341656c 	movtvs	r6, #5484	; 0x156c
    29f8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    29fc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2a00:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a04:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    2a08:	6172676f 	cmnvs	r2, pc, ror #14
    2a0c:	74704f6d 	ldrbtvc	r4, [r0], #-3949	; 0xf6d
    2a10:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    2a14:	44657479 	strbtmi	r7, [r5], #-1145	; 0x479
    2a18:	00617461 	rsbeq	r7, r1, r1, ror #8
    2a1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a20:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    2a24:	65735574 	ldrbvs	r5, [r3, #-1396]!	; 0x574
    2a28:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xf72
    2a2c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    2a30:	00657479 	rsbeq	r7, r5, r9, ror r4
    2a34:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a38:	4c465f48 	mcrrmi	15, 4, r5, r6, cr8
    2a3c:	46004741 	strmi	r4, [r0], -r1, asr #14
    2a40:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2a44:	616e455f 	cmnvs	lr, pc, asr r5
    2a48:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    2a4c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2a50:	746f7250 	strbtvc	r7, [pc], #-592	; 2a58 <__Stack_Size+0x2658>
    2a54:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2a58:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    2a5c:	00524553 	subseq	r4, r2, r3, asr r5
    2a60:	61746144 	cmnvs	r4, r4, asr #2
    2a64:	61440030 	cmpvs	r4, r0, lsr r0
    2a68:	00316174 	eorseq	r6, r1, r4, ror r1
    2a6c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a70:	61505f48 	cmpvs	r0, r8, asr #30
    2a74:	00736567 	rsbseq	r6, r3, r7, ror #10
    2a78:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2a7c:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    2a80:	414c4600 	cmpmi	ip, r0, lsl #12
    2a84:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    2a88:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    2a8c:	6f576d61 	svcvs	0x00576d61
    2a90:	52006472 	andpl	r6, r0, #1912602624	; 0x72000000
    2a94:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2a98:	00444556 	subeq	r4, r4, r6, asr r5
    2a9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2aa0:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
    2aa4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2aa8:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
    2aac:	5f485341 	svcpl	0x00485341
    2ab0:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
    2ab4:	4c726f46 	ldclmi	15, cr6, [r2], #-280	; 0xfffffee8
    2ab8:	4f747361 	svcmi	0x00747361
    2abc:	61726570 	cmnvs	r2, r0, ror r5
    2ac0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2ac4:	414c4600 	cmpmi	ip, r0, lsl #12
    2ac8:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    2acc:	65666572 	strbvs	r6, [r6, #-1394]!	; 0x572
    2ad0:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
    2ad4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2ad8:	69700072 	ldmdbvs	r0!, {r1, r4, r5, r6}^
    2adc:	736f706e 	cmnvc	pc, #110	; 0x6e
    2ae0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2ae4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    2ae8:	754f6461 	strbvc	r6, [pc, #-1121]	; 268f <__Stack_Size+0x228f>
    2aec:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2af0:	61746144 	cmnvs	r4, r4, asr #2
    2af4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2af8:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    2afc:	4f746e65 	svcmi	0x00746e65
    2b00:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b04:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    2b08:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    2b0c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2b10:	4f495047 	svcmi	0x00495047
    2b14:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2b18:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2b1c:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    2b20:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
    2b24:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2b28:	31663233 	cmncc	r6, r3, lsr r2
    2b2c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2b30:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2b34:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2b38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2b3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2b40:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    2b44:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    2b48:	6d6e6970 	stclvs	9, cr6, [lr, #-448]!	; 0xfffffe40
    2b4c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2b50:	4f495047 	svcmi	0x00495047
    2b54:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    2b58:	756f5374 	strbvc	r5, [pc, #-884]!	; 27ec <__Stack_Size+0x23ec>
    2b5c:	00656372 	rsbeq	r6, r5, r2, ror r3
    2b60:	4f495047 	svcmi	0x00495047
    2b64:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2b68:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2b6c:	4f495047 	svcmi	0x00495047
    2b70:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2b74:	754f746e 	strbvc	r7, [pc, #-1134]	; 270e <__Stack_Size+0x230e>
    2b78:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2b7c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b80:	47006769 	strmi	r6, [r0, -r9, ror #14]
    2b84:	5f4f4950 	svcpl	0x004f4950
    2b88:	616d6552 	cmnvs	sp, r2, asr r5
    2b8c:	6f500070 	svcvs	0x00500070
    2b90:	61567472 	cmpvs	r6, r2, ror r4
    2b94:	7563006c 	strbvc	r0, [r3, #-108]!	; 0x6c
    2b98:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2b9c:	646f6d74 	strbtvs	r6, [pc], #-3444	; 2ba4 <__Stack_Size+0x27a4>
    2ba0:	50470065 	subpl	r0, r7, r5, rrx
    2ba4:	505f4f49 	subspl	r4, pc, r9, asr #30
    2ba8:	6f536e69 	svcvs	0x00536e69
    2bac:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2bb0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2bb4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    2bb8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    2bbc:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    2bc0:	00617461 	rsbeq	r7, r1, r1, ror #8
    2bc4:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!	; 0xfffffe30
    2bc8:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2bcc:	4f495047 	svcmi	0x00495047
    2bd0:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2bd4:	6b636f4c 	blvs	18de90c <__Stack_Size+0x18de50c>
    2bd8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2bdc:	63006769 	movwvs	r6, #1897	; 0x769
    2be0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    2be4:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    2be8:	5047006e 	subpl	r0, r7, lr, rrx
    2bec:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    2bf0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2bf4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2bf8:	50470031 	subpl	r0, r7, r1, lsr r0
    2bfc:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1cbb <__Stack_Size+0x18bb>
    2c00:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    2c04:	43656e69 	cmnmi	r5, #1680	; 0x690
    2c08:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2c0c:	46410067 	strbmi	r0, [r1], -r7, rrx
    2c10:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 2c18 <__Stack_Size+0x2818>
    2c14:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c18:	42006665 	andmi	r6, r0, #105906176	; 0x6500000
    2c1c:	63417469 	movtvs	r7, #5225	; 0x1469
    2c20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2c24:	50414d00 	subpl	r4, r1, r0, lsl #26
    2c28:	50470052 	subpl	r0, r7, r2, asr r0
    2c2c:	00784f49 	rsbseq	r4, r8, r9, asr #30
    2c30:	4f495047 	svcmi	0x00495047
    2c34:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2c38:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2c3c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2c40:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
    2c44:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2c48:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2c4c:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2c50:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2c54:	42414900 	submi	r4, r1, #0, 18
    2c58:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2c5c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2c60:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2c64:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2c68:	6e6e6168 	powvsez	f6, f6, #0.0
    2c6c:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2c70:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2c74:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2c78:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2c7c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2c80:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2c84:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2c88:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2c8c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2c90:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2c94:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    2c98:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2c9c:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ca0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2ca4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2ca8:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2cac:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2cb0:	61467465 	cmpvs	r6, r5, ror #8
    2cb4:	41746c75 	cmnmi	r4, r5, ror ip
    2cb8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2cbc:	53007373 	movwpl	r7, #883	; 0x373
    2cc0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2cc4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2cc8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2ccc:	50627553 	rsbpl	r7, r2, r3, asr r5
    2cd0:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2cd4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cd8:	4349564e 	movtmi	r5, #38478	; 0x964e
    2cdc:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2ce0:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    2ce4:	004b5341 	subeq	r5, fp, r1, asr #6
    2ce8:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2cec:	4e006572 	cfrshl64mi	mvdx0, mvdx2, r6
    2cf0:	5f434956 	svcpl	0x00434956
    2cf4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2cf8:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    2cfc:	4b53414d 	blmi	14d3238 <__Stack_Size+0x14d2e38>
    2d00:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    2d04:	6461746c 	strbtvs	r7, [r1], #-1132	; 0x46c
    2d08:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    2d0c:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2d10:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2d14:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2d18:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2d1c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2d20:	6f697250 	svcvs	0x00697250
    2d24:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2d28:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d2c:	5f006769 	svcpl	0x00006769
    2d30:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2d34:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2d38:	00495250 	subeq	r5, r9, r0, asr r2
    2d3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2d40:	30316632 	eorscc	r6, r1, r2, lsr r6
    2d44:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2d48:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d4c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d54:	5f783031 	svcpl	0x00783031
    2d58:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    2d5c:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
    2d60:	5f434956 	svcpl	0x00434956
    2d64:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2d68:	44495550 	strbmi	r5, [r9], #-1360	; 0x550
    2d6c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2d70:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    2d74:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2d78:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
    2d7c:	0070756f 	rsbseq	r7, r0, pc, ror #10
    2d80:	4349564e 	movtmi	r5, #38478	; 0x964e
    2d84:	5345525f 	movtpl	r5, #21087	; 0x525f
    2d88:	41465445 	cmpmi	r6, r5, asr #8
    2d8c:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2d90:	004b5341 	subeq	r5, fp, r1, asr #6
    2d94:	4349564e 	movtmi	r5, #38478	; 0x964e
    2d98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2d9c:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    2da0:	41746e65 	cmnmi	r4, r5, ror #28
    2da4:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    2da8:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    2dac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2db0:	73795300 	cmnvc	r9, #0, 6
    2db4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2db8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2dbc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    2dc0:	00525343 	subseq	r5, r2, r3, asr #6
    2dc4:	52455352 	subpl	r5, r5, #1207959553	; 0x48000001
    2dc8:	31444556 	cmpcc	r4, r6, asr r5
    2dcc:	535f5f00 	cmppl	pc, #0, 30
    2dd0:	41465445 	cmpmi	r6, r5, asr #8
    2dd4:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2dd8:	004b5341 	subeq	r5, fp, r1, asr #6
    2ddc:	4349564e 	movtmi	r5, #38478	; 0x964e
    2de0:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    2de4:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    2de8:	726f4365 	rsbvc	r4, pc, #-1811939327	; 0x94000001
    2dec:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    2df0:	4e007465 	cdpmi	4, 0, cr7, cr0, cr5, {3}
    2df4:	5f434956 	svcpl	0x00434956
    2df8:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2dfc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2e00:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2e04:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2e08:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2e0c:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    2e10:	61745374 	cmnvs	r4, r4, ror r3
    2e14:	00737574 	rsbseq	r7, r3, r4, ror r5
    2e18:	4349564e 	movtmi	r5, #38478	; 0x964e
    2e1c:	5341425f 	movtpl	r4, #4703	; 0x125f
    2e20:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2e24:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    2e28:	42004749 	andmi	r4, r0, #19136512	; 0x1240000
    2e2c:	00524146 	subseq	r4, r2, r6, asr #2
    2e30:	4349564e 	movtmi	r5, #38478	; 0x964e
    2e34:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2e38:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2e3c:	6e6e6168 	powvsez	f6, f6, #0.0
    2e40:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2e44:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2e48:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2e4c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e50:	00736f70 	rsbseq	r6, r3, r0, ror pc
    2e54:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
    2e58:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2e5c:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
    2e60:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    2e64:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2e68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2e6c:	65507265 	ldrbvs	r7, [r0, #-613]	; 0x265
    2e70:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2e74:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2e78:	52494100 	subpl	r4, r9, #0, 2
    2e7c:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
    2e80:	00525043 	subseq	r5, r2, r3, asr #32
    2e84:	41425f5f 	cmpmi	r2, pc, asr pc
    2e88:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2e8c:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    2e90:	00474946 	subeq	r4, r7, r6, asr #18
    2e94:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2e98:	43485300 	movtmi	r5, #33536	; 0x8300
    2e9c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2ea0:	5f434956 	svcpl	0x00434956
    2ea4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2ea8:	00666544 	rsbeq	r6, r6, r4, asr #10
    2eac:	4349564e 	movtmi	r5, #38478	; 0x964e
    2eb0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2eb4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2eb8:	00495250 	subeq	r5, r9, r0, asr r2
    2ebc:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2ec0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2ec4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2ec8:	4b53414d 	blmi	14d3404 <__Stack_Size+0x14d3004>
    2ecc:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    2ed0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    2ed4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    2ed8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    2edc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2ee0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2ee4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2ee8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2eec:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ef0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    2ef4:	5f434956 	svcpl	0x00434956
    2ef8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2efc:	504c6d65 	subpl	r6, ip, r5, ror #26
    2f00:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2f04:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    2f08:	5f434956 	svcpl	0x00434956
    2f0c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2f10:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2f14:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    2f18:	00524543 	subseq	r4, r2, r3, asr #10
    2f1c:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2f20:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2f24:	00797469 	rsbseq	r7, r9, r9, ror #8
    2f28:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    2f2c:	50534900 	subspl	r4, r3, r0, lsl #18
    2f30:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2f34:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    2f38:	00525346 	subseq	r5, r2, r6, asr #6
    2f3c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2f40:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2f44:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2f48:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2f4c:	4641004b 	strbmi	r0, [r1], -fp, asr #32
    2f50:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2f54:	00524553 	subseq	r4, r2, r3, asr r5
    2f58:	4349564e 	movtmi	r5, #38478	; 0x964e
    2f5c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2f60:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2f64:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2f68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2f6c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2f70:	00736563 	rsbseq	r6, r3, r3, ror #10
    2f74:	5f424353 	svcpl	0x00424353
    2f78:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2f7c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2f80:	32706d74 	rsbscc	r6, r0, #116, 26	; 0x1d00
    2f84:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f88:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2f8c:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    2f90:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2f94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2f98:	65507265 	ldrbvs	r7, [r0, #-613]	; 0x265
    2f9c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2fa0:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2fa4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2fa8:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    2fac:	5f434956 	svcpl	0x00434956
    2fb0:	61656c43 	cmnvs	r5, r3, asr #24
    2fb4:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    2fb8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2fbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2fc0:	65507265 	ldrbvs	r7, [r0, #-613]	; 0x265
    2fc4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2fc8:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2fcc:	63757600 	cmnvs	r5, #0, 12
    2fd0:	66003233 			; <UNDEFINED> instruction: 0x66003233
    2fd4:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    2fd8:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    2fdc:	00736563 	rsbseq	r6, r3, r3, ror #10
    2fe0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2fe4:	61486d65 	cmpvs	r8, r5, ror #26
    2fe8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2fec:	65725072 	ldrbvs	r5, [r2, #-114]!	; 0x72
    2ff0:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
    2ff4:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    2ff8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2ffc:	00797469 	rsbseq	r7, r9, r9, ror #8
    3000:	4349564e 	movtmi	r5, #38478	; 0x964e
    3004:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3008:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    300c:	6e6e6168 	powvsez	f6, f6, #0.0
    3010:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    3014:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    3018:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    301c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3020:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    3024:	5f434956 	svcpl	0x00434956
    3028:	44424353 	strbmi	r4, [r2], #-851	; 0x353
    302c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    3030:	654e0074 	strbvs	r0, [lr, #-116]	; 0x74
    3034:	69725077 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, ip, lr}^
    3038:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    303c:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    3040:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
    3044:	54746365 	ldrbtpl	r6, [r4], #-869	; 0x365
    3048:	61006261 	tstvs	r0, r1, ror #4
    304c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    3050:	71726965 	cmnvc	r2, r5, ror #18
    3054:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    3058:	68007375 	stmdavs	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    305c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    3060:	616d7265 	cmnvs	sp, r5, ror #4
    3064:	4c006b73 	stcmi	11, cr6, [r0], {115}	; 0x73
    3068:	6f50776f 	svcvs	0x0050776f
    306c:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    3070:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3074:	4349564e 	movtmi	r5, #38478	; 0x964e
    3078:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    307c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    3080:	6e6e6168 	powvsez	f6, f6, #0.0
    3084:	63416c65 	movtvs	r6, #7269	; 0x1c65
    3088:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    308c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    3090:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3094:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    3098:	445f4349 	ldrbmi	r4, [pc], #-841	; 30a0 <__Stack_Size+0x2ca0>
    309c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    30a0:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    30a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    30a8:	71726967 	cmnvc	r2, r7, ror #18
    30ac:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    30b0:	50007375 	andpl	r7, r0, r5, ror r3
    30b4:	455f5257 	ldrbmi	r5, [pc, #-599]	; 2e65 <__Stack_Size+0x2a65>
    30b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    30bc:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    30c0:	4d594244 	lfmmi	f4, 2, [r9, #-272]	; 0xfffffef0
    30c4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    30c8:	5f525750 	svcpl	0x00525750
    30cc:	61656c43 	cmnvs	r5, r3, asr #24
    30d0:	616c4672 	smcvs	50274	; 0xc462
    30d4:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    30d8:	65445f52 	strbvs	r5, [r4, #-3922]	; 0xf52
    30dc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    30e0:	52575000 	subspl	r5, r7, #0
    30e4:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
    30e8:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
    30ec:	5000726f 	andpl	r7, r0, pc, ror #4
    30f0:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    30f4:	654c4456 	strbvs	r4, [ip, #-1110]	; 0x456
    30f8:	006c6576 	rsbeq	r6, ip, r6, ror r5
    30fc:	5f525750 	svcpl	0x00525750
    3100:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3104:	52575000 	subspl	r5, r7, #0
    3108:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    310c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3110:	52575000 	subspl	r5, r7, #0
    3114:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    3118:	00646d43 	rsbeq	r6, r4, r3, asr #26
    311c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3120:	30316632 	eorscc	r6, r1, r2, lsr r6
    3124:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3128:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    312c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    3130:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3134:	5f783031 	svcpl	0x00783031
    3138:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    313c:	57500063 	ldrbpl	r0, [r0, -r3, rrx]
    3140:	56505f52 	usaxpl	r5, r0, r2
    3144:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    3148:	6f436c65 	svcvs	0x00436c65
    314c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3150:	52575000 	subspl	r5, r7, #0
    3154:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3158:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    315c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3160:	5f007375 	svcpl	0x00007375
    3164:	4546575f 	strbmi	r5, [r6, #-1887]	; 0x75f
    3168:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    316c:	50004946 	andpl	r4, r0, r6, asr #18
    3170:	455f5257 	ldrbmi	r5, [pc, #-599]	; 2f21 <__Stack_Size+0x2b21>
    3174:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3178:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    317c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3180:	43435200 	movtmi	r5, #12800	; 0x3200
    3184:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    3188:	72655031 	rsbvc	r5, r5, #49	; 0x31
    318c:	52687069 	rsbpl	r7, r8, #105	; 0x69
    3190:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    3194:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3198:	5f525750 	svcpl	0x00525750
    319c:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    31a0:	72746e45 	rsbsvc	r6, r4, #1104	; 0x450
    31a4:	57500079 			; <UNDEFINED> instruction: 0x57500079
    31a8:	61575f52 	cmpvs	r7, r2, asr pc
    31ac:	7055656b 	subsvc	r6, r5, fp, ror #10
    31b0:	436e6950 	cmnmi	lr, #80, 18	; 0x140000
    31b4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    31b8:	545f4343 	ldrbpl	r4, [pc], #-835	; 31c0 <__Stack_Size+0x2dc0>
    31bc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    31c0:	41006665 	tstmi	r0, r5, ror #12
    31c4:	52314250 	eorspl	r4, r1, #80, 4
    31c8:	00525453 	subseq	r5, r2, r3, asr r4
    31cc:	5f434352 	svcpl	0x00434352
    31d0:	4b4c4348 	blmi	1313ef8 <__Stack_Size+0x1313af8>
    31d4:	43435200 	movtmi	r5, #12800	; 0x3200
    31d8:	4344415f 	movtmi	r4, #16735	; 0x415f
    31dc:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    31e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    31e4:	43520067 	cmpmi	r2, #103	; 0x67
    31e8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    31ec:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    31f0:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    31f4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    31f8:	00746942 	rsbseq	r6, r4, r2, asr #18
    31fc:	5f434352 	svcpl	0x00434352
    3200:	0045534c 	subeq	r5, r5, ip, asr #6
    3204:	5f434352 	svcpl	0x00434352
    3208:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    320c:	61745354 	cmnvs	r4, r4, asr r3
    3210:	00737574 	rsbseq	r7, r3, r4, ror r5
    3214:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    3218:	43435200 	movtmi	r5, #12800	; 0x3200
    321c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    3220:	72655032 	rsbvc	r5, r5, #50	; 0x32
    3224:	00687069 	rsbeq	r7, r8, r9, rrx
    3228:	5f434352 	svcpl	0x00434352
    322c:	4b4c4350 	blmi	1313f74 <__Stack_Size+0x1313b74>
    3230:	43520032 	cmpmi	r2, #50	; 0x32
    3234:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    3238:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    323c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3240:	00666544 	rsbeq	r6, r6, r4, asr #10
    3244:	5f434352 	svcpl	0x00434352
    3248:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    324c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    3250:	415f4343 	cmpmi	pc, r3, asr #6
    3254:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    3258:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    325c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3260:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    3264:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    3268:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    326c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    3270:	0079636e 	rsbseq	r6, r9, lr, ror #6
    3274:	31425041 	cmpcc	r2, r1, asr #32
    3278:	00524e45 	subseq	r4, r2, r5, asr #28
    327c:	5f434352 	svcpl	0x00434352
    3280:	434f434d 	movtmi	r4, #62285	; 0xf34d
    3284:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3288:	43520067 	cmpmi	r2, #103	; 0x67
    328c:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    3290:	4b4c4343 	blmi	1313fa4 <__Stack_Size+0x1313ba4>
    3294:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3298:	70006563 	andvc	r6, r0, r3, ror #10
    329c:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    32a0:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    32a4:	555f4343 	ldrbpl	r4, [pc, #-835]	; 2f69 <__Stack_Size+0x2b69>
    32a8:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    32ac:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    32b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    32b4:	5f434352 	svcpl	0x00434352
    32b8:	4349534c 	movtmi	r5, #37708	; 0x934c
    32bc:	4100646d 	tstmi	r0, sp, ror #8
    32c0:	52324250 	eorspl	r4, r2, #80, 4
    32c4:	00525453 	subseq	r5, r2, r3, asr r4
    32c8:	5f434352 	svcpl	0x00434352
    32cc:	31425041 	cmpcc	r2, r1, asr #32
    32d0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    32d4:	70006870 	andvc	r6, r0, r0, ror r8
    32d8:	6f736c6c 	svcvs	0x00736c6c
    32dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    32e0:	42484100 	submi	r4, r8, #0, 2
    32e4:	00524e45 	subseq	r4, r2, r5, asr #28
    32e8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    32ec:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0x375
    32f0:	50410067 	subpl	r0, r1, r7, rrx
    32f4:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    32f8:	74530052 	ldrbvc	r0, [r3], #-82	; 0x52
    32fc:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    3300:	756f4370 	strbvc	r4, [pc, #-880]!	; 2f98 <__Stack_Size+0x2b98>
    3304:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3308:	43435200 	movtmi	r5, #12800	; 0x3200
    330c:	6a64415f 	bvs	1913890 <__Stack_Size+0x1913490>
    3310:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    3314:	61434953 	cmpvs	r3, r3, asr r9
    3318:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    331c:	6f697461 	svcvs	0x00697461
    3320:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    3324:	41006575 	tstmi	r0, r5, ror r5
    3328:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    332c:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    3330:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    3334:	0079636e 	rsbseq	r6, r9, lr, ror #6
    3338:	5f434352 	svcpl	0x00434352
    333c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3340:	43435200 	movtmi	r5, #12800	; 0x3200
    3344:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    3348:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    334c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    3350:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    3354:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    3358:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    335c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3360:	5f434352 	svcpl	0x00434352
    3364:	43425355 	movtmi	r5, #9045	; 0x2355
    3368:	6f534b4c 	svcvs	0x00534b4c
    336c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3370:	43435200 	movtmi	r5, #12800	; 0x3200
    3374:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    3378:	004b4c43 	subeq	r4, fp, r3, asr #24
    337c:	53455348 	movtpl	r5, #21320	; 0x5348
    3380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3384:	59530073 	ldmdbpl	r3, {r0, r1, r4, r5, r6}^
    3388:	4b4c4353 	blmi	13140dc <__Stack_Size+0x1313cdc>
    338c:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    3390:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    3394:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    3398:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    339c:	6b636f6c 	blvs	18df154 <__Stack_Size+0x18ded54>
    33a0:	43500073 	cmpmi	r0, #115	; 0x73
    33a4:	5f324b4c 	svcpl	0x00324b4c
    33a8:	71657246 	cmnvc	r5, r6, asr #4
    33ac:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    33b0:	43520079 	cmpmi	r2, #121	; 0x79
    33b4:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    33b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    33bc:	70006769 	andvc	r6, r0, r9, ror #14
    33c0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    33c4:	43435200 	movtmi	r5, #12800	; 0x3200
    33c8:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    33cc:	43435200 	movtmi	r5, #12800	; 0x3200
    33d0:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    33d4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    33d8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    33dc:	43500065 	cmpmi	r0, #101	; 0x65
    33e0:	5f314b4c 	svcpl	0x00314b4c
    33e4:	71657246 	cmnvc	r5, r6, asr #4
    33e8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    33ec:	43520079 	cmpmi	r2, #121	; 0x79
    33f0:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    33f4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    33f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    33fc:	41425041 	cmpmi	r2, r1, asr #32
    3400:	72504248 	subsvc	r4, r0, #72, 4	; 0x80000004
    3404:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    3408:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    340c:	43435200 	movtmi	r5, #12800	; 0x3200
    3410:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3414:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3418:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    341c:	73007165 	movwvc	r7, #357	; 0x165
    3420:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3424:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3428:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    342c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3430:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3434:	31663233 	cmncc	r6, r3, lsr r2
    3438:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    343c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    3440:	43435200 	movtmi	r5, #12800	; 0x3200
    3444:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3448:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    344c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    3450:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    3454:	6b636f6c 	blvs	18df20c <__Stack_Size+0x18dee0c>
    3458:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    345c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3460:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    3464:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    3468:	43520064 	cmpmi	r2, #100	; 0x64
    346c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    3470:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    3474:	43435200 	movtmi	r5, #12800	; 0x3200
    3478:	4f434d5f 	svcmi	0x00434d5f
    347c:	43435200 	movtmi	r5, #12800	; 0x3200
    3480:	0054495f 	subseq	r4, r4, pc, asr r9
    3484:	5f434352 	svcpl	0x00434352
    3488:	50424841 	subpl	r4, r2, r1, asr #16
    348c:	70697265 	rsbvc	r7, r9, r5, ror #4
    3490:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    3494:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    3498:	61546373 	cmpvs	r4, r3, ror r3
    349c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    34a0:	5f495053 	svcpl	0x00495053
    34a4:	5f533249 	svcpl	0x00533249
    34a8:	43414d44 	movtmi	r4, #7492	; 0x1d44
    34ac:	5300646d 	movwpl	r6, #1133	; 0x46d
    34b0:	475f4950 			; <UNDEFINED> instruction: 0x475f4950
    34b4:	52437465 	subpl	r7, r3, #1694498816	; 0x65000000
    34b8:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 33b4 <__Stack_Size+0x2fb4>
    34bc:	6d6f6e79 	stclvs	14, cr6, [pc, #-484]!	; 32e0 <__Stack_Size+0x2ee0>
    34c0:	006c6169 	rsbeq	r6, ip, r9, ror #2
    34c4:	5f495053 	svcpl	0x00495053
    34c8:	5f533249 	svcpl	0x00533249
    34cc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    34d0:	53324900 	teqpl	r2, #0, 18
    34d4:	6174535f 	cmnvs	r4, pc, asr r3
    34d8:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    34dc:	32490064 	subcc	r0, r9, #100	; 0x64
    34e0:	50435f53 	subpl	r5, r3, r3, asr pc
    34e4:	70004c4f 	andvc	r4, r0, pc, asr #24
    34e8:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    34ec:	6e656c74 	mcrvs	12, 3, r6, cr5, cr4, {3}
    34f0:	00687467 	rsbeq	r7, r8, r7, ror #8
    34f4:	5f495053 	svcpl	0x00495053
    34f8:	5f533249 	svcpl	0x00533249
    34fc:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
    3500:	49007165 	stmdbmi	r0, {r0, r2, r5, r6, r8, ip, sp, lr}
    3504:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    3508:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    350c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3510:	32490074 	subcc	r0, r9, #116	; 0x74
    3514:	6e495f53 	mcrvs	15, 2, r5, cr9, cr3, {2}
    3518:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    351c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3520:	32490066 	subcc	r0, r9, #102	; 0x66
    3524:	6e495f53 	mcrvs	15, 2, r5, cr9, cr3, {2}
    3528:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    352c:	535f5332 	cmppl	pc, #-939524096	; 0xc8000000
    3530:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3534:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3538:	32690074 	rsbcc	r0, r9, #116	; 0x74
    353c:	76696473 			; <UNDEFINED> instruction: 0x76696473
    3540:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3544:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3548:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    354c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3550:	32490067 	subcc	r0, r9, #103	; 0x67
    3554:	75415f53 	strbvc	r5, [r1, #-3923]	; 0xf53
    3558:	466f6964 	strbtmi	r6, [pc], -r4, ror #18
    355c:	00716572 	rsbseq	r6, r1, r2, ror r5
    3560:	5f533249 	svcpl	0x00533249
    3564:	4b4c434d 	blmi	13142a0 <__Stack_Size+0x1313ea0>
    3568:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    356c:	53007475 	movwpl	r7, #1141	; 0x475
    3570:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    3574:	53004352 	movwpl	r4, #850	; 0x352
    3578:	425f4950 	subsmi	r4, pc, #80, 18	; 0x140000
    357c:	72694469 	rsbvc	r4, r9, #1761607680	; 0x69000000
    3580:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3584:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    3588:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    358c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3590:	53006769 	movwpl	r6, #1897	; 0x769
    3594:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3598:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    359c:	50530054 	subspl	r0, r3, r4, asr r0
    35a0:	65475f49 	strbvs	r5, [r7, #-3913]	; 0xf49
    35a4:	43524374 	cmpmi	r2, #116, 6	; 0xd0000001
    35a8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35ac:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    35b0:	7a695361 	bvc	1a5833c <__Stack_Size+0x1a57f3c>
    35b4:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    35b8:	00676966 	rsbeq	r6, r7, r6, ror #18
    35bc:	5f533249 	svcpl	0x00533249
    35c0:	61746144 	cmnvs	r4, r4, asr #2
    35c4:	6d726f46 	ldclvs	15, cr6, [r2, #-280]!	; 0xfffffee8
    35c8:	53007461 	movwpl	r7, #1121	; 0x461
    35cc:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    35d0:	445f5332 	ldrbmi	r5, [pc], #-818	; 35d8 <__Stack_Size+0x31d8>
    35d4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    35d8:	50530074 	subspl	r0, r3, r4, ror r0
    35dc:	534e5f49 	movtpl	r5, #61257	; 0xef49
    35e0:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
    35e4:	616e7265 	cmnvs	lr, r5, ror #4
    35e8:	666f536c 	strbtvs	r5, [pc], -ip, ror #6
    35ec:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    35f0:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    35f4:	00676966 	rsbeq	r6, r7, r6, ror #18
    35f8:	5f495053 	svcpl	0x00495053
    35fc:	5f533249 	svcpl	0x00533249
    3600:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3604:	61745354 	cmnvs	r4, r4, asr r3
    3608:	00737574 	rsbseq	r7, r3, r4, ror r5
    360c:	5f495053 	svcpl	0x00495053
    3610:	4953534e 	ldmdbmi	r3, {r1, r2, r3, r6, r8, r9, ip, lr}^
    3614:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3618:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    361c:	0074666f 	rsbseq	r6, r4, pc, ror #12
    3620:	5f495053 	svcpl	0x00495053
    3624:	5f533249 	svcpl	0x00533249
    3628:	61656c43 	cmnvs	r5, r3, asr #24
    362c:	616c4672 	smcvs	50274	; 0xc462
    3630:	32490067 	subcc	r0, r9, #103	; 0x67
    3634:	6d435f53 	stclvs	15, cr5, [r3, #-332]	; 0xfffffeb4
    3638:	50530064 	subspl	r0, r3, r4, rrx
    363c:	74535f49 	ldrbvc	r5, [r3], #-3913	; 0xf49
    3640:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3644:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3648:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    364c:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3650:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    3654:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    3658:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    365c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    3660:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    3664:	4d5f5332 	ldclmi	3, cr5, [pc, #-200]	; 35a4 <__Stack_Size+0x31a4>
    3668:	0065646f 	rsbeq	r6, r5, pc, ror #8
    366c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3670:	30316632 	eorscc	r6, r1, r2, lsr r6
    3674:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3678:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    367c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    3680:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3684:	5f783031 	svcpl	0x00783031
    3688:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
    368c:	50530063 	subspl	r0, r3, r3, rrx
    3690:	53007849 	movwpl	r7, #2121	; 0x849
    3694:	535f4950 	cmppl	pc, #80, 18	; 0x140000
    3698:	74754f53 	ldrbtvc	r4, [r5], #-3923	; 0xf53
    369c:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    36a0:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    36a4:	646f7332 	strbtvs	r7, [pc], #-818	; 36ac <__Stack_Size+0x32ac>
    36a8:	50530064 	subspl	r0, r3, r4, rrx
    36ac:	72545f49 	subsvc	r5, r4, #292	; 0x124
    36b0:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
    36b4:	52437469 	subpl	r7, r3, #1761607680	; 0x69000000
    36b8:	50530043 	subspl	r0, r3, r3, asr #32
    36bc:	61435f49 	cmpvs	r3, r9, asr #30
    36c0:	6c75636c 	ldclvs	3, cr6, [r5], #-432	; 0xfffffe50
    36c4:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    36c8:	63004352 	movwvs	r4, #850	; 0x352
    36cc:	65726372 	ldrbvs	r6, [r2, #-882]!	; 0x372
    36d0:	50530067 	subspl	r0, r3, r7, rrx
    36d4:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    36d8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    36dc:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    36e0:	73795300 	cmnvc	r9, #0, 6
    36e4:	6b636954 	blvs	18ddc3c <__Stack_Size+0x18dd83c>
    36e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    36ec:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    36f0:	00726574 	rsbseq	r6, r2, r4, ror r5
    36f4:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    36f8:	5f6b6369 	svcpl	0x006b6369
    36fc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3700:	5367616c 	cmnpl	r7, #108, 2
    3704:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3708:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    370c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3710:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    3714:	43004741 	movwmi	r4, #1857	; 0x741
    3718:	42494c41 	submi	r4, r9, #16640	; 0x4100
    371c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3720:	31663233 	cmncc	r6, r3, lsr r2
    3724:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    3728:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    372c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    3730:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3734:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3738:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    373c:	6b636974 	blvs	18ddd14 <__Stack_Size+0x18dd914>
    3740:	4300632e 	movwmi	r6, #814	; 0x32e
    3744:	004c5254 	subeq	r5, ip, r4, asr r2
    3748:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    374c:	5f6b6369 	svcpl	0x006b6369
    3750:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3754:	00726574 	rsbseq	r6, r2, r4, ror r5
    3758:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    375c:	5f6b6369 	svcpl	0x006b6369
    3760:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    3764:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3768:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    376c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3770:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
    3774:	73795300 	cmnvc	r9, #0, 6
    3778:	6b636954 	blvs	18ddcd0 <__Stack_Size+0x18dd8d0>
    377c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    3780:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3784:	73795300 	cmnvc	r9, #0, 6
    3788:	6b636954 	blvs	18ddce0 <__Stack_Size+0x18dd8e0>
    378c:	4b4c435f 	blmi	1314510 <__Stack_Size+0x1314110>
    3790:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3794:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    3798:	4f5f4d49 	svcmi	0x005f4d49
    379c:	61463443 	cmpvs	r6, r3, asr #8
    37a0:	6f437473 	svcvs	0x00437473
    37a4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    37a8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    37ac:	31434f5f 	cmpcc	r3, pc, asr pc
    37b0:	616c6f50 	cmnvs	ip, r0, asr pc
    37b4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    37b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    37bc:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    37c0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    37c4:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    37c8:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    37cc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    37d0:	5f4d4954 	svcpl	0x004d4954
    37d4:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    37d8:	61706d6f 	cmnvs	r0, pc, ror #26
    37dc:	00316572 	eorseq	r6, r1, r2, ror r5
    37e0:	5f4d4954 	svcpl	0x004d4954
    37e4:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    37e8:	61706d6f 	cmnvs	r0, pc, ror #26
    37ec:	00326572 	eorseq	r6, r2, r2, ror r5
    37f0:	5f4d4954 	svcpl	0x004d4954
    37f4:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    37f8:	616c6f50 	cmnvs	ip, r0, asr pc
    37fc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3800:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3804:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3808:	4f5f4d49 	svcmi	0x005f4d49
    380c:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    3810:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3814:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3818:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    381c:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3820:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3824:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3828:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    382c:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3830:	616c4674 	smcvs	50276	; 0xc464
    3834:	61745367 	cmnvs	r4, r7, ror #6
    3838:	00737574 	rsbseq	r7, r3, r4, ror r5
    383c:	5f324954 	svcpl	0x00324954
    3840:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3844:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3848:	4f5f4d49 	svcmi	0x005f4d49
    384c:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    3850:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3854:	4b435f4d 	blmi	10db590 <__Stack_Size+0x10db190>
    3858:	49540044 	ldmdbmi	r4, {r2, r6}^
    385c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3860:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3864:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3868:	00666544 	rsbeq	r6, r6, r4, asr #10
    386c:	5f4d4954 	svcpl	0x004d4954
    3870:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    3874:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    3878:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    387c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3880:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    3884:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2b43 <__Stack_Size+0x2743>
    3888:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    388c:	65725047 	ldrbvs	r5, [r2, #-71]!	; 0x47
    3890:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3894:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    389c:	434e7843 	movtmi	r7, #59459	; 0xe843
    38a0:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    38a4:	616e6574 	smcvs	58964	; 0xe654
    38a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    38ac:	5f4d4954 	svcpl	0x004d4954
    38b0:	5032434f 	eorspl	r4, r2, pc, asr #6
    38b4:	6f6c6572 	svcvs	0x006c6572
    38b8:	6f436461 	svcvs	0x00436461
    38bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    38c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38c4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    38c8:	4f646563 	svcmi	0x00646563
    38cc:	6f433243 	svcvs	0x00433243
    38d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    38d4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38d8:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    38dc:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    38e0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    38e4:	6f437473 	svcvs	0x00437473
    38e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    38ec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38f0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    38f4:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    38f8:	414d4443 	cmpmi	sp, r3, asr #8
    38fc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3900:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]	; 0xfffffe84
    3904:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3908:	5f4d4954 	svcpl	0x004d4954
    390c:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    3910:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3914:	5f4d4954 	svcpl	0x004d4954
    3918:	5031434f 	eorspl	r4, r1, pc, asr #6
    391c:	6f6c6572 	svcvs	0x006c6572
    3920:	6f436461 	svcvs	0x00436461
    3924:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3928:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    392c:	3143495f 	cmpcc	r3, pc, asr r9
    3930:	616c6f50 	cmnvs	ip, r0, asr pc
    3934:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3938:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    393c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3940:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3944:	31657275 	smccc	22309	; 0x5725
    3948:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    394c:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    3950:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3954:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    3958:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    395c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3960:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3964:	00784d49 	rsbseq	r4, r8, r9, asr #26
    3968:	5f4d4954 	svcpl	0x004d4954
    396c:	63726f46 	cmnvs	r2, #280	; 0x118
    3970:	63416465 	movtvs	r6, #5221	; 0x1465
    3974:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    3978:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    397c:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    3980:	616c6f50 	cmnvs	ip, r0, asr pc
    3984:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3988:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    398c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3990:	50344349 	eorspl	r4, r4, r9, asr #6
    3994:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3998:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    399c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    39a0:	616c535f 	cmnvs	ip, pc, asr r3
    39a4:	6f4d6576 	svcvs	0x004d6576
    39a8:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    39ac:	4f5f4d49 	svcmi	0x005f4d49
    39b0:	53495353 	movtpl	r5, #37715	; 0x9353
    39b4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    39b8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    39bc:	00317263 	eorseq	r7, r1, r3, ror #4
    39c0:	5f4d4954 	svcpl	0x004d4954
    39c4:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    39c8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    39cc:	5f4d4954 	svcpl	0x004d4954
    39d0:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    39d4:	6b636f6c 	blvs	18df78c <__Stack_Size+0x18df38c>
    39d8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    39dc:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    39e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    39e4:	5f314954 	svcpl	0x00314954
    39e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    39ec:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    39f0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    39f4:	61437465 	cmpvs	r3, r5, ror #8
    39f8:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    39fc:	54003265 	strpl	r3, [r0], #-613	; 0x265
    3a00:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3a04:	61437465 	cmpvs	r3, r5, ror #8
    3a08:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    3a0c:	54003365 	strpl	r3, [r0], #-869	; 0x365
    3a10:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3a14:	61437465 	cmpvs	r3, r5, ror #8
    3a18:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    3a1c:	54003465 	strpl	r3, [r0], #-1125	; 0x465
    3a20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3a28 <__Stack_Size+0x3628>
    3a24:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    3a28:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    3a2c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3a30:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    3a34:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3a38:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3a3c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3a40:	5f4d4954 	svcpl	0x004d4954
    3a44:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    3a48:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3a4c:	5f4d4954 	svcpl	0x004d4954
    3a50:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    3a54:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    3a58:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    3a5c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3a60:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    3a64:	00676966 	rsbeq	r6, r7, r6, ror #18
    3a68:	5f4d4954 	svcpl	0x004d4954
    3a6c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    3a70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3a74:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3a78:	52415f4d 	subpl	r5, r1, #308	; 0x134
    3a7c:	65725052 	ldrbvs	r5, [r2, #-82]!	; 0x52
    3a80:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3a84:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3a88:	73006769 	movwvc	r6, #1897	; 0x769
    3a8c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3a90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3a94:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a98:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a9c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3aa0:	31663233 	cmncc	r6, r3, lsr r2
    3aa4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3aac <__Stack_Size+0x36ac>
    3aa8:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    3aac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ab0:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    3ab4:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    3ab8:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3abc:	00746375 	rsbseq	r6, r4, r5, ror r3
    3ac0:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    3ac4:	00726563 	rsbseq	r6, r2, r3, ror #10
    3ac8:	5f4d4954 	svcpl	0x004d4954
    3acc:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3ad0:	6b636f6c 	blvs	18df888 <__Stack_Size+0x18df488>
    3ad4:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    3ad8:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    3adc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ae0:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3ae4:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    3ae8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3aec:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3af0:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3af4:	6b616572 	blvs	185d0c4 <__Stack_Size+0x185ccc4>
    3af8:	616c6f50 	cmnvs	ip, r0, asr pc
    3afc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3b00:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b04:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3b08:	4f746365 	svcmi	0x00746365
    3b0c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    3b10:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    3b14:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    3b18:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b1c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    3b20:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    3b24:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    3b28:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3b2c:	00746375 	rsbseq	r6, r4, r5, ror r3
    3b30:	5f4d4954 	svcpl	0x004d4954
    3b34:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    3b38:	434f7463 	movtmi	r7, #62563	; 0xf463
    3b3c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    3b40:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3b44:	0047414c 	subeq	r4, r7, ip, asr #2
    3b48:	5f4d4954 	svcpl	0x004d4954
    3b4c:	4b434f4c 	blmi	10d7884 <__Stack_Size+0x10d7484>
    3b50:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    3b54:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    3b58:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3b5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    3b60:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3b68 <__Stack_Size+0x3768>
    3b64:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3b68:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3b6c:	73657250 	cmnvc	r5, #80, 4
    3b70:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3b74:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3b78:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3b7c:	61656c43 	cmnvs	r5, r3, asr #24
    3b80:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3b84:	53505f4d 	cmppl	r0, #308	; 0x134
    3b88:	6c655243 	sfmvs	f5, 2, [r5], #-268	; 0xfffffef4
    3b8c:	4d64616f 	stfmie	f6, [r4, #-444]!	; 0xfffffe44
    3b90:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3b94:	5f4d4954 	svcpl	0x004d4954
    3b98:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    3b9c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3ba0:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3ba4:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    3ba8:	61637365 	cmnvs	r3, r5, ror #6
    3bac:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3bb0:	5f4d4954 	svcpl	0x004d4954
    3bb4:	42414d44 	submi	r4, r1, #68, 26	; 0x1100
    3bb8:	00657361 	rsbeq	r7, r5, r1, ror #6
    3bbc:	5f4d4954 	svcpl	0x004d4954
    3bc0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    3bc4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3bc8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3bcc:	00666544 	rsbeq	r6, r6, r4, asr #10
    3bd0:	5f4d4954 	svcpl	0x004d4954
    3bd4:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    3bd8:	61487463 	cmpvs	r8, r3, ror #8
    3bdc:	65536c6c 	ldrbvs	r6, [r3, #-3180]	; 0xc6c
    3be0:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    3be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3be8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    3bec:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    3bf0:	65764565 	ldrbvs	r4, [r6, #-1381]!	; 0x565
    3bf4:	5400746e 	strpl	r7, [r0], #-1134	; 0x46e
    3bf8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3bfc:	43497465 	movtmi	r7, #37989	; 0x9465
    3c00:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0x32
    3c04:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3c08:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3c0c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2ecb <__Stack_Size+0x2acb>
    3c10:	646f636e 	strbtvs	r6, [pc], #-878	; 3c18 <__Stack_Size+0x3818>
    3c14:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    3c18:	66726574 			; <UNDEFINED> instruction: 0x66726574
    3c1c:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    3c20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3c24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3c28:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3c2c:	54004e78 	strpl	r4, [r0], #-3704	; 0xe78
    3c30:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3c34:	6b616572 	blvs	185d204 <__Stack_Size+0x185ce04>
    3c38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c3c:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    3c40:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    3c44:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    3c48:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    3c4c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3c50:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3c54:	70555f4d 	subsvc	r5, r5, sp, asr #30
    3c58:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    3c5c:	61736944 	cmnvs	r3, r4, asr #18
    3c60:	43656c62 	cmnmi	r5, #25088	; 0x6200
    3c64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3c68:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3c6c:	70555f4d 	subsvc	r5, r5, sp, asr #30
    3c70:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    3c74:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3c78:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    3c7c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3c80:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3c84:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3c88:	00746375 	rsbseq	r6, r4, r5, ror r3
    3c8c:	5f334954 	svcpl	0x00334954
    3c90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3c94:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3c98:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3c9c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3ca0:	6f4d7265 	svcvs	0x004d7265
    3ca4:	6f436564 	svcvs	0x00436564
    3ca8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3cac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cb0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3cb4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3cb8:	33657261 	cmncc	r5, #268435462	; 0x10000006
    3cbc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cc0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    3cc4:	434f7261 	movtmi	r7, #62049	; 0xf261
    3cc8:	66655233 			; <UNDEFINED> instruction: 0x66655233
    3ccc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cd0:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3cd4:	4f646563 	svcmi	0x00646563
    3cd8:	6f433443 	svcvs	0x00433443
    3cdc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3ce0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ce4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3ce8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cec:	00726574 	rsbseq	r6, r2, r4, ror r5
    3cf0:	5f4d4954 	svcpl	0x004d4954
    3cf4:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    3cf8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    3cfc:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3d00:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0x500
    3d04:	46475254 			; <UNDEFINED> instruction: 0x46475254
    3d08:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    3d0c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3d10:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3d14:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3d18:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    3d1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 3d24 <__Stack_Size+0x3924>
    3d20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3d24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3d28:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    3d2c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    3d30:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d34:	5f4d4954 	svcpl	0x004d4954
    3d38:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    3d3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3d40:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3d44:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3d48:	6f504e31 	svcvs	0x00504e31
    3d4c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3d50:	6f437974 	svcvs	0x00437974
    3d54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3d58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d5c:	5043495f 	subpl	r4, r3, pc, asr r9
    3d60:	54004353 	strpl	r4, [r0], #-851	; 0x353
    3d64:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 3023 <__Stack_Size+0x2c23>
    3d68:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    3d6c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3d70:	74006563 	strvc	r6, [r0], #-1379	; 0x563
    3d74:	6363706d 	cmnvs	r3, #109	; 0x6d
    3d78:	0031726d 	eorseq	r7, r1, sp, ror #4
    3d7c:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    3d80:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    3d84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d88:	6168435f 	cmnvs	r8, pc, asr r3
    3d8c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    3d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d94:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3d98:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    3d9c:	54004d4f 	strpl	r4, [r0], #-3407	; 0xd4f
    3da0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3da4:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    3da8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3dac:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    3db0:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    3db4:	706f6369 	rsbvc	r6, pc, r9, ror #6
    3db8:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    3dbc:	65736574 	ldrbvs	r6, [r3, #-1396]!	; 0x574
    3dc0:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3dc4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3dc8:	5f4d4954 	svcpl	0x004d4954
    3dcc:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    3dd0:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    3dd4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3dd8:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    3ddc:	00676966 	rsbeq	r6, r7, r6, ror #18
    3de0:	5f4d4954 	svcpl	0x004d4954
    3de4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    3de8:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    3dec:	61637365 	cmnvs	r3, r5, ror #6
    3df0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3df4:	5f4d4954 	svcpl	0x004d4954
    3df8:	00784343 	rsbseq	r4, r8, r3, asr #6
    3dfc:	5f4d4954 	svcpl	0x004d4954
    3e00:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    3e04:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    3e08:	61637365 	cmnvs	r3, r5, ror #6
    3e0c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3e10:	5f4d4954 	svcpl	0x004d4954
    3e14:	65534349 	ldrbvs	r4, [r3, #-841]	; 0x349
    3e18:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3e1c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3e20:	5f4d4954 	svcpl	0x004d4954
    3e24:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    3e28:	6b636f6c 	blvs	18dfbe0 <__Stack_Size+0x18df7e0>
    3e2c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3e30:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    3e34:	00676966 	rsbeq	r6, r7, r6, ror #18
    3e38:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    3e3c:	78726d63 	ldmdavc	r2!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    3e40:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3e44:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3e48:	4f746365 	svcmi	0x00746365
    3e4c:	7550656e 	ldrbvc	r6, [r0, #-1390]	; 0x56e
    3e50:	4d65736c 	stclmi	3, cr7, [r5, #-432]!	; 0xfffffe50
    3e54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3e58:	5f4d4954 	svcpl	0x004d4954
    3e5c:	4f475254 	svcmi	0x00475254
    3e60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3e64:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    3e68:	4f5f4d49 	svcmi	0x005f4d49
    3e6c:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    3e70:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3e74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3e78:	5043495f 	subpl	r4, r3, pc, asr r9
    3e7c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3e80:	00797469 	rsbseq	r7, r9, r9, ror #8
    3e84:	706f6369 	rsbvc	r6, pc, r9, ror #6
    3e88:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    3e8c:	6f706574 	svcvs	0x00706574
    3e90:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3e94:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    3e98:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3e9c:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    3ea0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3ea4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3ea8:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3eac:	4f726165 	svcmi	0x00726165
    3eb0:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    3eb4:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3eb8:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3ebc:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    3ec0:	616e7265 	cmnvs	lr, r5, ror #4
    3ec4:	6f6c436c 	svcvs	0x006c436c
    3ec8:	6f436b63 	svcvs	0x00436b63
    3ecc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3ed0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ed4:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    3ed8:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    3edc:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    3ee0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ee8:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    3eec:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    3ef0:	754f6369 	strbvc	r6, [pc, #-873]	; 3b8f <__Stack_Size+0x378f>
    3ef4:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    3ef8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3efc:	414d445f 	cmpmi	sp, pc, asr r4
    3f00:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3f04:	5f4d4954 	svcpl	0x004d4954
    3f08:	63726f46 	cmnvs	r2, #280	; 0x118
    3f0c:	434f6465 	movtmi	r6, #62565	; 0xf465
    3f10:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    3f14:	00676966 	rsbeq	r6, r7, r6, ror #18
    3f18:	5f344954 	svcpl	0x00344954
    3f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3f20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3f24:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3f28:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3f2c:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    3f30:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    3f34:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3f3c <__Stack_Size+0x3b3c>
    3f38:	54646165 	strbtpl	r6, [r4], #-357	; 0x165
    3f3c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    3f40:	5f4d4954 	svcpl	0x004d4954
    3f44:	4e32434f 	cdpmi	3, 3, cr4, cr2, cr15, {2}
    3f48:	616c6f50 	cmnvs	ip, r0, asr pc
    3f4c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3f50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3f54:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3f58:	4f5f4d49 	svcmi	0x005f4d49
    3f5c:	6f503443 	svcvs	0x00503443
    3f60:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3f64:	6f437974 	svcvs	0x00437974
    3f68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3f6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f70:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    3f74:	72745352 	rsbsvc	r5, r4, #1207959553	; 0x48000001
    3f78:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3f7c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3f80:	5f4d4954 	svcpl	0x004d4954
    3f84:	61656c43 	cmnvs	r5, r3, asr #24
    3f88:	31434f72 	hvccc	13554	; 0x34f2
    3f8c:	00666552 	rsbeq	r6, r6, r2, asr r5
    3f90:	5f4d4954 	svcpl	0x004d4954
    3f94:	5033434f 	eorspl	r4, r3, pc, asr #6
    3f98:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3f9c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3fa0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3fa4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3fa8:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3fac:	47525474 			; <UNDEFINED> instruction: 0x47525474
    3fb0:	616c6f50 	cmnvs	ip, r0, asr pc
    3fb4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3fbc:	4d57505f 	ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84
    3fc0:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    3fc4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3fc8:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    3fcc:	54003272 	strpl	r3, [r0], #-626	; 0x272
    3fd0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3fd4:	49540054 	ldmdbmi	r4, {r2, r4, r6}^
    3fd8:	6f465f4d 	svcvs	0x00465f4d
    3fdc:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3fe0:	4333434f 	teqmi	r3, #1006632961	; 0x3c000001
    3fe4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3fe8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3fec:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3ff0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3ff4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ff8:	4643495f 			; <UNDEFINED> instruction: 0x4643495f
    3ffc:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    4000:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    4004:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    4008:	756f5341 	strbvc	r5, [pc, #-833]!	; 3ccf <__Stack_Size+0x38cf>
    400c:	00656372 	rsbeq	r6, r5, r2, ror r3
    4010:	5f4d4954 	svcpl	0x004d4954
    4014:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    4018:	614d7463 	cmpvs	sp, r3, ror #8
    401c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    4020:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    4024:	646f4d65 	strbtvs	r4, [pc], #-3429	; 402c <__Stack_Size+0x3c2c>
    4028:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    402c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    4030:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    4034:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    4038:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    403c:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    4040:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4044:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    4048:	616c6f50 	cmnvs	ip, r0, asr pc
    404c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4050:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4054:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    4058:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    405c:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    4060:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
    4064:	53550072 	cmppl	r5, #114	; 0x72
    4068:	5f545241 	svcpl	0x00545241
    406c:	41485043 	cmpmi	r8, r3, asr #32
    4070:	41535500 	cmpmi	r3, r0, lsl #10
    4074:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4078:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    407c:	61637365 	cmnvs	r3, r5, ror #6
    4080:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4084:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4088:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    408c:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0x24e
    4090:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xb61
    4094:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    4098:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    409c:	55006874 	strpl	r6, [r0, #-2164]	; 0x874
    40a0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    40a4:	6f6c435f 	svcvs	0x006c435f
    40a8:	6e496b63 	vmlsvs.f64	d22, d9, d19
    40ac:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    40b0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    40b4:	53550066 	cmppl	r5, #102	; 0x66
    40b8:	5f545241 	svcpl	0x00545241
    40bc:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    40c0:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    40c4:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    40c8:	53550064 	cmppl	r5, #100	; 0x64
    40cc:	5f545241 	svcpl	0x00545241
    40d0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    40d4:	55007055 	strpl	r7, [r0, #-85]	; 0x55
    40d8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    40dc:	414d445f 	cmpmi	sp, pc, asr r4
    40e0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    40e4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    40e8:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
    40ec:	41535500 	cmpmi	r3, r0, lsl #10
    40f0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    40f4:	4d414472 	cfstrdmi	mvd4, [r1, #-456]	; 0xfffffe38
    40f8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    40fc:	63627061 	cmnvs	r2, #97	; 0x61
    4100:	6b636f6c 	blvs	18dfeb8 <__Stack_Size+0x18dfab8>
    4104:	41535500 	cmpmi	r3, r0, lsl #10
    4108:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    410c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    4110:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    4114:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    4118:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    411c:	41535500 	cmpmi	r3, r0, lsl #10
    4120:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    4124:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    4128:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    412c:	41535500 	cmpmi	r3, r0, lsl #10
    4130:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    4134:	72424e49 	subvc	r4, r2, #1168	; 0x490
    4138:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    413c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    4140:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    4144:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    4148:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    414c:	53550067 	cmppl	r5, #103	; 0x67
    4150:	5f545241 	svcpl	0x00545241
    4154:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    4158:	41535500 	cmpmi	r3, r0, lsl #10
    415c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4160:	6b636f6c 	blvs	18dff18 <__Stack_Size+0x18dfb18>
    4164:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    4168:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    416c:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    4170:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4174:	414d445f 	cmpmi	sp, pc, asr r4
    4178:	00716552 	rsbseq	r6, r1, r2, asr r5
    417c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4180:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    4184:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    4188:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    418c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    4190:	73750074 	cmnvc	r5, #116	; 0x74
    4194:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    4198:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
    419c:	43435200 	movtmi	r5, #12800	; 0x3200
    41a0:	6f6c435f 	svcvs	0x006c435f
    41a4:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    41a8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    41ac:	53550073 	cmppl	r5, #115	; 0x73
    41b0:	5f545241 	svcpl	0x00545241
    41b4:	41746553 	cmnmi	r4, r3, asr r5
    41b8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    41bc:	55007373 	strpl	r7, [r0, #-883]	; 0x373
    41c0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    41c4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    41c8:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    41cc:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    41d0:	53550065 	cmppl	r5, #101	; 0x65
    41d4:	5f545241 	svcpl	0x00545241
    41d8:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    41dc:	61657242 	cmnvs	r5, r2, asr #4
    41e0:	5355006b 	cmppl	r5, #107	; 0x6b
    41e4:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    41e8:	41535500 	cmpmi	r3, r0, lsl #10
    41ec:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    41f0:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    41f4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    41f8:	53550074 	cmppl	r5, #116	; 0x74
    41fc:	5f545241 	svcpl	0x00545241
    4200:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    4204:	00737365 	rsbseq	r7, r3, r5, ror #6
    4208:	70746962 	rsbsvc	r6, r4, r2, ror #18
    420c:	5500736f 	strpl	r7, [r0, #-879]	; 0x36f
    4210:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4214:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    4218:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    421c:	55006761 	strpl	r6, [r0, #-1889]	; 0x761
    4220:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4224:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    4228:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    422c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4230:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4234:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    4238:	006b636f 	rsbeq	r6, fp, pc, ror #6
    423c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4240:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    4244:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    4248:	61577265 	cmpvs	r7, r5, ror #4
    424c:	7055656b 	subsvc	r6, r5, fp, ror #10
    4250:	00646d43 	rsbeq	r6, r4, r3, asr #26
    4254:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4258:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    425c:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    4260:	53550064 	cmppl	r5, #100	; 0x64
    4264:	5f545241 	svcpl	0x00545241
    4268:	434e494c 	movtmi	r4, #59724	; 0xe94c
    426c:	6600646d 	strvs	r6, [r0], -sp, ror #8
    4270:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    4274:	616e6f69 	cmnvs	lr, r9, ror #30
    4278:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    427c:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    4280:	41535500 	cmpmi	r3, r0, lsl #10
    4284:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4288:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    428c:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    4290:	4b43414e 	blmi	10d47d0 <__Stack_Size+0x10d43d0>
    4294:	00646d43 	rsbeq	r6, r4, r3, asr #26
    4298:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    429c:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    42a0:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    42a4:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    42a8:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    42ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    42b0:	6f6c435f 	svcvs	0x006c435f
    42b4:	6e496b63 	vmlsvs.f64	d22, d9, d19
    42b8:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    42bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    42c0:	6b61575f 	blvs	185a044 <__Stack_Size+0x1859c44>
    42c4:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    42c8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    42cc:	53550067 	cmppl	r5, #103	; 0x67
    42d0:	5f545241 	svcpl	0x00545241
    42d4:	73657250 	cmnvc	r5, #80, 4
    42d8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    42dc:	53550072 	cmppl	r5, #114	; 0x72
    42e0:	5f545241 	svcpl	0x00545241
    42e4:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    42e8:	41535500 	cmpmi	r3, r0, lsl #10
    42ec:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    42f0:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    42f4:	73007469 	movwvc	r7, #1129	; 0x469
    42f8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    42fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    4300:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    4304:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    4308:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    430c:	31663233 	cmncc	r6, r3, lsr r2
    4310:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 3ae8 <__Stack_Size+0x36e8>
    4314:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    4318:	7500632e 	strvc	r6, [r0, #-814]	; 0x32e
    431c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    4320:	00676572 	rsbeq	r6, r7, r2, ror r5
    4324:	7473655f 	ldrbtvc	r6, [r3], #-1375	; 0x55f
    4328:	006b6361 	rsbeq	r6, fp, r1, ror #6
    432c:	6164735f 	cmnvs	r4, pc, asr r3
    4330:	52006174 	andpl	r6, r0, #116, 2
    4334:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    4338:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    433c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    4340:	6c757000 	ldclvs	0, cr7, [r5], #-0
    4344:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
    4348:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    434c:	61746164 	cmnvs	r4, r4, ror #2
    4350:	62655f00 	rsbvs	r5, r5, #0, 30
    4354:	5f007373 	svcpl	0x00007373
    4358:	74616465 	strbtvc	r6, [r1], #-1125	; 0x465
    435c:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    4360:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    4364:	5f783031 	svcpl	0x00783031
    4368:	2f62696c 	svccs	0x0062696c
    436c:	2f637273 	svccs	0x00637273
    4370:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    4374:	30316632 	eorscc	r6, r1, r2, lsr r6
    4378:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    437c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    4380:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    4384:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    4388:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    438c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    4390:	536c7570 	cmnpl	ip, #112, 10	; 0x1c000000
    4394:	5f006372 	svcpl	0x00006372
    4398:	73736273 	cmnvc	r3, #805306375	; 0x30000007
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
       4:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
       8:	9f300002 	svcls	0x00300002
       c:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
      10:	08004706 	stmdaeq	r0, {r1, r2, r8, r9, sl, lr}
      14:	06530001 	ldrbeq	r0, [r3], -r1
      18:	08080047 	stmdaeq	r8, {r0, r1, r2, r6}
      1c:	03080047 	movweq	r0, #32839	; 0x8047
      20:	9f017300 	svcls	0x00017300
      24:	08004716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, lr}
      28:	08004718 	stmdaeq	r0, {r3, r4, r8, r9, sl, lr}
      2c:	9f300002 	svcls	0x00300002
      30:	08004718 	stmdaeq	r0, {r3, r4, r8, r9, sl, lr}
      34:	08004730 	stmdaeq	r0, {r4, r5, r8, r9, sl, lr}
      38:	74330005 	ldrtvc	r0, [r3], #-5
      3c:	009f1c00 	addseq	r1, pc, r0, lsl #24
	...
      48:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      4c:	01000000 	mrseq	r0, (UNDEF: 0)
      50:	00095000 	andeq	r5, r9, r0
      54:	00200000 	eoreq	r0, r0, r0
      58:	00040000 	andeq	r0, r4, r0
      5c:	9f5001f3 	svcls	0x005001f3
	...
      68:	00000024 	andeq	r0, r0, r4, lsr #32
      6c:	0000002c 	andeq	r0, r0, ip, lsr #32
      70:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      74:	60000000 	andvs	r0, r0, r0
      78:	04000000 	streq	r0, [r0], #-0
      7c:	5001f300 	andpl	pc, r1, r0, lsl #6
      80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      84:	00000000 	andeq	r0, r0, r0
      88:	00002800 	andeq	r2, r0, r0, lsl #16
      8c:	00003800 	andeq	r3, r0, r0, lsl #16
      90:	53000100 	movwpl	r0, #256	; 0x100
      94:	00000038 	andeq	r0, r0, r8, lsr r0
      98:	00000053 	andeq	r0, r0, r3, asr r0
      9c:	72910002 	addsvc	r0, r1, #2
      a0:	00000053 	andeq	r0, r0, r3, asr r0
      a4:	00000060 	andeq	r0, r0, r0, rrx
      a8:	01f30004 	mvnseq	r0, r4
      ac:	00009f50 	andeq	r9, r0, r0, asr pc
      b0:	00000000 	andeq	r0, r0, r0
      b4:	002c0000 	eoreq	r0, ip, r0
      b8:	00320000 	eorseq	r0, r2, r0
      bc:	00010000 	andeq	r0, r1, r0
      c0:	00003250 	andeq	r3, r0, r0, asr r2
      c4:	00005300 	andeq	r5, r0, r0, lsl #6
      c8:	91000200 	mrsls	r0, R8_usr
      cc:	00005374 	andeq	r5, r0, r4, ror r3
      d0:	00006000 	andeq	r6, r0, r0
      d4:	f3000a00 	vpmax.u8	d0, d0, d0
      d8:	f4095001 	vst4.8	{d5-d8}, [r9], r1
      dc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
      e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      e4:	00000000 	andeq	r0, r0, r0
      e8:	00007c00 	andeq	r7, r0, r0, lsl #24
      ec:	00008400 	andeq	r8, r0, r0, lsl #8
      f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      fc:	000000e8 	andeq	r0, r0, r8, ror #1
     100:	000000f4 	strdeq	r0, [r0], -r4
     104:	06030009 	streq	r0, [r3], -r9
     108:	94200003 	strtls	r0, [r0], #-3
     10c:	f49f2001 			; <UNDEFINED> instruction: 0xf49f2001
     110:	0a000000 	beq	118 <_Minimum_Stack_Size+0x18>
     114:	09000001 	stmdbeq	r0, {r0}
     118:	03080300 	movweq	r0, #33536	; 0x8300
     11c:	01942000 	orrseq	r2, r4, r0
     120:	00009f20 	andeq	r9, r0, r0, lsr #30
     124:	00000000 	andeq	r0, r0, r0
     128:	00920000 	addseq	r0, r2, r0
     12c:	00d20000 	sbcseq	r0, r2, r0
     130:	00010000 	andeq	r0, r1, r0
     134:	00000053 	andeq	r0, r0, r3, asr r0
     138:	00000000 	andeq	r0, r0, r0
     13c:	0000c000 	andeq	ip, r0, r0
     140:	0000c200 	andeq	ip, r0, r0, lsl #4
     144:	53000100 	movwpl	r0, #256	; 0x100
     148:	000000c2 	andeq	r0, r0, r2, asr #1
     14c:	000000d4 	ldrdeq	r0, [r0], -r4
     150:	00510001 	subseq	r0, r1, r1
     154:	00000000 	andeq	r0, r0, r0
     158:	2c000000 	stccs	0, cr0, [r0], {-0}
     15c:	34000001 	strcc	r0, [r0], #-1
     160:	01000001 	tsteq	r0, r1
     164:	01345000 	teqeq	r4, r0
     168:	01440000 	mrseq	r0, (UNDEF: 68)
     16c:	00040000 	andeq	r0, r4, r0
     170:	9f5001f3 	svcls	0x005001f3
	...
     17c:	00000136 	andeq	r0, r0, r6, lsr r1
     180:	0000013a 	andeq	r0, r0, sl, lsr r1
     184:	9f310002 	svcls	0x00310002
	...
     190:	00000144 	andeq	r0, r0, r4, asr #2
     194:	0000014e 	andeq	r0, r0, lr, asr #2
     198:	9f320002 	svcls	0x00320002
     19c:	0000014e 	andeq	r0, r0, lr, asr #2
     1a0:	000001aa 	andeq	r0, r0, sl, lsr #3
     1a4:	aa550001 	bge	15401b0 <__Stack_Size+0x153fdb0>
     1a8:	b0000001 	andlt	r0, r0, r1
     1ac:	03000001 	movweq	r0, #1
     1b0:	9f7f7500 	svcls	0x007f7500
	...
     1bc:	00000162 	andeq	r0, r0, r2, ror #2
     1c0:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     1c4:	9f310002 	svcls	0x00310002
	...
     1d4:	00000004 	andeq	r0, r0, r4
     1d8:	04500001 	ldrbeq	r0, [r0], #-1
     1dc:	10000000 	andne	r0, r0, r0
     1e0:	04000000 	streq	r0, [r0], #-0
     1e4:	5001f300 	andpl	pc, r1, r0, lsl #6
     1e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     1f4:	00000800 	andeq	r0, r0, r0, lsl #16
     1f8:	51000100 	mrspl	r0, (UNDEF: 16)
     1fc:	00000008 	andeq	r0, r0, r8
     200:	00000010 	andeq	r0, r0, r0, lsl r0
     204:	01f30004 	mvnseq	r0, r4
     208:	00009f51 	andeq	r9, r0, r1, asr pc
     20c:	00000000 	andeq	r0, r0, r0
     210:	00120000 	andseq	r0, r2, r0
     214:	001a0000 	andseq	r0, sl, r0
     218:	00010000 	andeq	r0, r1, r0
     21c:	00001a50 	andeq	r1, r0, r0, asr sl
     220:	00003000 	andeq	r3, r0, r0
     224:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     230:	00000012 	andeq	r0, r0, r2, lsl r0
     234:	0000001a 	andeq	r0, r0, sl, lsl r0
     238:	1a510001 	bne	1440244 <__Stack_Size+0x143fe44>
     23c:	30000000 	andcc	r0, r0, r0
     240:	01000000 	mrseq	r0, (UNDEF: 0)
     244:	00005600 	andeq	r5, r0, r0, lsl #12
     248:	00000000 	andeq	r0, r0, r0
     24c:	00120000 	andseq	r0, r2, r0
     250:	001a0000 	andseq	r0, sl, r0
     254:	00020000 	andeq	r0, r2, r0
     258:	001a9f30 	andseq	r9, sl, r0, lsr pc
     25c:	00260000 	eoreq	r0, r6, r0
     260:	00060000 	andeq	r0, r6, r0
     264:	00750074 	rsbseq	r0, r5, r4, ror r0
     268:	00269f1c 	eoreq	r9, r6, ip, lsl pc
     26c:	002a0000 	eoreq	r0, sl, r0
     270:	00070000 	andeq	r0, r7, r0
     274:	74200075 	strtvc	r0, [r0], #-117	; 0x75
     278:	2a9f2200 	bcs	fe7c8a80 <SCS_BASE+0x1e7baa80>
     27c:	30000000 	andcc	r0, r0, r0
     280:	06000000 	streq	r0, [r0], -r0
     284:	75007400 	strvc	r7, [r0, #-1024]	; 0x400
     288:	009f1c00 	addseq	r1, pc, r0, lsl #24
     28c:	00000000 	andeq	r0, r0, r0
     290:	30000000 	andcc	r0, r0, r0
     294:	36000000 	strcc	r0, [r0], -r0
     298:	01000000 	mrseq	r0, (UNDEF: 0)
     29c:	00365000 	eorseq	r5, r6, r0
     2a0:	006a0000 	rsbeq	r0, sl, r0
     2a4:	00010000 	andeq	r0, r1, r0
     2a8:	00000056 	andeq	r0, r0, r6, asr r0
     2ac:	00000000 	andeq	r0, r0, r0
     2b0:	00003000 	andeq	r3, r0, r0
     2b4:	00003b00 	andeq	r3, r0, r0, lsl #22
     2b8:	51000100 	mrspl	r0, (UNDEF: 16)
     2bc:	0000003b 	andeq	r0, r0, fp, lsr r0
     2c0:	0000006a 	andeq	r0, r0, sl, rrx
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	30000000 	andcc	r0, r0, r0
     2d0:	40000000 	andmi	r0, r0, r0
     2d4:	02000000 	andeq	r0, r0, #0
     2d8:	4a9f3000 	bmi	fe7cc2e0 <SCS_BASE+0x1e7be2e0>
     2dc:	54000000 	strpl	r0, [r0], #-0
     2e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     2e4:	76007500 	strvc	r7, [r0], -r0, lsl #10
     2e8:	01231c00 	teqeq	r3, r0, lsl #24
     2ec:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     2f0:	00006400 	andeq	r6, r0, r0, lsl #8
     2f4:	75000600 	strvc	r0, [r0, #-1536]	; 0x600
     2f8:	1c007600 	stcne	6, cr7, [r0], {-0}
     2fc:	0000649f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     300:	00006a00 	andeq	r6, r0, r0, lsl #20
     304:	30000200 	andcc	r0, r0, r0, lsl #4
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0000dc00 	andeq	sp, r0, r0, lsl #24
     314:	0000e000 	andeq	lr, r0, r0
     318:	31000200 	mrscc	r0, R8_usr
     31c:	0000e09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     320:	00011600 	andeq	r1, r1, r0, lsl #12
     324:	54000100 	strpl	r0, [r0], #-256	; 0x100
     328:	00000118 	andeq	r0, r0, r8, lsl r1
     32c:	0000013c 	andeq	r0, r0, ip, lsr r1
     330:	3e540001 	cdpcc	0, 5, cr0, cr4, cr1, {0}
     334:	42000001 	andmi	r0, r0, #1
     338:	01000001 	tsteq	r0, r1
     33c:	00005400 	andeq	r5, r0, r0, lsl #8
     340:	00000000 	andeq	r0, r0, r0
     344:	00f60000 	rscseq	r0, r6, r0
     348:	010e0000 	mrseq	r0, (UNDEF: 14)
     34c:	00010000 	andeq	r0, r1, r0
     350:	00010e50 	andeq	r0, r1, r0, asr lr
     354:	00011300 	andeq	r1, r1, r0, lsl #6
     358:	03001000 	movweq	r1, #0
     35c:	2000040e 	andcs	r0, r0, lr, lsl #8
     360:	ff080194 			; <UNDEFINED> instruction: 0xff080194
     364:	2200741a 	andcs	r7, r0, #436207616	; 0x1a000000
     368:	1a9f1c31 	bne	fe7c7434 <SCS_BASE+0x1e7b9434>
     36c:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
     370:	01000001 	tsteq	r0, r1
     374:	012e5000 	teqeq	lr, r0
     378:	01390000 	teqeq	r9, r0
     37c:	00100000 	andseq	r0, r0, r0
     380:	00040e03 	andeq	r0, r4, r3, lsl #28
     384:	08019420 	stmdaeq	r1, {r5, sl, ip, pc}
     388:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
     38c:	9f1c3122 	svcls	0x001c3122
	...
     398:	0000016c 	andeq	r0, r0, ip, ror #2
     39c:	000001aa 	andeq	r0, r0, sl, lsr #3
     3a0:	9f310002 	svcls	0x00310002
	...
     3ac:	00000172 	andeq	r0, r0, r2, ror r1
     3b0:	0000019a 	muleq	r0, sl, r1
     3b4:	00530001 	subseq	r0, r3, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     3c0:	dc000001 	stcle	0, cr0, [r0], {1}
     3c4:	01000001 	tsteq	r0, r1
     3c8:	01dc5000 	bicseq	r5, ip, r0
     3cc:	027c0000 	rsbseq	r0, ip, #0
     3d0:	00010000 	andeq	r0, r1, r0
     3d4:	00000050 	andeq	r0, r0, r0, asr r0
     3d8:	00000000 	andeq	r0, r0, r0
     3dc:	00021400 	andeq	r1, r2, r0, lsl #8
     3e0:	00026e00 	andeq	r6, r2, r0, lsl #28
     3e4:	53000100 	movwpl	r0, #256	; 0x100
     3e8:	0000026e 	andeq	r0, r0, lr, ror #4
     3ec:	00000276 	andeq	r0, r0, r6, ror r2
     3f0:	e3720003 	cmn	r2, #3
     3f4:	00000004 	andeq	r0, r0, r4
     3f8:	00000000 	andeq	r0, r0, r0
     3fc:	0002b000 	andeq	fp, r2, r0
     400:	0002b400 	andeq	fp, r2, r0, lsl #8
     404:	30000200 	andcc	r0, r0, r0, lsl #4
     408:	0002b49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     40c:	0002b800 	andeq	fp, r2, r0, lsl #16
     410:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     414:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     418:	000002c8 	andeq	r0, r0, r8, asr #5
     41c:	c8530001 	ldmdagt	r3, {r0}^
     420:	b4000002 	strlt	r0, [r0], #-2
     424:	01000003 	tsteq	r0, r3
     428:	03b45500 			; <UNDEFINED> instruction: 0x03b45500
     42c:	03b60000 			; <UNDEFINED> instruction: 0x03b60000
     430:	00030000 	andeq	r0, r3, r0
     434:	b89f0175 	ldmlt	pc, {r0, r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
     438:	ba000003 	blt	44c <__Stack_Size+0x4c>
     43c:	01000003 	tsteq	r0, r3
     440:	00005300 	andeq	r5, r0, r0, lsl #6
     444:	00000000 	andeq	r0, r0, r0
     448:	02d80000 	sbcseq	r0, r8, #0
     44c:	02e40000 	rsceq	r0, r4, #0
     450:	00060000 	andeq	r0, r6, r0
     454:	1e84800c 	cdpne	0, 8, cr8, cr4, cr12, {0}
     458:	02e49f00 	rsceq	r9, r4, #0, 30
     45c:	02f60000 	rscseq	r0, r6, #0
     460:	00010000 	andeq	r0, r1, r0
     464:	00000054 	andeq	r0, r0, r4, asr r0
     468:	00000000 	andeq	r0, r0, r0
     46c:	0004e000 	andeq	lr, r4, r0
     470:	0004e200 	andeq	lr, r4, r0, lsl #4
     474:	30000200 	andcc	r0, r0, r0, lsl #4
     478:	0004e29f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
     47c:	0004e600 	andeq	lr, r4, r0, lsl #12
     480:	52000100 	andpl	r0, r0, #0, 2
     484:	000004e6 	andeq	r0, r0, r6, ror #9
     488:	0000052a 	andeq	r0, r0, sl, lsr #10
     48c:	2c5e0001 	mrrccs	0, 0, r0, lr, cr1
     490:	36000005 	strcc	r0, [r0], -r5
     494:	01000005 	tsteq	r0, r5
     498:	054c5e00 	strbeq	r5, [ip, #-3584]	; 0xe00
     49c:	054e0000 	strbeq	r0, [lr, #-0]
     4a0:	00010000 	andeq	r0, r1, r0
     4a4:	00057a56 	andeq	r7, r5, r6, asr sl
     4a8:	00057e00 	andeq	r7, r5, r0, lsl #28
     4ac:	32000200 	andcc	r0, r0, #0, 4
     4b0:	00057e9f 	muleq	r5, pc, lr	; <UNPREDICTABLE>
     4b4:	0005b200 	andeq	fp, r5, r0, lsl #4
     4b8:	52000100 	andpl	r0, r0, #0, 2
     4bc:	00000680 	andeq	r0, r0, r0, lsl #13
     4c0:	00000682 	andeq	r0, r0, r2, lsl #13
     4c4:	82570001 	subshi	r0, r7, #1
     4c8:	90000006 	andls	r0, r0, r6
     4cc:	01000006 	tsteq	r0, r6
     4d0:	06905300 	ldreq	r5, [r0], r0, lsl #6
     4d4:	06ae0000 	strteq	r0, [lr], r0
     4d8:	00010000 	andeq	r0, r1, r0
     4dc:	0006c657 	andeq	ip, r6, r7, asr r6
     4e0:	0006d300 	andeq	sp, r6, r0, lsl #6
     4e4:	52000100 	andpl	r0, r0, #0, 2
     4e8:	000006d4 	ldrdeq	r0, [r0], -r4
     4ec:	000006d6 	ldrdeq	r0, [r0], -r6
     4f0:	d6550001 	ldrble	r0, [r5], -r1
     4f4:	e0000006 	and	r0, r0, r6
     4f8:	01000006 	tsteq	r0, r6
     4fc:	06e45200 	strbteq	r5, [r4], r0, lsl #4
     500:	06ec0000 	strbteq	r0, [ip], r0
     504:	00010000 	andeq	r0, r1, r0
     508:	00070652 	andeq	r0, r7, r2, asr r6
     50c:	00071a00 	andeq	r1, r7, r0, lsl #20
     510:	56000100 	strpl	r0, [r0], -r0, lsl #2
     514:	0000071a 	andeq	r0, r0, sl, lsl r7
     518:	0000071c 	andeq	r0, r0, ip, lsl r7
     51c:	01760003 	cmneq	r6, r3
     520:	0007229f 	muleq	r7, pc, r2	; <UNPREDICTABLE>
     524:	00072400 	andeq	r2, r7, r0, lsl #8
     528:	52000100 	andpl	r0, r0, #0, 2
     52c:	00000738 	andeq	r0, r0, r8, lsr r7
     530:	00000748 	andeq	r0, r0, r8, asr #14
     534:	48520001 	ldmdami	r2, {r0}^
     538:	50000007 	andpl	r0, r0, r7
     53c:	01000007 	tsteq	r0, r7
     540:	08a25600 	stmiaeq	r2!, {r9, sl, ip, lr}
     544:	08fe0000 	ldmeq	lr!, {}^	; <UNPREDICTABLE>
     548:	00010000 	andeq	r0, r1, r0
     54c:	00092456 	andeq	r2, r9, r6, asr r4
     550:	00095600 	andeq	r5, r9, r0, lsl #12
     554:	56000100 	strpl	r0, [r0], -r0, lsl #2
     558:	00000958 	andeq	r0, r0, r8, asr r9
     55c:	00000a18 	andeq	r0, r0, r8, lsl sl
     560:	00560001 	subseq	r0, r6, r1
     564:	00000000 	andeq	r0, r0, r0
     568:	9c000000 	stcls	0, cr0, [r0], {-0}
     56c:	aa000004 	bge	584 <__Stack_Size+0x184>
     570:	01000005 	tsteq	r0, r5
     574:	05aa5500 	streq	r5, [sl, #1280]!	; 0x500
     578:	06d80000 	ldrbeq	r0, [r8], r0
     57c:	00020000 	andeq	r0, r2, r0
     580:	06d89f34 			; <UNDEFINED> instruction: 0x06d89f34
     584:	06ec0000 	strbteq	r0, [ip], r0
     588:	00010000 	andeq	r0, r1, r0
     58c:	0006ec55 	andeq	lr, r6, r5, asr ip
     590:	0006ee00 	andeq	lr, r6, r0, lsl #28
     594:	34000200 	strcc	r0, [r0], #-512	; 0x200
     598:	0006ee9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
     59c:	00071c00 	andeq	r1, r7, r0, lsl #24
     5a0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     5a4:	00000748 	andeq	r0, r0, r8, asr #14
     5a8:	00000750 	andeq	r0, r0, r0, asr r7
     5ac:	80550001 	subshi	r0, r5, r1
     5b0:	94000008 	strls	r0, [r0], #-8
     5b4:	01000008 	tsteq	r0, r8
     5b8:	08945200 	ldmeq	r4, {r9, ip, lr}
     5bc:	089a0000 	ldmeq	sl, {}	; <UNPREDICTABLE>
     5c0:	00020000 	andeq	r0, r2, r0
     5c4:	00000271 	andeq	r0, r0, r1, ror r2
     5c8:	00000000 	andeq	r0, r0, r0
     5cc:	08800000 	stmeq	r0, {}	; <UNPREDICTABLE>
     5d0:	0a180000 	beq	6005d8 <__Stack_Size+0x6001d8>
     5d4:	00010000 	andeq	r0, r1, r0
     5d8:	00000057 	andeq	r0, r0, r7, asr r0
     5dc:	00000000 	andeq	r0, r0, r0
     5e0:	00040a00 	andeq	r0, r4, r0, lsl #20
     5e4:	00040e00 	andeq	r0, r4, r0, lsl #28
     5e8:	30000200 	andcc	r0, r0, r0, lsl #4
     5ec:	0004109f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
     5f0:	00044e00 	andeq	r4, r4, r0, lsl #28
     5f4:	50000100 	andpl	r0, r0, r0, lsl #2
     5f8:	00000450 	andeq	r0, r0, r0, asr r4
     5fc:	0000046c 	andeq	r0, r0, ip, ror #8
     600:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     604:	ce000005 	cdpgt	0, 0, cr0, cr0, cr5, {0}
     608:	02000005 	andeq	r0, r0, #5
     60c:	ce9f3000 	cdpgt	0, 9, cr3, cr15, cr0, {0}
     610:	08000005 	stmdaeq	r0, {r0, r2}
     614:	01000006 	tsteq	r0, r6
     618:	060a5200 	streq	r5, [sl], -r0, lsl #4
     61c:	06120000 	ldreq	r0, [r2], -r0
     620:	00010000 	andeq	r0, r1, r0
     624:	00000052 	andeq	r0, r0, r2, asr r0
     628:	00000000 	andeq	r0, r0, r0
     62c:	0004e000 	andeq	lr, r4, r0
     630:	00057e00 	andeq	r7, r5, r0, lsl #28
     634:	57000100 	strpl	r0, [r0, -r0, lsl #2]
     638:	00000896 	muleq	r0, r6, r8
     63c:	000008f8 	strdeq	r0, [r0], -r8
     640:	f8550001 			; <UNDEFINED> instruction: 0xf8550001
     644:	24000008 	strcs	r0, [r0], #-8
     648:	06000009 	streq	r0, [r0], -r9
     64c:	72007500 	andvc	r7, r0, #0, 10
     650:	249f2200 	ldrcs	r2, [pc], #512	; 658 <__Stack_Size+0x258>
     654:	62000009 	andvs	r0, r0, #9
     658:	01000009 	tsteq	r0, r9
     65c:	09625500 	stmdbeq	r2!, {r8, sl, ip, lr}^
     660:	09860000 	stmibeq	r6, {}	; <UNPREDICTABLE>
     664:	00010000 	andeq	r0, r1, r0
     668:	00098653 	andeq	r8, r9, r3, asr r6
     66c:	00098e00 	andeq	r8, r9, r0, lsl #28
     670:	72000200 	andvc	r0, r0, #0, 4
     674:	00000002 	andeq	r0, r0, r2
     678:	00000000 	andeq	r0, r0, r0
     67c:	00076000 	andeq	r6, r7, r0
     680:	00077400 	andeq	r7, r7, r0, lsl #8
     684:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     690:	0000057a 	andeq	r0, r0, sl, ror r5
     694:	0000057e 	andeq	r0, r0, lr, ror r5
     698:	ff090003 			; <UNDEFINED> instruction: 0xff090003
     69c:	0006de9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
     6a0:	0006ec00 	andeq	lr, r6, r0, lsl #24
     6a4:	53000100 	movwpl	r0, #256	; 0x100
	...
     6b0:	00000602 	andeq	r0, r0, r2, lsl #12
     6b4:	0000061c 	andeq	r0, r0, ip, lsl r6
     6b8:	00510001 	subseq	r0, r1, r1
     6bc:	00000000 	andeq	r0, r0, r0
     6c0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     6c4:	4c000006 	stcmi	0, cr0, [r0], {6}
     6c8:	01000006 	tsteq	r0, r6
     6cc:	00005100 	andeq	r5, r0, r0, lsl #2
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	064e0000 	strbeq	r0, [lr], -r0
     6d8:	06c00000 	strbeq	r0, [r0], r0
     6dc:	00010000 	andeq	r0, r1, r0
     6e0:	00000051 	andeq	r0, r0, r1, asr r0
     6e4:	00000000 	andeq	r0, r0, r0
     6e8:	00070600 	andeq	r0, r7, r0, lsl #12
     6ec:	00073e00 	andeq	r3, r7, r0, lsl #28
     6f0:	50000100 	andpl	r0, r0, r0, lsl #2
     6f4:	0000073e 	andeq	r0, r0, lr, lsr r7
     6f8:	00000748 	andeq	r0, r0, r8, asr #14
     6fc:	7f700003 	svcvc	0x00700003
     700:	0007489f 	muleq	r7, pc, r8	; <UNPREDICTABLE>
     704:	00075000 	andeq	r5, r7, r0
     708:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     714:	0000071a 	andeq	r0, r0, sl, lsl r7
     718:	0000071c 	andeq	r0, r0, ip, lsl r7
     71c:	9f310002 	svcls	0x00310002
     720:	00000722 	andeq	r0, r0, r2, lsr #14
     724:	00000730 	andeq	r0, r0, r0, lsr r7
     728:	36530001 	ldrbcc	r0, [r3], -r1
     72c:	48000007 	stmdami	r0, {r0, r1, r2}
     730:	01000007 	tsteq	r0, r7
     734:	00005300 	andeq	r5, r0, r0, lsl #6
     738:	00000000 	andeq	r0, r0, r0
     73c:	08dc0000 	ldmeq	ip, {}^	; <UNPREDICTABLE>
     740:	08f80000 	ldmeq	r8!, {}^	; <UNPREDICTABLE>
     744:	00010000 	andeq	r0, r1, r0
     748:	0008f852 	andeq	pc, r8, r2, asr r8	; <UNPREDICTABLE>
     74c:	00092000 	andeq	r2, r9, r0
     750:	53000100 	movwpl	r0, #256	; 0x100
     754:	00000920 	andeq	r0, r0, r0, lsr #18
     758:	00000926 	andeq	r0, r0, r6, lsr #18
     75c:	02710002 	rsbseq	r0, r1, #2
     760:	00000932 	andeq	r0, r0, r2, lsr r9
     764:	00000952 	andeq	r0, r0, r2, asr r9
     768:	52530001 	subspl	r0, r3, #1
     76c:	54000009 	strpl	r0, [r0], #-9
     770:	02000009 	andeq	r0, r0, #9
     774:	00027200 	andeq	r7, r2, r0, lsl #4
     778:	00000000 	andeq	r0, r0, r0
     77c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     780:	ec000008 	stc	0, cr0, [r0], {8}
     784:	01000008 	tsteq	r0, r8
     788:	08ec5300 	stmiaeq	ip!, {r8, r9, ip, lr}^
     78c:	08fe0000 	ldmeq	lr!, {}^	; <UNPREDICTABLE>
     790:	00080000 	andeq	r0, r8, r0
     794:	0f030076 	svceq	0x00030076
     798:	22200005 	eorcs	r0, r0, #5
     79c:	000008fe 	strdeq	r0, [r0], -lr
     7a0:	00000912 	andeq	r0, r0, r2, lsl r9
     7a4:	00760008 	rsbseq	r0, r6, r8
     7a8:	00050e03 	andeq	r0, r5, r3, lsl #28
     7ac:	00002220 	andeq	r2, r0, r0, lsr #4
	...
     7b8:	001a0000 	andseq	r0, sl, r0
     7bc:	00020000 	andeq	r0, r2, r0
     7c0:	001a9f30 	andseq	r9, sl, r0, lsr pc
     7c4:	00260000 	eoreq	r0, r6, r0
     7c8:	00010000 	andeq	r0, r1, r0
     7cc:	00002854 	andeq	r2, r0, r4, asr r8
     7d0:	00002c00 	andeq	r2, r0, r0, lsl #24
     7d4:	54000100 	strpl	r0, [r0], #-256	; 0x100
     7d8:	0000002c 	andeq	r0, r0, ip, lsr #32
     7dc:	00000030 	andeq	r0, r0, r0, lsr r0
     7e0:	00500001 	subseq	r0, r0, r1
	...
     7ec:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     7f0:	01000000 	mrseq	r0, (UNDEF: 0)
     7f4:	001e5000 	andseq	r5, lr, r0
     7f8:	00580000 	subseq	r0, r8, r0
     7fc:	00040000 	andeq	r0, r4, r0
     800:	9f5001f3 	svcls	0x005001f3
     804:	00000058 	andeq	r0, r0, r8, asr r0
     808:	0000005c 	andeq	r0, r0, ip, asr r0
     80c:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     810:	a0000000 	andge	r0, r0, r0
     814:	04000000 	streq	r0, [r0], #-0
     818:	5001f300 	andpl	pc, r1, r0, lsl #6
     81c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     828:	00002200 	andeq	r2, r0, r0, lsl #4
     82c:	51000100 	mrspl	r0, (UNDEF: 16)
     830:	00000022 	andeq	r0, r0, r2, lsr #32
     834:	00000058 	andeq	r0, r0, r8, asr r0
     838:	01f30004 	mvnseq	r0, r4
     83c:	00589f51 	subseq	r9, r8, r1, asr pc
     840:	00600000 	rsbeq	r0, r0, r0
     844:	00010000 	andeq	r0, r1, r0
     848:	00006051 	andeq	r6, r0, r1, asr r0
     84c:	0000a000 	andeq	sl, r0, r0
     850:	f3000400 	vshl.u8	d0, d0, d0
     854:	009f5101 	addseq	r5, pc, r1, lsl #2
     858:	00000000 	andeq	r0, r0, r0
     85c:	a0000000 	andge	r0, r0, r0
     860:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     864:	01000000 	mrseq	r0, (UNDEF: 0)
     868:	00a85000 	adceq	r5, r8, r0
     86c:	00ae0000 	adceq	r0, lr, r0
     870:	00040000 	andeq	r0, r4, r0
     874:	9f5001f3 	svcls	0x005001f3
     878:	000000ae 	andeq	r0, r0, lr, lsr #1
     87c:	000000b4 	strheq	r0, [r0], -r4
     880:	b4500001 	ldrblt	r0, [r0], #-1
     884:	ba000000 	blt	88c <__Stack_Size+0x48c>
     888:	04000000 	streq	r0, [r0], #-0
     88c:	5001f300 	andpl	pc, r1, r0, lsl #6
     890:	0000ba9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     894:	0000c000 	andeq	ip, r0, r0
     898:	50000100 	andpl	r0, r0, r0, lsl #2
     89c:	000000c0 	andeq	r0, r0, r0, asr #1
     8a0:	000000c4 	andeq	r0, r0, r4, asr #1
     8a4:	01f30004 	mvnseq	r0, r4
     8a8:	00c49f50 	sbceq	r9, r4, r0, asr pc
     8ac:	00ca0000 	sbceq	r0, sl, r0
     8b0:	00010000 	andeq	r0, r1, r0
     8b4:	0000ca50 	andeq	ip, r0, r0, asr sl
     8b8:	0000d000 	andeq	sp, r0, r0
     8bc:	f3000400 	vshl.u8	d0, d0, d0
     8c0:	d09f5001 	addsle	r5, pc, r1
     8c4:	d6000000 	strle	r0, [r0], -r0
     8c8:	01000000 	mrseq	r0, (UNDEF: 0)
     8cc:	00d65000 	sbcseq	r5, r6, r0
     8d0:	00e80000 	rsceq	r0, r8, r0
     8d4:	00040000 	andeq	r0, r4, r0
     8d8:	9f5001f3 	svcls	0x005001f3
     8dc:	000000e8 	andeq	r0, r0, r8, ror #1
     8e0:	000000ea 	andeq	r0, r0, sl, ror #1
     8e4:	ea500001 	b	14008f0 <__Stack_Size+0x14004f0>
     8e8:	f4000000 	vst4.8	{d0-d3}, [r0], r0
     8ec:	04000000 	streq	r0, [r0], #-0
     8f0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8f8:	00000000 	andeq	r0, r0, r0
     8fc:	00013a00 	andeq	r3, r1, r0, lsl #20
     900:	00013c00 	andeq	r3, r1, r0, lsl #24
     904:	50000100 	andpl	r0, r0, r0, lsl #2
     908:	00000158 	andeq	r0, r0, r8, asr r1
     90c:	0000015a 	andeq	r0, r0, sl, asr r1
     910:	00500001 	subseq	r0, r0, r1
     914:	00000000 	andeq	r0, r0, r0
     918:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     91c:	b2000001 	andlt	r0, r0, #1
     920:	01000001 	tsteq	r0, r1
     924:	01b25000 			; <UNDEFINED> instruction: 0x01b25000
     928:	025c0000 	subseq	r0, ip, #0
     92c:	00040000 	andeq	r0, r4, r0
     930:	9f5001f3 	svcls	0x005001f3
	...
     93c:	000001a8 	andeq	r0, r0, r8, lsr #3
     940:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
     944:	b5510001 	ldrblt	r0, [r1, #-1]
     948:	4a000001 	bmi	954 <__Stack_Size+0x554>
     94c:	01000002 	tsteq	r0, r2
     950:	024a5500 	subeq	r5, sl, #0, 10
     954:	025c0000 	subseq	r0, ip, #0
     958:	00040000 	andeq	r0, r4, r0
     95c:	9f5101f3 	svcls	0x005101f3
	...
     968:	0000025c 	andeq	r0, r0, ip, asr r2
     96c:	00000262 	andeq	r0, r0, r2, ror #4
     970:	62500001 	subsvs	r0, r0, #1
     974:	64000002 	strvs	r0, [r0], #-2
     978:	04000002 	streq	r0, [r0], #-2
     97c:	5001f300 	andpl	pc, r1, r0, lsl #6
     980:	0002649f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     984:	00026c00 	andeq	r6, r2, r0, lsl #24
     988:	50000100 	andpl	r0, r0, r0, lsl #2
     98c:	0000026c 	andeq	r0, r0, ip, ror #4
     990:	0000026e 	andeq	r0, r0, lr, ror #4
     994:	01f30004 	mvnseq	r0, r4
     998:	026e9f50 	rsbeq	r9, lr, #80, 30	; 0x140
     99c:	02760000 	rsbseq	r0, r6, #0
     9a0:	00010000 	andeq	r0, r1, r0
     9a4:	00027650 	andeq	r7, r2, r0, asr r6
     9a8:	00028000 	andeq	r8, r2, r0
     9ac:	f3000400 	vshl.u8	d0, d0, d0
     9b0:	009f5001 	addseq	r5, pc, r1
	...
     9bc:	56000000 	strpl	r0, [r0], -r0
     9c0:	02000000 	andeq	r0, r0, #0
     9c4:	569f3000 	ldrpl	r3, [pc], r0
     9c8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     9cc:	01000000 	mrseq	r0, (UNDEF: 0)
     9d0:	00005400 	andeq	r5, r0, r0, lsl #8
     9d4:	00000000 	andeq	r0, r0, r0
     9d8:	005e0000 	subseq	r0, lr, r0
     9dc:	00640000 	rsbeq	r0, r4, r0
     9e0:	00010000 	andeq	r0, r1, r0
     9e4:	00006450 	andeq	r6, r0, r0, asr r4
     9e8:	00006c00 	andeq	r6, r0, r0, lsl #24
     9ec:	54000100 	strpl	r0, [r0], #-256	; 0x100
     9f0:	0000006c 	andeq	r0, r0, ip, rrx
     9f4:	00000079 	andeq	r0, r0, r9, ror r0
     9f8:	88030005 	stmdahi	r3, {r0, r2}
     9fc:	7920000b 	stmdbvc	r0!, {r0, r1, r3}
     a00:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     a04:	04000000 	streq	r0, [r0], #-0
     a08:	5001f300 	andpl	pc, r1, r0, lsl #6
     a0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a10:	00000000 	andeq	r0, r0, r0
     a14:	00009800 	andeq	r9, r0, r0, lsl #16
     a18:	0000a400 	andeq	sl, r0, r0, lsl #8
     a1c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     a28:	0000008a 	andeq	r0, r0, sl, lsl #1
     a2c:	00000092 	muleq	r0, r2, r0
     a30:	9f300002 	svcls	0x00300002
     a34:	00000092 	muleq	r0, r2, r0
     a38:	000000aa 	andeq	r0, r0, sl, lsr #1
     a3c:	00540001 	subseq	r0, r4, r1
     a40:	00000000 	andeq	r0, r0, r0
     a44:	c4000000 	strgt	r0, [r0], #-0
     a48:	cc000000 	stcgt	0, cr0, [r0], {-0}
     a4c:	01000000 	mrseq	r0, (UNDEF: 0)
     a50:	00cc5000 	sbceq	r5, ip, r0
     a54:	00dc0000 	sbcseq	r0, ip, r0
     a58:	00040000 	andeq	r0, r4, r0
     a5c:	9f5001f3 	svcls	0x005001f3
	...
     a68:	000000f4 	strdeq	r0, [r0], -r4
     a6c:	000000f6 	strdeq	r0, [r0], -r6
     a70:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
     a74:	02000000 	andeq	r0, r0, #0
     a78:	04000001 	streq	r0, [r0], #-1
     a7c:	5001f300 	andpl	pc, r1, r0, lsl #6
     a80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a84:	00000000 	andeq	r0, r0, r0
     a88:	0000f400 	andeq	pc, r0, r0, lsl #8
     a8c:	0000f600 	andeq	pc, r0, r0, lsl #12
     a90:	70000a00 	andvc	r0, r0, r0, lsl #20
     a94:	23243100 	teqcs	r4, #0, 2
     a98:	409fe080 	addsmi	lr, pc, r0, lsl #1
     a9c:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     aa0:	00010200 	andeq	r0, r1, r0, lsl #4
     aa4:	f3000b00 	vqrdmulh.s<illegal width 8>	d0, d0, d0
     aa8:	24315001 	ldrtcs	r5, [r1], #-1
     aac:	9fe08023 	svcls	0x00e08023
     ab0:	00009f40 	andeq	r9, r0, r0, asr #30
     ab4:	00000000 	andeq	r0, r0, r0
     ab8:	01020000 	mrseq	r0, (UNDEF: 2)
     abc:	01430000 	mrseq	r0, (UNDEF: 67)
     ac0:	00010000 	andeq	r0, r1, r0
     ac4:	00014350 	andeq	r4, r1, r0, asr r3
     ac8:	0001a800 	andeq	sl, r1, r0, lsl #16
     acc:	f3000400 	vshl.u8	d0, d0, d0
     ad0:	009f5001 	addseq	r5, pc, r1
     ad4:	00000000 	andeq	r0, r0, r0
     ad8:	02000000 	andeq	r0, r0, #0
     adc:	43000001 	movwmi	r0, #1
     ae0:	01000001 	tsteq	r0, r1
     ae4:	01435100 	mrseq	r5, (UNDEF: 83)
     ae8:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
     aec:	00040000 	andeq	r0, r4, r0
     af0:	9f5101f3 	svcls	0x005101f3
	...
     afc:	0000010e 	andeq	r0, r0, lr, lsl #2
     b00:	0000016c 	andeq	r0, r0, ip, ror #2
     b04:	6c540001 	mrrcvs	0, 0, r0, r4, cr1
     b08:	70000001 	andvc	r0, r0, r1
     b0c:	0b000001 	bleq	b18 <__Stack_Size+0x718>
     b10:	5001f300 	andpl	pc, r1, r0, lsl #6
     b14:	80232431 	eorhi	r2, r3, r1, lsr r4
     b18:	9f409fe0 	svcls	0x00409fe0
     b1c:	00000170 	andeq	r0, r0, r0, ror r1
     b20:	0000019e 	muleq	r0, lr, r1
     b24:	00540001 	subseq	r0, r4, r1
     b28:	00000000 	andeq	r0, r0, r0
     b2c:	22000000 	andcs	r0, r0, #0
     b30:	34000001 	strcc	r0, [r0], #-1
     b34:	01000001 	tsteq	r0, r1
     b38:	01345300 	teqeq	r4, r0, lsl #6
     b3c:	01360000 	teqeq	r6, r0
     b40:	00030000 	andeq	r0, r3, r0
     b44:	009f0173 	addseq	r0, pc, r3, ror r1	; <UNPREDICTABLE>
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	22000000 	andcs	r0, r0, #0
     b50:	36000001 	strcc	r0, [r0], -r1
     b54:	01000001 	tsteq	r0, r1
     b58:	01365300 	teqeq	r6, r0, lsl #6
     b5c:	01430000 	mrseq	r0, (UNDEF: 67)
     b60:	00030000 	andeq	r0, r3, r0
     b64:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	22000000 	andcs	r0, r0, #0
     b70:	36000001 	strcc	r0, [r0], -r1
     b74:	0a000001 	beq	b80 <__Stack_Size+0x780>
     b78:	31007300 	mrscc	r7, LR_irq
     b7c:	e0802324 	add	r2, r0, r4, lsr #6
     b80:	369f409f 			; <UNDEFINED> instruction: 0x369f409f
     b84:	43000001 	movwmi	r0, #1
     b88:	0a000001 	beq	b94 <__Stack_Size+0x794>
     b8c:	317f7300 	cmncc	pc, r0, lsl #6
     b90:	e0802324 	add	r2, r0, r4, lsr #6
     b94:	009f409f 	umullseq	r4, pc, pc, r0	; <UNPREDICTABLE>
	...
     ba0:	06000000 	streq	r0, [r0], -r0
     ba4:	01000000 	mrseq	r0, (UNDEF: 0)
     ba8:	00065000 	andeq	r5, r6, r0
     bac:	00100000 	andseq	r0, r0, r0
     bb0:	00040000 	andeq	r0, r4, r0
     bb4:	9f5001f3 	svcls	0x005001f3
	...
     bc0:	0000007a 	andeq	r0, r0, sl, ror r0
     bc4:	00000080 	andeq	r0, r0, r0, lsl #1
     bc8:	9f300002 	svcls	0x00300002
     bcc:	00000080 	andeq	r0, r0, r0, lsl #1
     bd0:	00000084 	andeq	r0, r0, r4, lsl #1
     bd4:	00530001 	subseq	r0, r3, r1
     bd8:	00000000 	andeq	r0, r0, r0
     bdc:	14000000 	strne	r0, [r0], #-0
     be0:	1c000000 	stcne	0, cr0, [r0], {-0}
     be4:	01000000 	mrseq	r0, (UNDEF: 0)
     be8:	001c5000 	andseq	r5, ip, r0
     bec:	002a0000 	eoreq	r0, sl, r0
     bf0:	00040000 	andeq	r0, r4, r0
     bf4:	9f5001f3 	svcls	0x005001f3
     bf8:	0000002a 	andeq	r0, r0, sl, lsr #32
     bfc:	0000002c 	andeq	r0, r0, ip, lsr #32
     c00:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c04:	34000000 	strcc	r0, [r0], #-0
     c08:	04000000 	streq	r0, [r0], #-0
     c0c:	5001f300 	andpl	pc, r1, r0, lsl #6
     c10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00003400 	andeq	r3, r0, r0, lsl #8
     c1c:	00005200 	andeq	r5, r0, r0, lsl #4
     c20:	50000100 	andpl	r0, r0, r0, lsl #2
     c24:	00000052 	andeq	r0, r0, r2, asr r0
     c28:	0000005c 	andeq	r0, r0, ip, asr r0
     c2c:	01f30004 	mvnseq	r0, r4
     c30:	00009f50 	andeq	r9, r0, r0, asr pc
     c34:	00000000 	andeq	r0, r0, r0
     c38:	005c0000 	subseq	r0, ip, r0
     c3c:	00640000 	rsbeq	r0, r4, r0
     c40:	00010000 	andeq	r0, r1, r0
     c44:	00006450 	andeq	r6, r0, r0, asr r4
     c48:	00009e00 	andeq	r9, r0, r0, lsl #28
     c4c:	f3000400 	vshl.u8	d0, d0, d0
     c50:	9e9f5001 	cdpls	0, 9, cr5, cr15, cr1, {0}
     c54:	a4000000 	strge	r0, [r0], #-0
     c58:	01000000 	mrseq	r0, (UNDEF: 0)
     c5c:	00a45000 	adceq	r5, r4, r0
     c60:	00b60000 	adcseq	r0, r6, r0
     c64:	00040000 	andeq	r0, r4, r0
     c68:	9f5001f3 	svcls	0x005001f3
     c6c:	000000b6 	strheq	r0, [r0], -r6
     c70:	000000bc 	strheq	r0, [r0], -ip
     c74:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c78:	e4000000 	str	r0, [r0], #-0
     c7c:	04000000 	streq	r0, [r0], #-0
     c80:	5001f300 	andpl	pc, r1, r0, lsl #6
     c84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c88:	00000000 	andeq	r0, r0, r0
     c8c:	00005c00 	andeq	r5, r0, r0, lsl #24
     c90:	00006600 	andeq	r6, r0, r0, lsl #12
     c94:	51000100 	mrspl	r0, (UNDEF: 16)
     c98:	00000066 	andeq	r0, r0, r6, rrx
     c9c:	0000009e 	muleq	r0, lr, r0
     ca0:	01f30004 	mvnseq	r0, r4
     ca4:	009e9f51 	addseq	r9, lr, r1, asr pc
     ca8:	00a70000 	adceq	r0, r7, r0
     cac:	00010000 	andeq	r0, r1, r0
     cb0:	0000a751 	andeq	sl, r0, r1, asr r7
     cb4:	0000b600 	andeq	fp, r0, r0, lsl #12
     cb8:	f3000400 	vshl.u8	d0, d0, d0
     cbc:	b69f5101 	ldrlt	r5, [pc], r1, lsl #2
     cc0:	bf000000 	svclt	0x00000000
     cc4:	01000000 	mrseq	r0, (UNDEF: 0)
     cc8:	00bf5100 	adcseq	r5, pc, r0, lsl #2
     ccc:	00e40000 	rsceq	r0, r4, r0
     cd0:	00040000 	andeq	r0, r4, r0
     cd4:	9f5101f3 	svcls	0x005101f3
	...
     ce0:	000000f8 	strdeq	r0, [r0], -r8
     ce4:	0000010c 	andeq	r0, r0, ip, lsl #2
     ce8:	00500001 	subseq	r0, r0, r1
     cec:	00000000 	andeq	r0, r0, r0
     cf0:	30000000 	andcc	r0, r0, r0
     cf4:	40000001 	andmi	r0, r0, r1
     cf8:	01000001 	tsteq	r0, r1
     cfc:	00005000 	andeq	r5, r0, r0
     d00:	00000000 	andeq	r0, r0, r0
     d04:	024c0000 	subeq	r0, ip, #0
     d08:	02580000 	subseq	r0, r8, #0
     d0c:	00010000 	andeq	r0, r1, r0
     d10:	00000050 	andeq	r0, r0, r0, asr r0
     d14:	00000000 	andeq	r0, r0, r0
     d18:	00004800 	andeq	r4, r0, r0, lsl #16
     d1c:	00004e00 	andeq	r4, r0, r0, lsl #28
     d20:	50000100 	andpl	r0, r0, r0, lsl #2
     d24:	0000004e 	andeq	r0, r0, lr, asr #32
     d28:	00000074 	andeq	r0, r0, r4, ror r0
     d2c:	00500001 	subseq	r0, r0, r1
     d30:	00000000 	andeq	r0, r0, r0
     d34:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     d38:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     d3c:	01000000 	mrseq	r0, (UNDEF: 0)
     d40:	00585100 	subseq	r5, r8, r0, lsl #2
     d44:	005a0000 	subseq	r0, sl, r0
     d48:	00040000 	andeq	r0, r4, r0
     d4c:	9f5101f3 	svcls	0x005101f3
     d50:	0000005a 	andeq	r0, r0, sl, asr r0
     d54:	00000062 	andeq	r0, r0, r2, rrx
     d58:	00510001 	subseq	r0, r1, r1
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	7a000000 	bvc	d68 <__Stack_Size+0x968>
     d64:	86000000 	strhi	r0, [r0], -r0
     d68:	01000000 	mrseq	r0, (UNDEF: 0)
     d6c:	00005000 	andeq	r5, r0, r0
     d70:	00000000 	andeq	r0, r0, r0
     d74:	00a40000 	adceq	r0, r4, r0
     d78:	00ae0000 	adceq	r0, lr, r0
     d7c:	00010000 	andeq	r0, r1, r0
     d80:	0000ae50 	andeq	sl, r0, r0, asr lr
     d84:	0000c400 	andeq	ip, r0, r0, lsl #8
     d88:	f3000400 	vshl.u8	d0, d0, d0
     d8c:	009f5001 	addseq	r5, pc, r1
	...
     d98:	04000000 	streq	r0, [r0], #-0
     d9c:	01000000 	mrseq	r0, (UNDEF: 0)
     da0:	00045000 	andeq	r5, r4, r0
     da4:	00180000 	andseq	r0, r8, r0
     da8:	00040000 	andeq	r0, r4, r0
     dac:	9f5001f3 	svcls	0x005001f3
	...
     db8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     dbc:	000000be 	strheq	r0, [r0], -lr
     dc0:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
     dc4:	c2000000 	andgt	r0, r0, #0
     dc8:	04000000 	streq	r0, [r0], #-0
     dcc:	03ff0a00 	mvnseq	r0, #0, 20
     dd0:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     dd4:	0000c400 	andeq	ip, r0, r0, lsl #8
     dd8:	51000100 	mrspl	r0, (UNDEF: 16)
     ddc:	000000da 	ldrdeq	r0, [r0], -sl
     de0:	000000e8 	andeq	r0, r0, r8, ror #1
     de4:	e8520001 	ldmda	r2, {r0}^
     de8:	ec000000 	stc	0, cr0, [r0], {-0}
     dec:	04000000 	streq	r0, [r0], #-0
     df0:	03ff0a00 	mvnseq	r0, #0, 20
     df4:	0000ec9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     df8:	0000ee00 	andeq	lr, r0, r0, lsl #28
     dfc:	52000100 	andpl	r0, r0, #0, 2
     e00:	0000010a 	andeq	r0, r0, sl, lsl #2
     e04:	00000128 	andeq	r0, r0, r8, lsr #2
     e08:	28540001 	ldmdacs	r4, {r0}^
     e0c:	30000001 	andcc	r0, r0, r1
     e10:	30000001 	andcc	r0, r0, r1
     e14:	02000a00 	andeq	r0, r0, #0, 20
     e18:	0013f403 	andseq	pc, r3, r3, lsl #8
     e1c:	40029420 	andmi	r9, r2, r0, lsr #8
     e20:	72264024 	eorvc	r4, r6, #36	; 0x24
     e24:	711c1b00 	tstvc	ip, r0, lsl #22
     e28:	02000a00 	andeq	r0, r0, #0, 20
     e2c:	0013f403 	andseq	pc, r3, r3, lsl #8
     e30:	40029420 	andmi	r9, r2, r0, lsr #8
     e34:	72264024 	eorvc	r4, r6, #36	; 0x24
     e38:	0a1c1b00 	beq	707a40 <__Stack_Size+0x707640>
     e3c:	282e0400 	stmdacs	lr!, {sl}
     e40:	13160001 	tstne	r6, #1
     e44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e48:	00000000 	andeq	r0, r0, r0
     e4c:	0003d400 	andeq	sp, r3, r0, lsl #8
     e50:	0003d800 	andeq	sp, r3, r0, lsl #16
     e54:	30000200 	andcc	r0, r0, r0, lsl #4
     e58:	0004349f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
     e5c:	00043a00 	andeq	r3, r4, r0, lsl #20
     e60:	54000100 	strpl	r0, [r0], #-256	; 0x100
     e64:	00000494 	muleq	r0, r4, r4
     e68:	000004a4 	andeq	r0, r0, r4, lsr #9
     e6c:	00540001 	subseq	r0, r4, r1
	...
     e78:	1c000000 	stcne	0, cr0, [r0], {-0}
     e7c:	01000000 	mrseq	r0, (UNDEF: 0)
     e80:	001c5000 	andseq	r5, ip, r0
     e84:	00280000 	eoreq	r0, r8, r0
     e88:	00040000 	andeq	r0, r4, r0
     e8c:	9f5001f3 	svcls	0x005001f3
     e90:	00000028 	andeq	r0, r0, r8, lsr #32
     e94:	0000002c 	andeq	r0, r0, ip, lsr #32
     e98:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e9c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     ea0:	04000000 	streq	r0, [r0], #-0
     ea4:	5001f300 	andpl	pc, r1, r0, lsl #6
     ea8:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     eac:	00003c00 	andeq	r3, r0, r0, lsl #24
     eb0:	50000100 	andpl	r0, r0, r0, lsl #2
     eb4:	0000003c 	andeq	r0, r0, ip, lsr r0
     eb8:	00000050 	andeq	r0, r0, r0, asr r0
     ebc:	01f30004 	mvnseq	r0, r4
     ec0:	00509f50 	subseq	r9, r0, r0, asr pc
     ec4:	00580000 	subseq	r0, r8, r0
     ec8:	00010000 	andeq	r0, r1, r0
     ecc:	00000050 	andeq	r0, r0, r0, asr r0
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	00005800 	andeq	r5, r0, r0, lsl #16
     ed8:	00005a00 	andeq	r5, r0, r0, lsl #20
     edc:	30000200 	andcc	r0, r0, r0, lsl #4
     ee0:	00005a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     ee4:	00006200 	andeq	r6, r0, r0, lsl #4
     ee8:	73000800 	movwvc	r0, #2048	; 0x800
     eec:	fdff1100 	ldc2l	1, cr1, [pc]	; ef4 <__Stack_Size+0xaf4>
     ef0:	6e9f1a43 	vfnmavs.f32	s2, s30, s6
     ef4:	74000000 	strvc	r0, [r0], #-0
     ef8:	01000000 	mrseq	r0, (UNDEF: 0)
     efc:	00745300 	rsbseq	r5, r4, r0, lsl #6
     f00:	00760000 	rsbseq	r0, r6, r0
     f04:	00020000 	andeq	r0, r2, r0
     f08:	00760470 	rsbseq	r0, r6, r0, ror r4
     f0c:	007c0000 	rsbseq	r0, ip, r0
     f10:	00080000 	andeq	r0, r8, r0
     f14:	fd110074 	ldc2	0, cr0, [r1, #-464]	; 0xfffffe30
     f18:	9f1a47ef 	svcls	0x001a47ef
     f1c:	0000007c 	andeq	r0, r0, ip, ror r0
     f20:	0000007e 	andeq	r0, r0, lr, ror r0
     f24:	7e530001 	cdpvc	0, 5, cr0, cr3, cr1, {0}
     f28:	84000000 	strhi	r0, [r0], #-0
     f2c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     f30:	11007400 	tstne	r0, r0, lsl #8
     f34:	1a47effd 	bne	11fcf30 <__Stack_Size+0x11fcb30>
     f38:	0000849f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     f3c:	00008c00 	andeq	r8, r0, r0, lsl #24
     f40:	53000100 	movwpl	r0, #256	; 0x100
     f44:	0000008c 	andeq	r0, r0, ip, lsl #1
     f48:	00000096 	muleq	r0, r6, r0
     f4c:	96520001 	ldrbls	r0, [r2], -r1
     f50:	a0000000 	andge	r0, r0, r0
     f54:	01000000 	mrseq	r0, (UNDEF: 0)
     f58:	00005300 	andeq	r5, r0, r0, lsl #6
     f5c:	00000000 	andeq	r0, r0, r0
     f60:	00580000 	subseq	r0, r8, r0
     f64:	008c0000 	addeq	r0, ip, r0
     f68:	00020000 	andeq	r0, r2, r0
     f6c:	008c9f30 	addeq	r9, ip, r0, lsr pc
     f70:	00980000 	addseq	r0, r8, r0
     f74:	00070000 	andeq	r0, r7, r0
     f78:	01941071 	orrseq	r1, r4, r1, ror r0
     f7c:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	d6000000 	strle	r0, [r0], -r0
     f88:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     f8c:	01000000 	mrseq	r0, (UNDEF: 0)
     f90:	00d85100 	sbcseq	r5, r8, r0, lsl #2
     f94:	00e80000 	rsceq	r0, r8, r0
     f98:	00040000 	andeq	r0, r4, r0
     f9c:	9f5101f3 	svcls	0x005101f3
	...
     fa8:	000000d6 	ldrdeq	r0, [r0], -r6
     fac:	000000d8 	ldrdeq	r0, [r0], -r8
     fb0:	9f300002 	svcls	0x00300002
     fb4:	000000d8 	ldrdeq	r0, [r0], -r8
     fb8:	000000de 	ldrdeq	r0, [r0], -lr
     fbc:	de510001 	cdple	0, 5, cr0, cr1, cr1, {0}
     fc0:	e0000000 	and	r0, r0, r0
     fc4:	04000000 	streq	r0, [r0], #-0
     fc8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fcc:	0000e09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fd0:	0000e400 	andeq	lr, r0, r0, lsl #8
     fd4:	51000100 	mrspl	r0, (UNDEF: 16)
     fd8:	000000e4 	andeq	r0, r0, r4, ror #1
     fdc:	000000e8 	andeq	r0, r0, r8, ror #1
     fe0:	01f30004 	mvnseq	r0, r4
     fe4:	00009f51 	andeq	r9, r0, r1, asr pc
     fe8:	00000000 	andeq	r0, r0, r0
     fec:	00f20000 	rscseq	r0, r2, r0
     ff0:	00f40000 	rscseq	r0, r4, r0
     ff4:	00010000 	andeq	r0, r1, r0
     ff8:	0000f450 	andeq	pc, r0, r0, asr r4	; <UNPREDICTABLE>
     ffc:	0000fa00 	andeq	pc, r0, r0, lsl #20
    1000:	f3000400 	vshl.u8	d0, d0, d0
    1004:	009f5001 	addseq	r5, pc, r1
    1008:	00000000 	andeq	r0, r0, r0
    100c:	f2000000 	vhadd.s8	d0, d0, d0
    1010:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1014:	02000000 	andeq	r0, r0, #0
    1018:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    101c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    1020:	07000000 	streq	r0, [r0, -r0]
    1024:	38007000 	stmdacc	r0, {ip, sp, lr}
    1028:	9f2e301a 	svcls	0x002e301a
	...
    1034:	00000104 	andeq	r0, r0, r4, lsl #2
    1038:	00000106 	andeq	r0, r0, r6, lsl #2
    103c:	06500001 	ldrbeq	r0, [r0], -r1
    1040:	0c000001 	stceq	0, cr0, [r0], {1}
    1044:	04000001 	streq	r0, [r0], #-1
    1048:	5001f300 	andpl	pc, r1, r0, lsl #6
    104c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00010400 	andeq	r0, r1, r0, lsl #8
    1058:	00010600 	andeq	r0, r1, r0, lsl #12
    105c:	30000200 	andcc	r0, r0, r0, lsl #4
    1060:	0001069f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    1064:	00010a00 	andeq	r0, r1, r0, lsl #20
    1068:	70000700 	andvc	r0, r0, r0, lsl #14
    106c:	301a3400 	andscc	r3, sl, r0, lsl #8
    1070:	00009f2e 	andeq	r9, r0, lr, lsr #30
    1074:	00000000 	andeq	r0, r0, r0
    1078:	011e0000 	tsteq	lr, r0
    107c:	01200000 	teqeq	r0, r0
    1080:	00010000 	andeq	r0, r1, r0
    1084:	00012050 	andeq	r2, r1, r0, asr r0
    1088:	00012600 	andeq	r2, r1, r0, lsl #12
    108c:	f3000400 	vshl.u8	d0, d0, d0
    1090:	009f5001 	addseq	r5, pc, r1
    1094:	00000000 	andeq	r0, r0, r0
    1098:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    109c:	20000001 	andcs	r0, r0, r1
    10a0:	02000001 	andeq	r0, r0, #1
    10a4:	209f3000 	addscs	r3, pc, r0
    10a8:	24000001 	strcs	r0, [r0], #-1
    10ac:	09000001 	stmdbeq	r0, {r0}
    10b0:	40007000 	andmi	r7, r0, r0
    10b4:	301a2442 	andscc	r2, sl, r2, asr #8
    10b8:	00009f2e 	andeq	r9, r0, lr, lsr #30
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	01260000 	teqeq	r6, r0
    10c4:	012a0000 	teqeq	sl, r0
    10c8:	00010000 	andeq	r0, r1, r0
    10cc:	00012a51 	andeq	r2, r1, r1, asr sl
    10d0:	00013600 	andeq	r3, r1, r0, lsl #12
    10d4:	f3000400 	vshl.u8	d0, d0, d0
    10d8:	009f5101 	addseq	r5, pc, r1, lsl #2
    10dc:	00000000 	andeq	r0, r0, r0
    10e0:	26000000 	strcs	r0, [r0], -r0
    10e4:	28000001 	stmdacs	r0, {r0}
    10e8:	02000001 	andeq	r0, r0, #1
    10ec:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    10f0:	36000001 	strcc	r0, [r0], -r1
    10f4:	01000001 	tsteq	r0, r1
    10f8:	00005300 	andeq	r5, r0, r0, lsl #6
    10fc:	00000000 	andeq	r0, r0, r0
    1100:	01260000 	teqeq	r6, r0
    1104:	012e0000 	teqeq	lr, r0
    1108:	00020000 	andeq	r0, r2, r0
    110c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1110:	00000000 	andeq	r0, r0, r0
    1114:	01480000 	mrseq	r0, (UNDEF: 72)
    1118:	01920000 	orrseq	r0, r2, r0
    111c:	00010000 	andeq	r0, r1, r0
    1120:	00019251 	andeq	r9, r1, r1, asr r2
    1124:	00019800 	andeq	r9, r1, r0, lsl #16
    1128:	f3000400 	vshl.u8	d0, d0, d0
    112c:	989f5101 	ldmls	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    1130:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    1134:	01000001 	tsteq	r0, r1
    1138:	01ae5100 			; <UNDEFINED> instruction: 0x01ae5100
    113c:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    1140:	00040000 	andeq	r0, r4, r0
    1144:	9f5101f3 	svcls	0x005101f3
    1148:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    114c:	000001c6 	andeq	r0, r0, r6, asr #3
    1150:	c6510001 	ldrbgt	r0, [r1], -r1
    1154:	cc000001 	stcgt	0, cr0, [r0], {1}
    1158:	04000001 	streq	r0, [r0], #-1
    115c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1164:	00000000 	andeq	r0, r0, r0
    1168:	00014800 	andeq	r4, r1, r0, lsl #16
    116c:	00018200 	andeq	r8, r1, r0, lsl #4
    1170:	52000100 	andpl	r0, r0, #0, 2
    1174:	00000182 	andeq	r0, r0, r2, lsl #3
    1178:	00000198 	muleq	r0, r8, r1
    117c:	01f30004 	mvnseq	r0, r4
    1180:	01989f52 	orrseq	r9, r8, r2, asr pc
    1184:	019e0000 	orrseq	r0, lr, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00019e52 	andeq	r9, r1, r2, asr lr
    1190:	0001b400 	andeq	fp, r1, r0, lsl #8
    1194:	f3000400 	vshl.u8	d0, d0, d0
    1198:	b49f5201 	ldrlt	r5, [pc], #513	; 11a0 <__Stack_Size+0xda0>
    119c:	b6000001 	strlt	r0, [r0], -r1
    11a0:	01000001 	tsteq	r0, r1
    11a4:	01b65200 			; <UNDEFINED> instruction: 0x01b65200
    11a8:	01cc0000 	biceq	r0, ip, r0
    11ac:	00040000 	andeq	r0, r4, r0
    11b0:	9f5201f3 	svcls	0x005201f3
	...
    11bc:	00000148 	andeq	r0, r0, r8, asr #2
    11c0:	00000162 	andeq	r0, r0, r2, ror #2
    11c4:	62530001 	subsvs	r0, r3, #1
    11c8:	68000001 	stmdavs	r0, {r0}
    11cc:	04000001 	streq	r0, [r0], #-1
    11d0:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    11d4:	0001689f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    11d8:	00017800 	andeq	r7, r1, r0, lsl #16
    11dc:	53000100 	movwpl	r0, #256	; 0x100
    11e0:	00000178 	andeq	r0, r0, r8, ror r1
    11e4:	000001cc 	andeq	r0, r0, ip, asr #3
    11e8:	01f30004 	mvnseq	r0, r4
    11ec:	00009f53 	andeq	r9, r0, r3, asr pc
    11f0:	00000000 	andeq	r0, r0, r0
    11f4:	01480000 	mrseq	r0, (UNDEF: 72)
    11f8:	01540000 	cmpeq	r4, r0
    11fc:	00020000 	andeq	r0, r2, r0
    1200:	01549f30 	cmpeq	r4, r0, lsr pc
    1204:	01600000 	cmneq	r0, r0
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00016056 	andeq	r6, r1, r6, asr r0
    1210:	00016400 	andeq	r6, r1, r0, lsl #8
    1214:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1218:	00000164 	andeq	r0, r0, r4, ror #2
    121c:	00000168 	andeq	r0, r0, r8, ror #2
    1220:	68530001 	ldmdavs	r3, {r0}^
    1224:	6a000001 	bvs	1230 <__Stack_Size+0xe30>
    1228:	02000001 	andeq	r0, r0, #1
    122c:	6a9f3000 	bvs	fe7cd234 <SCS_BASE+0x1e7bf234>
    1230:	76000001 	strvc	r0, [r0], -r1
    1234:	01000001 	tsteq	r0, r1
    1238:	01765500 	cmneq	r6, r0, lsl #10
    123c:	017a0000 	cmneq	sl, r0
    1240:	00010000 	andeq	r0, r1, r0
    1244:	00017a54 	andeq	r7, r1, r4, asr sl
    1248:	00018400 	andeq	r8, r1, r0, lsl #8
    124c:	53000100 	movwpl	r0, #256	; 0x100
    1250:	00000184 	andeq	r0, r0, r4, lsl #3
    1254:	00000190 	muleq	r0, r0, r1
    1258:	90540001 	subsls	r0, r4, r1
    125c:	94000001 	strls	r0, [r0], #-1
    1260:	01000001 	tsteq	r0, r1
    1264:	01945300 	orrseq	r5, r4, r0, lsl #6
    1268:	01980000 	orrseq	r0, r8, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00019851 	andeq	r9, r1, r1, asr r8
    1274:	0001a000 	andeq	sl, r1, r0
    1278:	53000100 	movwpl	r0, #256	; 0x100
    127c:	000001a0 	andeq	r0, r0, r0, lsr #3
    1280:	000001ac 	andeq	r0, r0, ip, lsr #3
    1284:	ac540001 	mrrcge	0, 0, r0, r4, cr1
    1288:	b0000001 	andlt	r0, r0, r1
    128c:	01000001 	tsteq	r0, r1
    1290:	01b05300 	lslseq	r5, r0, #6
    1294:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    1298:	00010000 	andeq	r0, r1, r0
    129c:	0001b451 	andeq	fp, r1, r1, asr r4
    12a0:	0001b800 	andeq	fp, r1, r0, lsl #16
    12a4:	53000100 	movwpl	r0, #256	; 0x100
    12a8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    12ac:	000001c4 	andeq	r0, r0, r4, asr #3
    12b0:	c4540001 	ldrbgt	r0, [r4], #-1
    12b4:	c8000001 	stmdagt	r0, {r0}
    12b8:	01000001 	tsteq	r0, r1
    12bc:	01c85300 	biceq	r5, r8, r0, lsl #6
    12c0:	01cc0000 	biceq	r0, ip, r0
    12c4:	00010000 	andeq	r0, r1, r0
    12c8:	00000051 	andeq	r0, r0, r1, asr r0
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	00014800 	andeq	r4, r1, r0, lsl #16
    12d4:	00015800 	andeq	r5, r1, r0, lsl #16
    12d8:	30000200 	andcc	r0, r0, r0, lsl #4
    12dc:	0001589f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    12e0:	00015c00 	andeq	r5, r1, r0, lsl #24
    12e4:	37000500 	strcc	r0, [r0, -r0, lsl #10]
    12e8:	9f240074 	svcls	0x00240074
    12ec:	0000015c 	andeq	r0, r0, ip, asr r1
    12f0:	00000160 	andeq	r0, r0, r0, ror #2
    12f4:	60550001 	subsvs	r0, r5, r1
    12f8:	62000001 	andvs	r0, r0, #1
    12fc:	09000001 	stmdbeq	r0, {r0}
    1300:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    1304:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
    1308:	01629f24 	cmneq	r2, r4, lsr #30
    130c:	01680000 	cmneq	r8, r0
    1310:	000a0000 	andeq	r0, sl, r0
    1314:	085301f3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8}^
    1318:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
    131c:	01689f24 	cmneq	r8, r4, lsr #30
    1320:	016e0000 	cmneq	lr, r0
    1324:	00020000 	andeq	r0, r2, r0
    1328:	016e9f30 	cmneq	lr, r0, lsr pc
    132c:	01720000 	cmneq	r2, r0
    1330:	00050000 	andeq	r0, r5, r0
    1334:	24007637 	strcs	r7, [r0], #-1591	; 0x637
    1338:	0001729f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    133c:	00017600 	andeq	r7, r1, r0, lsl #12
    1340:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1344:	00000176 	andeq	r0, r0, r6, ror r1
    1348:	00000178 	andeq	r0, r0, r8, ror r1
    134c:	00730009 	rsbseq	r0, r3, r9
    1350:	761aff08 	ldrvc	pc, [sl], -r8, lsl #30
    1354:	789f2400 	ldmvc	pc, {sl, sp}	; <UNPREDICTABLE>
    1358:	7c000001 	stcvc	0, cr0, [r0], {1}
    135c:	0a000001 	beq	1368 <__Stack_Size+0xf68>
    1360:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1364:	761aff08 	ldrvc	pc, [sl], -r8, lsl #30
    1368:	889f2400 	ldmhi	pc, {sl, sp}	; <UNPREDICTABLE>
    136c:	8c000001 	stchi	0, cr0, [r0], {1}
    1370:	05000001 	streq	r0, [r0, #-1]
    1374:	00724f00 	rsbseq	r4, r2, r0, lsl #30
    1378:	018c9f24 	orreq	r9, ip, r4, lsr #30
    137c:	01900000 	orrseq	r0, r0, r0
    1380:	00010000 	andeq	r0, r1, r0
    1384:	00019053 	andeq	r9, r1, r3, asr r0
    1388:	00019200 	andeq	r9, r1, r0, lsl #4
    138c:	71000900 	tstvc	r0, r0, lsl #18
    1390:	1aff0800 	bne	fffc3398 <SCS_BASE+0x1ffb5398>
    1394:	9f240072 	svcls	0x00240072
    1398:	00000192 	muleq	r0, r2, r1
    139c:	00000198 	muleq	r0, r8, r1
    13a0:	01f3000a 	mvnseq	r0, sl
    13a4:	1aff0851 	bne	fffc34f0 <SCS_BASE+0x1ffb54f0>
    13a8:	9f240072 	svcls	0x00240072
    13ac:	000001a4 	andeq	r0, r0, r4, lsr #3
    13b0:	000001a8 	andeq	r0, r0, r8, lsr #3
    13b4:	724f0005 	subvc	r0, pc, #5
    13b8:	a89f2400 	ldmge	pc, {sl, sp}	; <UNPREDICTABLE>
    13bc:	ac000001 	stcge	0, cr0, [r0], {1}
    13c0:	01000001 	tsteq	r0, r1
    13c4:	01ac5300 			; <UNDEFINED> instruction: 0x01ac5300
    13c8:	01ae0000 			; <UNDEFINED> instruction: 0x01ae0000
    13cc:	00090000 	andeq	r0, r9, r0
    13d0:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    13d4:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    13d8:	0001ae9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    13dc:	0001b400 	andeq	fp, r1, r0, lsl #8
    13e0:	f3000a00 	vpmax.u8	d0, d0, d0
    13e4:	ff085101 			; <UNDEFINED> instruction: 0xff085101
    13e8:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    13ec:	0001bc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    13f0:	0001c000 	andeq	ip, r1, r0
    13f4:	4f000500 	svcmi	0x00000500
    13f8:	9f240072 	svcls	0x00240072
    13fc:	000001c0 	andeq	r0, r0, r0, asr #3
    1400:	000001c4 	andeq	r0, r0, r4, asr #3
    1404:	c4530001 	ldrbgt	r0, [r3], #-1
    1408:	c6000001 	strgt	r0, [r0], -r1
    140c:	09000001 	stmdbeq	r0, {r0}
    1410:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1414:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    1418:	01c69f24 	biceq	r9, r6, r4, lsr #30
    141c:	01cc0000 	biceq	r0, ip, r0
    1420:	000a0000 	andeq	r0, sl, r0
    1424:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    1428:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    142c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1430:	00000000 	andeq	r0, r0, r0
    1434:	01de0000 	bicseq	r0, lr, r0
    1438:	01e00000 	mvneq	r0, r0
    143c:	00010000 	andeq	r0, r1, r0
    1440:	0001e050 	andeq	lr, r1, r0, asr r0
    1444:	0001e400 	andeq	lr, r1, r0, lsl #8
    1448:	f3000400 	vshl.u8	d0, d0, d0
    144c:	009f5001 	addseq	r5, pc, r1
    1450:	00000000 	andeq	r0, r0, r0
    1454:	14000000 	strne	r0, [r0], #-0
    1458:	1c000002 	stcne	0, cr0, [r0], {2}
    145c:	01000002 	tsteq	r0, r2
    1460:	021c5100 	andseq	r5, ip, #0, 2
    1464:	02200000 	eoreq	r0, r0, #0
    1468:	00040000 	andeq	r0, r4, r0
    146c:	9f5101f3 	svcls	0x005101f3
	...
    1478:	00000214 	andeq	r0, r0, r4, lsl r2
    147c:	00000216 	andeq	r0, r0, r6, lsl r2
    1480:	9f300002 	svcls	0x00300002
    1484:	00000216 	andeq	r0, r0, r6, lsl r2
    1488:	0000021c 	andeq	r0, r0, ip, lsl r2
    148c:	1c530001 	mrrcne	0, 0, r0, r3, cr1
    1490:	20000002 	andcs	r0, r0, r2
    1494:	01000002 	tsteq	r0, r2
    1498:	00005100 	andeq	r5, r0, r0, lsl #2
    149c:	00000000 	andeq	r0, r0, r0
    14a0:	02440000 	subeq	r0, r4, #0
    14a4:	02460000 	subeq	r0, r6, #0
    14a8:	00010000 	andeq	r0, r1, r0
    14ac:	00024650 	andeq	r4, r2, r0, asr r6
    14b0:	00024c00 	andeq	r4, r2, r0, lsl #24
    14b4:	f3000400 	vshl.u8	d0, d0, d0
    14b8:	009f5001 	addseq	r5, pc, r1
    14bc:	00000000 	andeq	r0, r0, r0
    14c0:	44000000 	strmi	r0, [r0], #-0
    14c4:	46000002 	strmi	r0, [r0], -r2
    14c8:	02000002 	andeq	r0, r0, #2
    14cc:	469f3000 	ldrmi	r3, [pc], r0
    14d0:	4a000002 	bmi	14e0 <__Stack_Size+0x10e0>
    14d4:	09000002 	stmdbeq	r0, {r1}
    14d8:	40007000 	andmi	r7, r0, r0
    14dc:	301a2441 	andscc	r2, sl, r1, asr #8
    14e0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    14e4:	00000000 	andeq	r0, r0, r0
    14e8:	024c0000 	subeq	r0, ip, #0
    14ec:	029a0000 	addseq	r0, sl, #0
    14f0:	00010000 	andeq	r0, r1, r0
    14f4:	00029a51 	andeq	r9, r2, r1, asr sl
    14f8:	0002a000 	andeq	sl, r2, r0
    14fc:	f3000400 	vshl.u8	d0, d0, d0
    1500:	009f5101 	addseq	r5, pc, r1, lsl #2
    1504:	00000000 	andeq	r0, r0, r0
    1508:	4c000000 	stcmi	0, cr0, [r0], {-0}
    150c:	84000002 	strhi	r0, [r0], #-2
    1510:	01000002 	tsteq	r0, r2
    1514:	02845200 	addeq	r5, r4, #0, 4
    1518:	02a00000 	adceq	r0, r0, #0
    151c:	00040000 	andeq	r0, r4, r0
    1520:	9f5201f3 	svcls	0x005201f3
	...
    152c:	0000024c 	andeq	r0, r0, ip, asr #4
    1530:	00000266 	andeq	r0, r0, r6, ror #4
    1534:	66530001 	ldrbvs	r0, [r3], -r1
    1538:	6c000002 	stcvs	0, cr0, [r0], {2}
    153c:	04000002 	streq	r0, [r0], #-2
    1540:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1544:	00026c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1548:	00027c00 	andeq	r7, r2, r0, lsl #24
    154c:	53000100 	movwpl	r0, #256	; 0x100
    1550:	0000027c 	andeq	r0, r0, ip, ror r2
    1554:	000002a0 	andeq	r0, r0, r0, lsr #5
    1558:	01f30004 	mvnseq	r0, r4
    155c:	00009f53 	andeq	r9, r0, r3, asr pc
    1560:	00000000 	andeq	r0, r0, r0
    1564:	024c0000 	subeq	r0, ip, #0
    1568:	02580000 	subseq	r0, r8, #0
    156c:	00020000 	andeq	r0, r2, r0
    1570:	02589f30 	subseq	r9, r8, #48, 30	; 0xc0
    1574:	02640000 	rsbeq	r0, r4, #0
    1578:	00010000 	andeq	r0, r1, r0
    157c:	00026456 	andeq	r6, r2, r6, asr r4
    1580:	00026800 	andeq	r6, r2, r0, lsl #16
    1584:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1588:	00000268 	andeq	r0, r0, r8, ror #4
    158c:	0000026c 	andeq	r0, r0, ip, ror #4
    1590:	6c530001 	mrrcvs	0, 0, r0, r3, cr1
    1594:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    1598:	02000002 	andeq	r0, r0, #2
    159c:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
    15a0:	7a000002 	bvc	15b0 <__Stack_Size+0x11b0>
    15a4:	01000002 	tsteq	r0, r2
    15a8:	027a5500 	rsbseq	r5, sl, #0, 10
    15ac:	027e0000 	rsbseq	r0, lr, #0
    15b0:	00010000 	andeq	r0, r1, r0
    15b4:	00027e54 	andeq	r7, r2, r4, asr lr
    15b8:	00029c00 	andeq	r9, r2, r0, lsl #24
    15bc:	53000100 	movwpl	r0, #256	; 0x100
    15c0:	0000029c 	muleq	r0, ip, r2
    15c4:	000002a0 	andeq	r0, r0, r0, lsr #5
    15c8:	00510001 	subseq	r0, r1, r1
    15cc:	00000000 	andeq	r0, r0, r0
    15d0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    15d4:	5c000002 	stcpl	0, cr0, [r0], {2}
    15d8:	02000002 	andeq	r0, r0, #2
    15dc:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
    15e0:	60000002 	andvs	r0, r0, r2
    15e4:	05000002 	streq	r0, [r0, #-2]
    15e8:	00743700 	rsbseq	r3, r4, r0, lsl #14
    15ec:	02609f24 	rsbeq	r9, r0, #36, 30	; 0x90
    15f0:	02640000 	rsbeq	r0, r4, #0
    15f4:	00010000 	andeq	r0, r1, r0
    15f8:	00026455 	andeq	r6, r2, r5, asr r4
    15fc:	00026600 	andeq	r6, r2, r0, lsl #12
    1600:	73000900 	movwvc	r0, #2304	; 0x900
    1604:	1aff0800 	bne	fffc360c <SCS_BASE+0x1ffb560c>
    1608:	9f240074 	svcls	0x00240074
    160c:	00000266 	andeq	r0, r0, r6, ror #4
    1610:	0000026c 	andeq	r0, r0, ip, ror #4
    1614:	01f3000a 	mvnseq	r0, sl
    1618:	1aff0853 	bne	fffc376c <SCS_BASE+0x1ffb576c>
    161c:	9f240074 	svcls	0x00240074
    1620:	0000026c 	andeq	r0, r0, ip, ror #4
    1624:	00000272 	andeq	r0, r0, r2, ror r2
    1628:	9f300002 	svcls	0x00300002
    162c:	00000272 	andeq	r0, r0, r2, ror r2
    1630:	00000276 	andeq	r0, r0, r6, ror r2
    1634:	76370005 	ldrtvc	r0, [r7], -r5
    1638:	769f2400 	ldrvc	r2, [pc], r0, lsl #8
    163c:	7a000002 	bvc	164c <__Stack_Size+0x124c>
    1640:	01000002 	tsteq	r0, r2
    1644:	027a5400 	rsbseq	r5, sl, #0, 8
    1648:	027c0000 	rsbseq	r0, ip, #0
    164c:	00090000 	andeq	r0, r9, r0
    1650:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    1654:	2400761a 	strcs	r7, [r0], #-1562	; 0x61a
    1658:	00027c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    165c:	00028000 	andeq	r8, r2, r0
    1660:	f3000a00 	vpmax.u8	d0, d0, d0
    1664:	ff085301 			; <UNDEFINED> instruction: 0xff085301
    1668:	2400761a 	strcs	r7, [r0], #-1562	; 0x61a
    166c:	0002909f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1670:	00029400 	andeq	r9, r2, r0, lsl #8
    1674:	4f000500 	svcmi	0x00000500
    1678:	9f240072 	svcls	0x00240072
    167c:	00000294 	muleq	r0, r4, r2
    1680:	00000298 	muleq	r0, r8, r2
    1684:	98540001 	ldmdals	r4, {r0}^
    1688:	9a000002 	bls	1698 <__Stack_Size+0x1298>
    168c:	09000002 	stmdbeq	r0, {r1}
    1690:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1694:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    1698:	029a9f24 	addseq	r9, sl, #36, 30	; 0x90
    169c:	02a00000 	adceq	r0, r0, #0
    16a0:	000a0000 	andeq	r0, sl, r0
    16a4:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    16a8:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    16ac:	00009f24 	andeq	r9, r0, r4, lsr #30
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	024c0000 	subeq	r0, ip, #0
    16b8:	02820000 	addeq	r0, r2, #0
    16bc:	00020000 	andeq	r0, r2, r0
    16c0:	02829f30 	addeq	r9, r2, #48, 30	; 0xc0
    16c4:	02980000 	addseq	r0, r8, #0
    16c8:	00090000 	andeq	r0, r9, r0
    16cc:	41480073 	hvcmi	32771	; 0x8003
    16d0:	25441a24 	strbcs	r1, [r4, #-2596]	; 0xa24
    16d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	0002a000 	andeq	sl, r2, r0
    16e0:	0002a400 	andeq	sl, r2, r0, lsl #8
    16e4:	51000100 	mrspl	r0, (UNDEF: 16)
    16e8:	000002a4 	andeq	r0, r0, r4, lsr #5
    16ec:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    16f0:	01f30004 	mvnseq	r0, r4
    16f4:	00009f51 	andeq	r9, r0, r1, asr pc
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	02a00000 	adceq	r0, r0, #0
    1700:	02a20000 	adceq	r0, r2, #0
    1704:	00020000 	andeq	r0, r2, r0
    1708:	02a29f30 	adceq	r9, r2, #48, 30	; 0xc0
    170c:	02b00000 	adcseq	r0, r0, #0
    1710:	00010000 	andeq	r0, r1, r0
    1714:	00000053 	andeq	r0, r0, r3, asr r0
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0002a000 	andeq	sl, r2, r0
    1720:	0002a800 	andeq	sl, r2, r0, lsl #16
    1724:	30000200 	andcc	r0, r0, r0, lsl #4
    1728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    172c:	00000000 	andeq	r0, r0, r0
    1730:	0002b400 	andeq	fp, r2, r0, lsl #8
    1734:	0002b800 	andeq	fp, r2, r0, lsl #16
    1738:	50000100 	andpl	r0, r0, r0, lsl #2
    173c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1740:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    1744:	01f30004 	mvnseq	r0, r4
    1748:	00009f50 	andeq	r9, r0, r0, asr pc
    174c:	00000000 	andeq	r0, r0, r0
    1750:	02b40000 	adcseq	r0, r4, #0
    1754:	02b60000 	adcseq	r0, r6, #0
    1758:	00010000 	andeq	r0, r1, r0
    175c:	0002b651 	andeq	fp, r2, r1, asr r6
    1760:	0002bc00 	andeq	fp, r2, r0, lsl #24
    1764:	f3000400 	vshl.u8	d0, d0, d0
    1768:	009f5101 	addseq	r5, pc, r1, lsl #2
    176c:	00000000 	andeq	r0, r0, r0
    1770:	bc000000 	stclt	0, cr0, [r0], {-0}
    1774:	c8000002 	stmdagt	r0, {r1}
    1778:	01000002 	tsteq	r0, r2
    177c:	02c85100 	sbceq	r5, r8, #0, 2
    1780:	02cc0000 	sbceq	r0, ip, #0
    1784:	00040000 	andeq	r0, r4, r0
    1788:	9f5101f3 	svcls	0x005101f3
	...
    1794:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    1798:	000002be 			; <UNDEFINED> instruction: 0x000002be
    179c:	9f300002 	svcls	0x00300002
    17a0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    17a4:	000002c2 	andeq	r0, r0, r2, asr #5
    17a8:	c6530001 	ldrbgt	r0, [r3], -r1
    17ac:	c8000002 	stmdagt	r0, {r1}
    17b0:	01000002 	tsteq	r0, r2
    17b4:	02c85300 	sbceq	r5, r8, #0, 6
    17b8:	02cc0000 	sbceq	r0, ip, #0
    17bc:	00010000 	andeq	r0, r1, r0
    17c0:	00000051 	andeq	r0, r0, r1, asr r0
    17c4:	00000000 	andeq	r0, r0, r0
    17c8:	0002d200 	andeq	sp, r2, r0, lsl #4
    17cc:	0002da00 	andeq	sp, r2, r0, lsl #20
    17d0:	51000100 	mrspl	r0, (UNDEF: 16)
    17d4:	000002da 	ldrdeq	r0, [r0], -sl
    17d8:	000002de 	ldrdeq	r0, [r0], -lr
    17dc:	01f30004 	mvnseq	r0, r4
    17e0:	00009f51 	andeq	r9, r0, r1, asr pc
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	02d20000 	sbcseq	r0, r2, #0
    17ec:	02d40000 	sbcseq	r0, r4, #0
    17f0:	00020000 	andeq	r0, r2, r0
    17f4:	02d49f30 	sbcseq	r9, r4, #48, 30	; 0xc0
    17f8:	02da0000 	sbcseq	r0, sl, #0
    17fc:	00010000 	andeq	r0, r1, r0
    1800:	0002da53 	andeq	sp, r2, r3, asr sl
    1804:	0002de00 	andeq	sp, r2, r0, lsl #28
    1808:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1814:	000002f8 	strdeq	r0, [r0], -r8
    1818:	00000300 	andeq	r0, r0, r0, lsl #6
    181c:	00500001 	subseq	r0, r0, r1
    1820:	04000003 	streq	r0, [r0], #-3
    1824:	04000003 	streq	r0, [r0], #-3
    1828:	5001f300 	andpl	pc, r1, r0, lsl #6
    182c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1830:	00000000 	andeq	r0, r0, r0
    1834:	0002f800 	andeq	pc, r2, r0, lsl #16
    1838:	0002fa00 	andeq	pc, r2, r0, lsl #20
    183c:	30000200 	andcc	r0, r0, r0, lsl #4
    1840:	0002fa9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    1844:	00030400 	andeq	r0, r3, r0, lsl #8
    1848:	71000b00 	tstvc	r0, r0, lsl #22
    184c:	1aff0800 	bne	fffc3854 <SCS_BASE+0x1ffb5854>
    1850:	301a0073 	andscc	r0, sl, r3, ror r0
    1854:	00009f2e 	andeq	r9, r0, lr, lsr #30
    1858:	00000000 	andeq	r0, r0, r0
    185c:	03040000 	movweq	r0, #16384	; 0x4000
    1860:	03060000 	movweq	r0, #24576	; 0x6000
    1864:	00010000 	andeq	r0, r1, r0
    1868:	00030651 	andeq	r0, r3, r1, asr r6
    186c:	00030a00 	andeq	r0, r3, r0, lsl #20
    1870:	f3000400 	vshl.u8	d0, d0, d0
    1874:	009f5101 	addseq	r5, pc, r1, lsl #2
    1878:	00000000 	andeq	r0, r0, r0
    187c:	0a000000 	beq	1884 <__Stack_Size+0x1484>
    1880:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    1884:	01000003 	tsteq	r0, r3
    1888:	030e5000 	movweq	r5, #57344	; 0xe000
    188c:	03200000 	teqeq	r0, #0
    1890:	00040000 	andeq	r0, r4, r0
    1894:	9f5001f3 	svcls	0x005001f3
	...
    18a0:	0000030a 	andeq	r0, r0, sl, lsl #6
    18a4:	00000316 	andeq	r0, r0, r6, lsl r3
    18a8:	16510001 	ldrbne	r0, [r1], -r1
    18ac:	20000003 	andcs	r0, r0, r3
    18b0:	04000003 	streq	r0, [r0], #-3
    18b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    18b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	00030a00 	andeq	r0, r3, r0, lsl #20
    18c4:	00031e00 	andeq	r1, r3, r0, lsl #28
    18c8:	30000200 	andcc	r0, r0, r0, lsl #4
    18cc:	00031e9f 	muleq	r3, pc, lr	; <UNPREDICTABLE>
    18d0:	00032000 	andeq	r2, r3, r0
    18d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    18e0:	0000030a 	andeq	r0, r0, sl, lsl #6
    18e4:	00000316 	andeq	r0, r0, r6, lsl r3
    18e8:	00710009 	rsbseq	r0, r1, r9
    18ec:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    18f0:	169f1aff 			; <UNDEFINED> instruction: 0x169f1aff
    18f4:	20000003 	andcs	r0, r0, r3
    18f8:	0a000003 	beq	190c <__Stack_Size+0x150c>
    18fc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1900:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    1904:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1908:	00000000 	andeq	r0, r0, r0
    190c:	0a000000 	beq	1914 <__Stack_Size+0x1514>
    1910:	0c000003 	stceq	0, cr0, [r0], {3}
    1914:	02000003 	andeq	r0, r0, #3
    1918:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    191c:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    1920:	09000003 	stmdbeq	r0, {r0, r1}
    1924:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1928:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    192c:	031e9f1a 	tsteq	lr, #26, 30	; 0x68
    1930:	03200000 	teqeq	r0, #0
    1934:	000a0000 	andeq	r0, sl, r0
    1938:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    193c:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    1940:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1944:	00000000 	andeq	r0, r0, r0
    1948:	03200000 	teqeq	r0, #0
    194c:	03240000 	teqeq	r4, #0
    1950:	00010000 	andeq	r0, r1, r0
    1954:	00032451 	andeq	r2, r3, r1, asr r4
    1958:	00032800 	andeq	r2, r3, r0, lsl #16
    195c:	f3000400 	vshl.u8	d0, d0, d0
    1960:	009f5101 	addseq	r5, pc, r1, lsl #2
    1964:	00000000 	andeq	r0, r0, r0
    1968:	20000000 	andcs	r0, r0, r0
    196c:	24000003 	strcs	r0, [r0], #-3
    1970:	05000003 	streq	r0, [r0, #-3]
    1974:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    1978:	03249f25 	teqeq	r4, #37, 30	; 0x94
    197c:	03280000 	teqeq	r8, #0
    1980:	00060000 	andeq	r0, r6, r0
    1984:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    1988:	00009f25 	andeq	r9, r0, r5, lsr #30
    198c:	00000000 	andeq	r0, r0, r0
    1990:	00340000 	eorseq	r0, r4, r0
    1994:	00420000 	subeq	r0, r2, r0
    1998:	00010000 	andeq	r0, r1, r0
    199c:	00004250 	andeq	r4, r0, r0, asr r2
    19a0:	00004c00 	andeq	r4, r0, r0, lsl #24
    19a4:	f3000400 	vshl.u8	d0, d0, d0
    19a8:	009f5001 	addseq	r5, pc, r1
    19ac:	00000000 	andeq	r0, r0, r0
    19b0:	34000000 	strcc	r0, [r0], #-0
    19b4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    19b8:	02000000 	andeq	r0, r0, #0
    19bc:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
    19c0:	3c000000 	stccc	0, cr0, [r0], {-0}
    19c4:	01000000 	mrseq	r0, (UNDEF: 0)
    19c8:	00405300 	subeq	r5, r0, r0, lsl #6
    19cc:	00420000 	subeq	r0, r2, r0
    19d0:	00010000 	andeq	r0, r1, r0
    19d4:	00004253 	andeq	r4, r0, r3, asr r2
    19d8:	00004c00 	andeq	r4, r0, r0, lsl #24
    19dc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    19e8:	0000004c 	andeq	r0, r0, ip, asr #32
    19ec:	0000005a 	andeq	r0, r0, sl, asr r0
    19f0:	5a500001 	bpl	14019fc <__Stack_Size+0x14015fc>
    19f4:	64000000 	strvs	r0, [r0], #-0
    19f8:	04000000 	streq	r0, [r0], #-0
    19fc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a04:	00000000 	andeq	r0, r0, r0
    1a08:	00004c00 	andeq	r4, r0, r0, lsl #24
    1a0c:	00005000 	andeq	r5, r0, r0
    1a10:	30000200 	andcc	r0, r0, r0, lsl #4
    1a14:	0000509f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a18:	00005400 	andeq	r5, r0, r0, lsl #8
    1a1c:	53000100 	movwpl	r0, #256	; 0x100
    1a20:	00000058 	andeq	r0, r0, r8, asr r0
    1a24:	0000005a 	andeq	r0, r0, sl, asr r0
    1a28:	5a530001 	bpl	14c1a34 <__Stack_Size+0x14c1634>
    1a2c:	64000000 	strvs	r0, [r0], #-0
    1a30:	01000000 	mrseq	r0, (UNDEF: 0)
    1a34:	00005000 	andeq	r5, r0, r0
    1a38:	00000000 	andeq	r0, r0, r0
    1a3c:	00640000 	rsbeq	r0, r4, r0
    1a40:	00680000 	rsbeq	r0, r8, r0
    1a44:	00010000 	andeq	r0, r1, r0
    1a48:	00006850 	andeq	r6, r0, r0, asr r8
    1a4c:	00007000 	andeq	r7, r0, r0
    1a50:	f3000400 	vshl.u8	d0, d0, d0
    1a54:	009f5001 	addseq	r5, pc, r1
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	70000000 	andvc	r0, r0, r0
    1a60:	74000000 	strvc	r0, [r0], #-0
    1a64:	01000000 	mrseq	r0, (UNDEF: 0)
    1a68:	00745000 	rsbseq	r5, r4, r0
    1a6c:	007e0000 	rsbseq	r0, lr, r0
    1a70:	00040000 	andeq	r0, r4, r0
    1a74:	9f5001f3 	svcls	0x005001f3
	...
    1a84:	0000000e 	andeq	r0, r0, lr
    1a88:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    1a8c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1a90:	04000000 	streq	r0, [r0], #-0
    1a94:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a9c:	00000000 	andeq	r0, r0, r0
    1aa0:	00001800 	andeq	r1, r0, r0, lsl #16
    1aa4:	00002600 	andeq	r2, r0, r0, lsl #12
    1aa8:	50000100 	andpl	r0, r0, r0, lsl #2
    1aac:	00000026 	andeq	r0, r0, r6, lsr #32
    1ab0:	00000030 	andeq	r0, r0, r0, lsr r0
    1ab4:	01f30004 	mvnseq	r0, r4
    1ab8:	00009f50 	andeq	r9, r0, r0, asr pc
    1abc:	00000000 	andeq	r0, r0, r0
    1ac0:	00300000 	eorseq	r0, r0, r0
    1ac4:	003e0000 	eorseq	r0, lr, r0
    1ac8:	00010000 	andeq	r0, r1, r0
    1acc:	00003e50 	andeq	r3, r0, r0, asr lr
    1ad0:	00004800 	andeq	r4, r0, r0, lsl #16
    1ad4:	f3000400 	vshl.u8	d0, d0, d0
    1ad8:	009f5001 	addseq	r5, pc, r1
    1adc:	00000000 	andeq	r0, r0, r0
    1ae0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1ae4:	8c000000 	stchi	0, cr0, [r0], {-0}
    1ae8:	02000000 	andeq	r0, r0, #0
    1aec:	8c9f3000 	ldchi	0, cr3, [pc], {0}
    1af0:	90000000 	andls	r0, r0, r0
    1af4:	07000000 	streq	r0, [r0, -r0]
    1af8:	32007000 	andcc	r7, r0, #0
    1afc:	9f2e301a 	svcls	0x002e301a
	...
    1b08:	00000098 	muleq	r0, r8, r0
    1b0c:	0000009c 	muleq	r0, ip, r0
    1b10:	9f300002 	svcls	0x00300002
    1b14:	0000009c 	muleq	r0, ip, r0
    1b18:	000000a0 	andeq	r0, r0, r0, lsr #1
    1b1c:	00700008 	rsbseq	r0, r0, r8
    1b20:	301a2008 	andscc	r2, sl, r8
    1b24:	00009f2e 	andeq	r9, r0, lr, lsr #30
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	00a80000 	adceq	r0, r8, r0
    1b30:	00b00000 	adcseq	r0, r0, r0
    1b34:	00010000 	andeq	r0, r1, r0
    1b38:	0000b050 	andeq	fp, r0, r0, asr r0
    1b3c:	0000b200 	andeq	fp, r0, r0, lsl #4
    1b40:	f3000400 	vshl.u8	d0, d0, d0
    1b44:	b29f5001 	addslt	r5, pc, #1
    1b48:	b6000000 	strlt	r0, [r0], -r0
    1b4c:	01000000 	mrseq	r0, (UNDEF: 0)
    1b50:	00b65000 	adcseq	r5, r6, r0
    1b54:	00c00000 	sbceq	r0, r0, r0
    1b58:	00040000 	andeq	r0, r4, r0
    1b5c:	9f5001f3 	svcls	0x005001f3
	...
    1b68:	000000c0 	andeq	r0, r0, r0, asr #1
    1b6c:	000000c8 	andeq	r0, r0, r8, asr #1
    1b70:	c8500001 	ldmdagt	r0, {r0}^
    1b74:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    1b78:	04000000 	streq	r0, [r0], #-0
    1b7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b80:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    1b84:	0000d600 	andeq	sp, r0, r0, lsl #12
    1b88:	50000100 	andpl	r0, r0, r0, lsl #2
    1b8c:	000000d6 	ldrdeq	r0, [r0], -r6
    1b90:	000000e0 	andeq	r0, r0, r0, ror #1
    1b94:	01f30004 	mvnseq	r0, r4
    1b98:	00009f50 	andeq	r9, r0, r0, asr pc
    1b9c:	00000000 	andeq	r0, r0, r0
    1ba0:	00c00000 	sbceq	r0, r0, r0
    1ba4:	00d80000 	sbcseq	r0, r8, r0
    1ba8:	00020000 	andeq	r0, r2, r0
    1bac:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    1bb0:	00e00000 	rsceq	r0, r0, r0
    1bb4:	00010000 	andeq	r0, r1, r0
    1bb8:	00000050 	andeq	r0, r0, r0, asr r0
    1bbc:	00000000 	andeq	r0, r0, r0
    1bc0:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1bc4:	00010e00 	andeq	r0, r1, r0, lsl #28
    1bc8:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1bcc:	00010e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    1bd0:	00011400 	andeq	r1, r1, r0, lsl #8
    1bd4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1be0:	00000114 	andeq	r0, r0, r4, lsl r1
    1be4:	0000011b 	andeq	r0, r0, fp, lsl r1
    1be8:	1b500001 	blne	1401bf4 <__Stack_Size+0x14017f4>
    1bec:	4a000001 	bmi	1bf8 <__Stack_Size+0x17f8>
    1bf0:	01000001 	tsteq	r0, r1
    1bf4:	00005400 	andeq	r5, r0, r0, lsl #8
    1bf8:	00000000 	andeq	r0, r0, r0
    1bfc:	01140000 	tsteq	r4, r0
    1c00:	011c0000 	tsteq	ip, r0
    1c04:	00020000 	andeq	r0, r2, r0
    1c08:	011c9f34 	tsteq	ip, r4, lsr pc
    1c0c:	01370000 	teqeq	r7, r0
    1c10:	00010000 	andeq	r0, r1, r0
    1c14:	00013850 	andeq	r3, r1, r0, asr r8
    1c18:	00013e00 	andeq	r3, r1, r0, lsl #28
    1c1c:	50000100 	andpl	r0, r0, r0, lsl #2
    1c20:	00000140 	andeq	r0, r0, r0, asr #2
    1c24:	0000014a 	andeq	r0, r0, sl, asr #2
    1c28:	00500001 	subseq	r0, r0, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	4a000000 	bmi	1c38 <__Stack_Size+0x1838>
    1c34:	52000001 	andpl	r0, r0, #1
    1c38:	01000001 	tsteq	r0, r1
    1c3c:	01525000 	cmpeq	r2, r0
    1c40:	01860000 	orreq	r0, r6, r0
    1c44:	00010000 	andeq	r0, r1, r0
    1c48:	00018655 	andeq	r8, r1, r5, asr r6
    1c4c:	00018c00 	andeq	r8, r1, r0, lsl #24
    1c50:	f3000400 	vshl.u8	d0, d0, d0
    1c54:	009f5001 	addseq	r5, pc, r1
    1c58:	00000000 	andeq	r0, r0, r0
    1c5c:	4a000000 	bmi	1c64 <__Stack_Size+0x1864>
    1c60:	56000001 	strpl	r0, [r0], -r1
    1c64:	02000001 	andeq	r0, r0, #1
    1c68:	569f3400 	ldrpl	r3, [pc], r0, lsl #8
    1c6c:	60000001 	andvs	r0, r0, r1
    1c70:	01000001 	tsteq	r0, r1
    1c74:	01765000 	cmneq	r6, r0
    1c78:	018c0000 	orreq	r0, ip, r0
    1c7c:	00010000 	andeq	r0, r1, r0
    1c80:	00000050 	andeq	r0, r0, r0, asr r0
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	00018c00 	andeq	r8, r1, r0, lsl #24
    1c8c:	00019600 	andeq	r9, r1, r0, lsl #12
    1c90:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1c94:	0001969f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    1c98:	0001a000 	andeq	sl, r1, r0
    1c9c:	50000100 	andpl	r0, r0, r0, lsl #2
    1ca0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1ca4:	000001c8 	andeq	r0, r0, r8, asr #3
    1ca8:	00500001 	subseq	r0, r0, r1
    1cac:	00000000 	andeq	r0, r0, r0
    1cb0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1cb4:	d2000001 	andle	r0, r0, #1
    1cb8:	02000001 	andeq	r0, r0, #1
    1cbc:	d29f3400 	addsle	r3, pc, #0, 8
    1cc0:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    1cc4:	01000001 	tsteq	r0, r1
    1cc8:	01fa5000 	mvnseq	r5, r0
    1ccc:	02060000 	andeq	r0, r6, #0
    1cd0:	00010000 	andeq	r0, r1, r0
    1cd4:	00021c50 	andeq	r1, r2, r0, asr ip
    1cd8:	00023800 	andeq	r3, r2, r0, lsl #16
    1cdc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1ce8:	00000238 	andeq	r0, r0, r8, lsr r2
    1cec:	0000023e 	andeq	r0, r0, lr, lsr r2
    1cf0:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    1cf4:	7a000002 	bvc	1d04 <__Stack_Size+0x1904>
    1cf8:	01000002 	tsteq	r0, r2
    1cfc:	027a5600 	rsbseq	r5, sl, #0, 12
    1d00:	02800000 	addeq	r0, r0, #0
    1d04:	00040000 	andeq	r0, r4, r0
    1d08:	9f5001f3 	svcls	0x005001f3
	...
    1d14:	00000238 	andeq	r0, r0, r8, lsr r2
    1d18:	00000243 	andeq	r0, r0, r3, asr #4
    1d1c:	43510001 	cmpmi	r1, #1
    1d20:	62000002 	andvs	r0, r0, #2
    1d24:	01000002 	tsteq	r0, r2
    1d28:	02625500 	rsbeq	r5, r2, #0, 10
    1d2c:	02800000 	addeq	r0, r0, #0
    1d30:	00040000 	andeq	r0, r4, r0
    1d34:	9f5101f3 	svcls	0x005101f3
	...
    1d40:	00000238 	andeq	r0, r0, r8, lsr r2
    1d44:	00000244 	andeq	r0, r0, r4, asr #4
    1d48:	9f340002 	svcls	0x00340002
    1d4c:	00000244 	andeq	r0, r0, r4, asr #4
    1d50:	0000024c 	andeq	r0, r0, ip, asr #4
    1d54:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1d58:	66000002 	strvs	r0, [r0], -r2
    1d5c:	01000002 	tsteq	r0, r2
    1d60:	026a5000 	rsbeq	r5, sl, #0
    1d64:	02800000 	addeq	r0, r0, #0
    1d68:	00010000 	andeq	r0, r1, r0
    1d6c:	00000050 	andeq	r0, r0, r0, asr r0
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00028000 	andeq	r8, r2, r0
    1d78:	00028600 	andeq	r8, r2, r0, lsl #12
    1d7c:	50000100 	andpl	r0, r0, r0, lsl #2
    1d80:	00000286 	andeq	r0, r0, r6, lsl #5
    1d84:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1d88:	b2550001 	subslt	r0, r5, #1
    1d8c:	b8000002 	stmdalt	r0, {r1}
    1d90:	04000002 	streq	r0, [r0], #-2
    1d94:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d9c:	00000000 	andeq	r0, r0, r0
    1da0:	00028000 	andeq	r8, r2, r0
    1da4:	00028b00 	andeq	r8, r2, r0, lsl #22
    1da8:	51000100 	mrspl	r0, (UNDEF: 16)
    1dac:	0000028b 	andeq	r0, r0, fp, lsl #5
    1db0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1db4:	01f30004 	mvnseq	r0, r4
    1db8:	00009f51 	andeq	r9, r0, r1, asr pc
    1dbc:	00000000 	andeq	r0, r0, r0
    1dc0:	02800000 	addeq	r0, r0, #0
    1dc4:	028c0000 	addeq	r0, ip, #0
    1dc8:	00020000 	andeq	r0, r2, r0
    1dcc:	028c9f34 	addeq	r9, ip, #52, 30	; 0xd0
    1dd0:	02940000 	addseq	r0, r4, #0
    1dd4:	00010000 	andeq	r0, r1, r0
    1dd8:	0002a250 	andeq	sl, r2, r0, asr r2
    1ddc:	0002b800 	andeq	fp, r2, r0, lsl #16
    1de0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1dec:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1df0:	000002be 			; <UNDEFINED> instruction: 0x000002be
    1df4:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    1df8:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    1dfc:	01000002 	tsteq	r0, r2
    1e00:	02f65600 	rscseq	r5, r6, #0, 12
    1e04:	03000000 	movweq	r0, #0
    1e08:	00040000 	andeq	r0, r4, r0
    1e0c:	9f5001f3 	svcls	0x005001f3
	...
    1e18:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1e1c:	000002c3 	andeq	r0, r0, r3, asr #5
    1e20:	c3510001 	cmpgt	r1, #1
    1e24:	00000002 	andeq	r0, r0, r2
    1e28:	04000003 	streq	r0, [r0], #-3
    1e2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e34:	00000000 	andeq	r0, r0, r0
    1e38:	0002b800 	andeq	fp, r2, r0, lsl #16
    1e3c:	0002c400 	andeq	ip, r2, r0, lsl #8
    1e40:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1e44:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1e48:	0002da00 	andeq	sp, r2, r0, lsl #20
    1e4c:	50000100 	andpl	r0, r0, r0, lsl #2
    1e50:	000002e6 	andeq	r0, r0, r6, ror #5
    1e54:	00000300 	andeq	r0, r0, r0, lsl #6
    1e58:	00500001 	subseq	r0, r0, r1
	...
    1e64:	04000003 	streq	r0, [r0], #-3
    1e68:	01000003 	tsteq	r0, r3
    1e6c:	03045000 	movweq	r5, #16384	; 0x4000
    1e70:	03060000 	movweq	r0, #24576	; 0x6000
    1e74:	00040000 	andeq	r0, r4, r0
    1e78:	9f200070 	svcls	0x00200070
    1e7c:	00000306 	andeq	r0, r0, r6, lsl #6
    1e80:	00000310 	andeq	r0, r0, r0, lsl r3
    1e84:	00740004 	rsbseq	r0, r4, r4
    1e88:	03109f20 	tsteq	r0, #32, 30	; 0x80
    1e8c:	036e0000 	cmneq	lr, #0
    1e90:	00010000 	andeq	r0, r1, r0
    1e94:	00036e54 	andeq	r6, r3, r4, asr lr
    1e98:	0003a000 	andeq	sl, r3, r0
    1e9c:	f3000500 	vrshl.u8	d0, d0, d0
    1ea0:	9f205001 	svcls	0x00205001
	...
    1eac:	00000304 	andeq	r0, r0, r4, lsl #6
    1eb0:	00000306 	andeq	r0, r0, r6, lsl #6
    1eb4:	00700007 	rsbseq	r0, r0, r7
    1eb8:	1aff0820 	bne	fffc3f40 <SCS_BASE+0x1ffb5f40>
    1ebc:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1ec0:	00031000 	andeq	r1, r3, r0
    1ec4:	74000700 	strvc	r0, [r0], #-1792	; 0x700
    1ec8:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1ecc:	03109f1a 	tsteq	r0, #26, 30	; 0x68
    1ed0:	036e0000 	cmneq	lr, #0
    1ed4:	00060000 	andeq	r0, r6, r0
    1ed8:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    1edc:	036e9f1a 	cmneq	lr, #26, 30	; 0x68
    1ee0:	03a00000 	moveq	r0, #0
    1ee4:	00080000 	andeq	r0, r8, r0
    1ee8:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1eec:	9f1aff08 	svcls	0x001aff08
	...
    1ef8:	00000304 	andeq	r0, r0, r4, lsl #6
    1efc:	00000306 	andeq	r0, r0, r6, lsl #6
    1f00:	0070000a 	rsbseq	r0, r0, sl
    1f04:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1f08:	9f25381a 	svcls	0x0025381a
    1f0c:	00000306 	andeq	r0, r0, r6, lsl #6
    1f10:	00000310 	andeq	r0, r0, r0, lsl r3
    1f14:	0074000a 	rsbseq	r0, r4, sl
    1f18:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1f1c:	9f25381a 	svcls	0x0025381a
    1f20:	00000310 	andeq	r0, r0, r0, lsl r3
    1f24:	0000036e 	andeq	r0, r0, lr, ror #6
    1f28:	00740009 	rsbseq	r0, r4, r9
    1f2c:	1aff000a 	bne	fffc1f5c <SCS_BASE+0x1ffb3f5c>
    1f30:	6e9f2538 	mrcvs	5, 4, r2, cr15, cr8, {1}
    1f34:	a0000003 	andge	r0, r0, r3
    1f38:	0b000003 	bleq	1f4c <__Stack_Size+0x1b4c>
    1f3c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f40:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
    1f44:	9f25381a 	svcls	0x0025381a
	...
    1f50:	00000304 	andeq	r0, r0, r4, lsl #6
    1f54:	00000306 	andeq	r0, r0, r6, lsl #6
    1f58:	0070000b 	rsbseq	r0, r0, fp
    1f5c:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    1f60:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1f64:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1f68:	00031000 	andeq	r1, r3, r0
    1f6c:	74000b00 	strvc	r0, [r0], #-2816	; 0xb00
    1f70:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1f74:	401a2440 	andsmi	r2, sl, r0, asr #8
    1f78:	03109f25 	tsteq	r0, #37, 30	; 0x94
    1f7c:	036e0000 	cmneq	lr, #0
    1f80:	000a0000 	andeq	r0, sl, r0
    1f84:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    1f88:	401a2440 	andsmi	r2, sl, r0, asr #8
    1f8c:	036e9f25 	cmneq	lr, #37, 30	; 0x94
    1f90:	03a00000 	moveq	r0, #0
    1f94:	000c0000 	andeq	r0, ip, r0
    1f98:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1f9c:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    1fa0:	9f25401a 	svcls	0x0025401a
	...
    1fac:	00000304 	andeq	r0, r0, r4, lsl #6
    1fb0:	00000306 	andeq	r0, r0, r6, lsl #6
    1fb4:	00700006 	rsbseq	r0, r0, r6
    1fb8:	9f254820 	svcls	0x00254820
    1fbc:	00000306 	andeq	r0, r0, r6, lsl #6
    1fc0:	00000310 	andeq	r0, r0, r0, lsl r3
    1fc4:	00740006 	rsbseq	r0, r4, r6
    1fc8:	9f254820 	svcls	0x00254820
    1fcc:	00000310 	andeq	r0, r0, r0, lsl r3
    1fd0:	0000036e 	andeq	r0, r0, lr, ror #6
    1fd4:	00740005 	rsbseq	r0, r4, r5
    1fd8:	6e9f2548 	cdpvs	5, 9, cr2, cr15, cr8, {2}
    1fdc:	a0000003 	andge	r0, r0, r3
    1fe0:	07000003 	streq	r0, [r0, -r3]
    1fe4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fe8:	9f254820 	svcls	0x00254820
	...
    1ff4:	00000300 	andeq	r0, r0, r0, lsl #6
    1ff8:	0000030a 	andeq	r0, r0, sl, lsl #6
    1ffc:	9f340002 	svcls	0x00340002
    2000:	0000030a 	andeq	r0, r0, sl, lsl #6
    2004:	0000032e 	andeq	r0, r0, lr, lsr #6
    2008:	34500001 	ldrbcc	r0, [r0], #-1
    200c:	38000003 	stmdacc	r0, {r0, r1}
    2010:	01000003 	tsteq	r0, r3
    2014:	033e5000 	teqeq	lr, #0
    2018:	03440000 	movteq	r0, #16384	; 0x4000
    201c:	00010000 	andeq	r0, r1, r0
    2020:	00035050 	andeq	r5, r3, r0, asr r0
    2024:	00035400 	andeq	r5, r3, r0, lsl #8
    2028:	50000100 	andpl	r0, r0, r0, lsl #2
    202c:	00000368 	andeq	r0, r0, r8, ror #6
    2030:	0000036c 	andeq	r0, r0, ip, ror #6
    2034:	82500001 	subshi	r0, r0, #1
    2038:	a0000003 	andge	r0, r0, r3
    203c:	01000003 	tsteq	r0, r3
    2040:	00005000 	andeq	r5, r0, r0
    2044:	00000000 	andeq	r0, r0, r0
    2048:	03a00000 	moveq	r0, #0
    204c:	03a80000 			; <UNDEFINED> instruction: 0x03a80000
    2050:	00010000 	andeq	r0, r1, r0
    2054:	0003a850 	andeq	sl, r3, r0, asr r8
    2058:	00042c00 	andeq	r2, r4, r0, lsl #24
    205c:	f3000400 	vshl.u8	d0, d0, d0
    2060:	009f5001 	addseq	r5, pc, r1
    2064:	00000000 	andeq	r0, r0, r0
    2068:	a0000000 	andge	r0, r0, r0
    206c:	ac000003 	stcge	0, cr0, [r0], {3}
    2070:	02000003 	andeq	r0, r0, #3
    2074:	ac9f3400 	cfldrsge	mvf3, [pc], {0}
    2078:	b8000003 	stmdalt	r0, {r0, r1}
    207c:	01000003 	tsteq	r0, r3
    2080:	03d45000 	bicseq	r5, r4, #0
    2084:	03fa0000 	mvnseq	r0, #0
    2088:	00010000 	andeq	r0, r1, r0
    208c:	0003fe50 	andeq	pc, r3, r0, asr lr	; <UNPREDICTABLE>
    2090:	00042c00 	andeq	r2, r4, r0, lsl #24
    2094:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    20a0:	0000042c 	andeq	r0, r0, ip, lsr #8
    20a4:	0000043e 	andeq	r0, r0, lr, lsr r4
    20a8:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    20ac:	80000004 	andhi	r0, r0, r4
    20b0:	04000004 	streq	r0, [r0], #-4
    20b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    20b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20bc:	00000000 	andeq	r0, r0, r0
    20c0:	00042c00 	andeq	r2, r4, r0, lsl #24
    20c4:	00044500 	andeq	r4, r4, r0, lsl #10
    20c8:	51000100 	mrspl	r0, (UNDEF: 16)
    20cc:	00000445 	andeq	r0, r0, r5, asr #8
    20d0:	00000480 	andeq	r0, r0, r0, lsl #9
    20d4:	01f30004 	mvnseq	r0, r4
    20d8:	00009f51 	andeq	r9, r0, r1, asr pc
    20dc:	00000000 	andeq	r0, r0, r0
    20e0:	042c0000 	strteq	r0, [ip], #-0
    20e4:	04450000 	strbeq	r0, [r5], #-0
    20e8:	00010000 	andeq	r0, r1, r0
    20ec:	00044552 	andeq	r4, r4, r2, asr r5
    20f0:	00048000 	andeq	r8, r4, r0
    20f4:	f3000400 	vshl.u8	d0, d0, d0
    20f8:	009f5201 	addseq	r5, pc, r1, lsl #4
    20fc:	00000000 	andeq	r0, r0, r0
    2100:	2c000000 	stccs	0, cr0, [r0], {-0}
    2104:	46000004 	strmi	r0, [r0], -r4
    2108:	02000004 	andeq	r0, r0, #4
    210c:	469f3400 	ldrmi	r3, [pc], r0, lsl #8
    2110:	50000004 	andpl	r0, r0, r4
    2114:	01000004 	tsteq	r0, r4
    2118:	04645000 	strbteq	r5, [r4], #-0
    211c:	04800000 	streq	r0, [r0], #0
    2120:	00010000 	andeq	r0, r1, r0
    2124:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2130:	00002400 	andeq	r2, r0, r0, lsl #8
    2134:	50000100 	andpl	r0, r0, r0, lsl #2
    2138:	00000024 	andeq	r0, r0, r4, lsr #32
    213c:	0000002e 	andeq	r0, r0, lr, lsr #32
    2140:	01f30004 	mvnseq	r0, r4
    2144:	002e9f50 	eoreq	r9, lr, r0, asr pc
    2148:	00460000 	subeq	r0, r6, r0
    214c:	00010000 	andeq	r0, r1, r0
    2150:	00004650 	andeq	r4, r0, r0, asr r6
    2154:	00005000 	andeq	r5, r0, r0
    2158:	f3000400 	vshl.u8	d0, d0, d0
    215c:	509f5001 	addspl	r5, pc, r1
    2160:	52000000 	andpl	r0, r0, #0
    2164:	01000000 	mrseq	r0, (UNDEF: 0)
    2168:	00525000 	subseq	r5, r2, r0
    216c:	005c0000 	subseq	r0, ip, r0
    2170:	00040000 	andeq	r0, r4, r0
    2174:	9f5001f3 	svcls	0x005001f3
    2178:	0000005c 	andeq	r0, r0, ip, asr r0
    217c:	0000005e 	andeq	r0, r0, lr, asr r0
    2180:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    2184:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2188:	04000000 	streq	r0, [r0], #-0
    218c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2190:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2194:	00006a00 	andeq	r6, r0, r0, lsl #20
    2198:	50000100 	andpl	r0, r0, r0, lsl #2
    219c:	0000006a 	andeq	r0, r0, sl, rrx
    21a0:	00000074 	andeq	r0, r0, r4, ror r0
    21a4:	01f30004 	mvnseq	r0, r4
    21a8:	00749f50 	rsbseq	r9, r4, r0, asr pc
    21ac:	00760000 	rsbseq	r0, r6, r0
    21b0:	00010000 	andeq	r0, r1, r0
    21b4:	00007650 	andeq	r7, r0, r0, asr r6
    21b8:	00008000 	andeq	r8, r0, r0
    21bc:	f3000400 	vshl.u8	d0, d0, d0
    21c0:	809f5001 	addshi	r5, pc, r1
    21c4:	84000000 	strhi	r0, [r0], #-0
    21c8:	01000000 	mrseq	r0, (UNDEF: 0)
    21cc:	00845000 	addeq	r5, r4, r0
    21d0:	00980000 	addseq	r0, r8, r0
    21d4:	00040000 	andeq	r0, r4, r0
    21d8:	9f5001f3 	svcls	0x005001f3
    21dc:	00000098 	muleq	r0, r8, r0
    21e0:	000000a4 	andeq	r0, r0, r4, lsr #1
    21e4:	00500001 	subseq	r0, r0, r1
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	ba000000 	blt	21f4 <__Stack_Size+0x1df4>
    21f0:	d6000000 	strle	r0, [r0], -r0
    21f4:	01000000 	mrseq	r0, (UNDEF: 0)
    21f8:	00d65100 	sbcseq	r5, r6, r0, lsl #2
    21fc:	01560000 	cmpeq	r6, r0
    2200:	00040000 	andeq	r0, r4, r0
    2204:	9f5101f3 	svcls	0x005101f3
	...
    2210:	000000ba 	strheq	r0, [r0], -sl
    2214:	000000ca 	andeq	r0, r0, sl, asr #1
    2218:	9f300002 	svcls	0x00300002
    221c:	000000ca 	andeq	r0, r0, sl, asr #1
    2220:	000000ce 	andeq	r0, r0, lr, asr #1
    2224:	00730006 	rsbseq	r0, r3, r6
    2228:	9f1aff08 	svcls	0x001aff08
    222c:	000000ce 	andeq	r0, r0, lr, asr #1
    2230:	00000156 	andeq	r0, r0, r6, asr r1
    2234:	00530001 	subseq	r0, r3, r1
    2238:	00000000 	andeq	r0, r0, r0
    223c:	ba000000 	blt	2244 <__Stack_Size+0x1e44>
    2240:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2244:	02000000 	andeq	r0, r0, #0
    2248:	e09f3000 	adds	r3, pc, r0
    224c:	10000000 	andne	r0, r0, r0
    2250:	01000001 	tsteq	r0, r1
    2254:	01245700 	teqeq	r4, r0, lsl #14
    2258:	01540000 	cmpeq	r4, r0
    225c:	00010000 	andeq	r0, r1, r0
    2260:	00000057 	andeq	r0, r0, r7, asr r0
    2264:	00000000 	andeq	r0, r0, r0
    2268:	0000ba00 	andeq	fp, r0, r0, lsl #20
    226c:	0000d800 	andeq	sp, r0, r0, lsl #16
    2270:	30000200 	andcc	r0, r0, r0, lsl #4
    2274:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2278:	00011000 	andeq	r1, r1, r0
    227c:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2280:	00000116 	andeq	r0, r0, r6, lsl r1
    2284:	00000118 	andeq	r0, r0, r8, lsl r1
    2288:	9f300002 	svcls	0x00300002
    228c:	00000118 	andeq	r0, r0, r8, lsl r1
    2290:	00000154 	andeq	r0, r0, r4, asr r1
    2294:	00540001 	subseq	r0, r4, r1
    2298:	00000000 	andeq	r0, r0, r0
    229c:	ba000000 	blt	22a4 <__Stack_Size+0x1ea4>
    22a0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    22a4:	02000000 	andeq	r0, r0, #0
    22a8:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    22ac:	e4000000 	str	r0, [r0], #-0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00e45600 	rsceq	r5, r4, r0, lsl #12
    22b8:	00e80000 	rsceq	r0, r8, r0
    22bc:	00050000 	andeq	r0, r5, r0
    22c0:	24320074 	ldrtcs	r0, [r2], #-116	; 0x74
    22c4:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    22c8:	00010800 	andeq	r0, r1, r0, lsl #16
    22cc:	5e000100 	adfpls	f0, f0, f0
    22d0:	00000120 	andeq	r0, r0, r0, lsr #2
    22d4:	00000128 	andeq	r0, r0, r8, lsr #2
    22d8:	28560001 	ldmdacs	r6, {r0}^
    22dc:	2c000001 	stccs	0, cr0, [r0], {1}
    22e0:	05000001 	streq	r0, [r0, #-1]
    22e4:	32007400 	andcc	r7, r0, #0, 8
    22e8:	012c9f24 	teqeq	ip, r4, lsr #30
    22ec:	014c0000 	mrseq	r0, (UNDEF: 76)
    22f0:	00010000 	andeq	r0, r1, r0
    22f4:	0000005e 	andeq	r0, r0, lr, asr r0
    22f8:	00000000 	andeq	r0, r0, r0
    22fc:	0000ba00 	andeq	fp, r0, r0, lsl #20
    2300:	0000d600 	andeq	sp, r0, r0, lsl #12
    2304:	30000200 	andcc	r0, r0, r0, lsl #4
    2308:	0000d69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    230c:	00011000 	andeq	r1, r1, r0
    2310:	51000100 	mrspl	r0, (UNDEF: 16)
    2314:	00000116 	andeq	r0, r0, r6, lsl r1
    2318:	00000154 	andeq	r0, r0, r4, asr r1
    231c:	00510001 	subseq	r0, r1, r1
    2320:	00000000 	andeq	r0, r0, r0
    2324:	ba000000 	blt	232c <__Stack_Size+0x1f2c>
    2328:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    232c:	02000000 	andeq	r0, r0, #0
    2330:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    2334:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    2338:	05000000 	streq	r0, [r0, #-0]
    233c:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    2340:	00ee9f24 	rsceq	r9, lr, r4, lsr #30
    2344:	00f80000 	rscseq	r0, r8, r0
    2348:	00010000 	andeq	r0, r1, r0
    234c:	0000f856 	andeq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    2350:	00010800 	andeq	r0, r1, r0, lsl #16
    2354:	3f000500 	svccc	0x00000500
    2358:	9f24007e 	svcls	0x0024007e
    235c:	0000012c 	andeq	r0, r0, ip, lsr #2
    2360:	00000132 	andeq	r0, r0, r2, lsr r1
    2364:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    2368:	329f2400 	addscc	r2, pc, #0, 8
    236c:	3c000001 	stccc	0, cr0, [r0], {1}
    2370:	01000001 	tsteq	r0, r1
    2374:	013c5600 	teqeq	ip, r0, lsl #12
    2378:	014c0000 	mrseq	r0, (UNDEF: 76)
    237c:	00050000 	andeq	r0, r5, r0
    2380:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    2384:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2388:	00000000 	andeq	r0, r0, r0
    238c:	00016600 	andeq	r6, r1, r0, lsl #12
    2390:	00016e00 	andeq	r6, r1, r0, lsl #28
    2394:	50000100 	andpl	r0, r0, r0, lsl #2
    2398:	0000016e 	andeq	r0, r0, lr, ror #2
    239c:	00000172 	andeq	r0, r0, r2, ror r1
    23a0:	01f30004 	mvnseq	r0, r4
    23a4:	00009f50 	andeq	r9, r0, r0, asr pc
    23a8:	00000000 	andeq	r0, r0, r0
    23ac:	01660000 	cmneq	r6, r0
    23b0:	01680000 	cmneq	r8, r0
    23b4:	00020000 	andeq	r0, r2, r0
    23b8:	01689f30 	cmneq	r8, r0, lsr pc
    23bc:	01720000 	cmneq	r2, r0
    23c0:	000c0000 	andeq	r0, ip, r0
    23c4:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    23c8:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    23cc:	9f2e301a 	svcls	0x002e301a
	...
    23d8:	00000172 	andeq	r0, r0, r2, ror r1
    23dc:	00000174 	andeq	r0, r0, r4, ror r1
    23e0:	74500001 	ldrbvc	r0, [r0], #-1
    23e4:	78000001 	stmdavc	r0, {r0}
    23e8:	04000001 	streq	r0, [r0], #-1
    23ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    23f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    23f4:	00000000 	andeq	r0, r0, r0
    23f8:	00017800 	andeq	r7, r1, r0, lsl #16
    23fc:	00018000 	andeq	r8, r1, r0
    2400:	50000100 	andpl	r0, r0, r0, lsl #2
    2404:	00000180 	andeq	r0, r0, r0, lsl #3
    2408:	00000184 	andeq	r0, r0, r4, lsl #3
    240c:	01f30004 	mvnseq	r0, r4
    2410:	00009f50 	andeq	r9, r0, r0, asr pc
    2414:	00000000 	andeq	r0, r0, r0
    2418:	01780000 	cmneq	r8, r0
    241c:	017a0000 	cmneq	sl, r0
    2420:	00020000 	andeq	r0, r2, r0
    2424:	017a9f30 	cmneq	sl, r0, lsr pc
    2428:	01840000 	orreq	r0, r4, r0
    242c:	000c0000 	andeq	r0, ip, r0
    2430:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    2434:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    2438:	9f2e301a 	svcls	0x002e301a
	...
    2444:	00000184 	andeq	r0, r0, r4, lsl #3
    2448:	00000186 	andeq	r0, r0, r6, lsl #3
    244c:	86500001 	ldrbhi	r0, [r0], -r1
    2450:	8a000001 	bhi	245c <__Stack_Size+0x205c>
    2454:	04000001 	streq	r0, [r0], #-1
    2458:	5001f300 	andpl	pc, r1, r0, lsl #6
    245c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2460:	00000000 	andeq	r0, r0, r0
    2464:	0001a000 	andeq	sl, r1, r0
    2468:	0001a400 	andeq	sl, r1, r0, lsl #8
    246c:	40000400 	andmi	r0, r0, r0, lsl #8
    2470:	a49f243c 	ldrge	r2, [pc], #1084	; 2478 <__Stack_Size+0x2078>
    2474:	ac000001 	stcge	0, cr0, [r0], {1}
    2478:	01000001 	tsteq	r0, r1
    247c:	00005300 	andeq	r5, r0, r0, lsl #6
    2480:	00000000 	andeq	r0, r0, r0
    2484:	01b00000 	movseq	r0, r0
    2488:	01c20000 	biceq	r0, r2, r0
    248c:	00010000 	andeq	r0, r1, r0
    2490:	0001c250 	andeq	ip, r1, r0, asr r2
    2494:	0001cc00 	andeq	ip, r1, r0, lsl #24
    2498:	f3000400 	vshl.u8	d0, d0, d0
    249c:	009f5001 	addseq	r5, pc, r1
    24a0:	00000000 	andeq	r0, r0, r0
    24a4:	b0000000 	andlt	r0, r0, r0
    24a8:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    24ac:	01000001 	tsteq	r0, r1
    24b0:	01be5100 			; <UNDEFINED> instruction: 0x01be5100
    24b4:	01cc0000 	biceq	r0, ip, r0
    24b8:	00040000 	andeq	r0, r4, r0
    24bc:	9f5101f3 	svcls	0x005101f3
	...
    24c8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    24cc:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    24d0:	9f300002 	svcls	0x00300002
    24d4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    24d8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    24dc:	0073000f 	rsbseq	r0, r3, pc
    24e0:	1aff800a 	bne	fffe2510 <SCS_BASE+0x1ffd4510>
    24e4:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    24e8:	2124341a 	teqcs	r4, sl, lsl r4
    24ec:	0001c29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    24f0:	0001cc00 	andeq	ip, r1, r0, lsl #24
    24f4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2500:	000001d8 	ldrdeq	r0, [r0], -r8
    2504:	0000021a 	andeq	r0, r0, sl, lsl r2
    2508:	1a500001 	bne	1402514 <__Stack_Size+0x1402114>
    250c:	2c000002 	stccs	0, cr0, [r0], {2}
    2510:	04000002 	streq	r0, [r0], #-2
    2514:	5001f300 	andpl	pc, r1, r0, lsl #6
    2518:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    251c:	00000000 	andeq	r0, r0, r0
    2520:	0001d800 	andeq	sp, r1, r0, lsl #16
    2524:	0001e800 	andeq	lr, r1, r0, lsl #16
    2528:	30000200 	andcc	r0, r0, r0, lsl #4
    252c:	0001e89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2530:	00021e00 	andeq	r1, r2, r0, lsl #28
    2534:	52000100 	andpl	r0, r0, #0, 2
    2538:	0000021e 	andeq	r0, r0, lr, lsl r2
    253c:	0000022c 	andeq	r0, r0, ip, lsr #4
    2540:	01f30008 	mvnseq	r0, r8
    2544:	ffff0a50 			; <UNDEFINED> instruction: 0xffff0a50
    2548:	00009f1a 	andeq	r9, r0, sl, lsl pc
    254c:	00000000 	andeq	r0, r0, r0
    2550:	01d80000 	bicseq	r0, r8, r0
    2554:	01fa0000 	mvnseq	r0, r0
    2558:	00020000 	andeq	r0, r2, r0
    255c:	01fa9f30 	mvnseq	r9, r0, lsr pc
    2560:	02160000 	andseq	r0, r6, #0
    2564:	000b0000 	andeq	r0, fp, r0
    2568:	4e007033 	mcrmi	0, 0, r7, cr0, cr3, {1}
    256c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    2570:	009f2425 	addseq	r2, pc, r5, lsr #8
    2574:	00000000 	andeq	r0, r0, r0
    2578:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    257c:	e6000001 	str	r0, [r0], -r1
    2580:	02000001 	andeq	r0, r0, #1
    2584:	e69f3000 	ldr	r3, [pc], r0
    2588:	2c000001 	stccs	0, cr0, [r0], {1}
    258c:	01000002 	tsteq	r0, r2
    2590:	00005300 	andeq	r5, r0, r0, lsl #6
    2594:	00000000 	andeq	r0, r0, r0
    2598:	01d80000 	bicseq	r0, r8, r0
    259c:	01e60000 	mvneq	r0, r0
    25a0:	00020000 	andeq	r0, r2, r0
    25a4:	01e69f30 	mvneq	r9, r0, lsr pc
    25a8:	021a0000 	andseq	r0, sl, #0
    25ac:	00090000 	andeq	r0, r9, r0
    25b0:	3f4e0070 	svccc	0x004e0070
    25b4:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    25b8:	00021a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    25bc:	00022c00 	andeq	r2, r2, r0, lsl #24
    25c0:	f3000a00 	vpmax.u8	d0, d0, d0
    25c4:	3f4e5001 	svccc	0x004e5001
    25c8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    25cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25d0:	00000000 	andeq	r0, r0, r0
    25d4:	00022c00 	andeq	r2, r2, r0, lsl #24
    25d8:	00025000 	andeq	r5, r2, r0
    25dc:	50000100 	andpl	r0, r0, r0, lsl #2
    25e0:	00000250 	andeq	r0, r0, r0, asr r2
    25e4:	00000256 	andeq	r0, r0, r6, asr r2
    25e8:	01f30004 	mvnseq	r0, r4
    25ec:	00009f50 	andeq	r9, r0, r0, asr pc
    25f0:	00000000 	andeq	r0, r0, r0
    25f4:	022c0000 	eoreq	r0, ip, #0
    25f8:	02340000 	eorseq	r0, r4, #0
    25fc:	00010000 	andeq	r0, r1, r0
    2600:	00023451 	andeq	r3, r2, r1, asr r4
    2604:	00025600 	andeq	r5, r2, r0, lsl #12
    2608:	f3000400 	vshl.u8	d0, d0, d0
    260c:	009f5101 	addseq	r5, pc, r1, lsl #2
    2610:	00000000 	andeq	r0, r0, r0
    2614:	2c000000 	stccs	0, cr0, [r0], {-0}
    2618:	40000002 	andmi	r0, r0, r2
    261c:	02000002 	andeq	r0, r0, #2
    2620:	409f3000 	addsmi	r3, pc, r0
    2624:	46000002 	strmi	r0, [r0], -r2
    2628:	05000002 	streq	r0, [r0, #-2]
    262c:	00733f00 	rsbseq	r3, r3, r0, lsl #30
    2630:	02469f24 	subeq	r9, r6, #36, 30	; 0x90
    2634:	024a0000 	subeq	r0, sl, #0
    2638:	00010000 	andeq	r0, r1, r0
    263c:	00024a52 	andeq	r4, r2, r2, asr sl
    2640:	00025600 	andeq	r5, r2, r0, lsl #12
    2644:	3f000500 	svccc	0x00000500
    2648:	9f240073 	svcls	0x00240073
	...
    2658:	0000001c 	andeq	r0, r0, ip, lsl r0
    265c:	9f300002 	svcls	0x00300002
    2660:	0000001c 	andeq	r0, r0, ip, lsl r0
    2664:	00000034 	andeq	r0, r0, r4, lsr r0
    2668:	00520001 	subseq	r0, r2, r1
    266c:	00000000 	andeq	r0, r0, r0
    2670:	34000000 	strcc	r0, [r0], #-0
    2674:	4a000000 	bmi	267c <__Stack_Size+0x227c>
    2678:	02000000 	andeq	r0, r0, #0
    267c:	4a9f3000 	bmi	fe7ce684 <SCS_BASE+0x1e7c0684>
    2680:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2684:	02000000 	andeq	r0, r0, #0
    2688:	4c9f3100 	ldfmis	f3, [pc], {0}
    268c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2690:	02000000 	andeq	r0, r0, #0
    2694:	4e9f3200 	cdpmi	2, 9, cr3, cr15, cr0, {0}
    2698:	64000000 	strvs	r0, [r0], #-0
    269c:	02000000 	andeq	r0, r0, #0
    26a0:	009f3300 	addseq	r3, pc, r0, lsl #6
    26a4:	00000000 	andeq	r0, r0, r0
    26a8:	64000000 	strvs	r0, [r0], #-0
    26ac:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    26b0:	01000000 	mrseq	r0, (UNDEF: 0)
    26b4:	00685000 	rsbeq	r5, r8, r0
    26b8:	00780000 	rsbseq	r0, r8, r0
    26bc:	00040000 	andeq	r0, r4, r0
    26c0:	9f5001f3 	svcls	0x005001f3
	...
    26cc:	00000078 	andeq	r0, r0, r8, ror r0
    26d0:	00000090 	muleq	r0, r0, r0
    26d4:	9f300002 	svcls	0x00300002
    26d8:	00000090 	muleq	r0, r0, r0
    26dc:	00000098 	muleq	r0, r8, r0
    26e0:	98540001 	ldmdals	r4, {r0}^
    26e4:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    26e8:	01000000 	mrseq	r0, (UNDEF: 0)
    26ec:	00ae5100 	adceq	r5, lr, r0, lsl #2
    26f0:	00c00000 	sbceq	r0, r0, r0
    26f4:	00010000 	andeq	r0, r1, r0
    26f8:	0000c052 	andeq	ip, r0, r2, asr r0
    26fc:	0000c200 	andeq	ip, r0, r0, lsl #4
    2700:	72000600 	andvc	r0, r0, #0, 12
    2704:	1a007100 	bne	1eb0c <__Stack_Size+0x1e70c>
    2708:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    270c:	0000c400 	andeq	ip, r0, r0, lsl #8
    2710:	52000100 	andpl	r0, r0, #0, 2
    2714:	000000de 	ldrdeq	r0, [r0], -lr
    2718:	000000fc 	strdeq	r0, [r0], -ip
    271c:	9f300002 	svcls	0x00300002
	...
    2728:	00000078 	andeq	r0, r0, r8, ror r0
    272c:	000000b2 	strheq	r0, [r0], -r2
    2730:	9f300002 	svcls	0x00300002
    2734:	000000bc 	strheq	r0, [r0], -ip
    2738:	000000c4 	andeq	r0, r0, r4, asr #1
    273c:	c4540001 	ldrbgt	r0, [r4], #-1
    2740:	cc000000 	stcgt	0, cr0, [r0], {-0}
    2744:	01000000 	mrseq	r0, (UNDEF: 0)
    2748:	00de5200 	sbcseq	r5, lr, r0, lsl #4
    274c:	00fc0000 	rscseq	r0, ip, r0
    2750:	00020000 	andeq	r0, r2, r0
    2754:	00009f30 	andeq	r9, r0, r0, lsr pc
    2758:	00000000 	andeq	r0, r0, r0
    275c:	00780000 	rsbseq	r0, r8, r0
    2760:	00bc0000 	adcseq	r0, ip, r0
    2764:	00020000 	andeq	r0, r2, r0
    2768:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
    276c:	00ce0000 	sbceq	r0, lr, r0
    2770:	00010000 	andeq	r0, r1, r0
    2774:	0000ce51 	andeq	ip, r0, r1, asr lr
    2778:	0000de00 	andeq	sp, r0, r0, lsl #28
    277c:	08000600 	stmdaeq	r0, {r9, sl}
    2780:	240075ff 	strcs	r7, [r0], #-1535	; 0x5ff
    2784:	0000de9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    2788:	0000fc00 	andeq	pc, r0, r0, lsl #24
    278c:	30000200 	andcc	r0, r0, r0, lsl #4
    2790:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2794:	00000000 	andeq	r0, r0, r0
    2798:	00007800 	andeq	r7, r0, r0, lsl #16
    279c:	00009000 	andeq	r9, r0, r0
    27a0:	30000200 	andcc	r0, r0, r0, lsl #4
    27a4:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27a8:	00009400 	andeq	r9, r0, r0, lsl #8
    27ac:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    27b0:	9f1c0074 	svcls	0x001c0074
    27b4:	00000094 	muleq	r0, r4, r0
    27b8:	00000098 	muleq	r0, r8, r0
    27bc:	98510001 	ldmdals	r1, {r0}^
    27c0:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    27c4:	05000000 	streq	r0, [r0, #-0]
    27c8:	00743400 	rsbseq	r3, r4, r0, lsl #8
    27cc:	00de9f1c 	sbcseq	r9, lr, ip, lsl pc
    27d0:	00fc0000 	rscseq	r0, ip, r0
    27d4:	00020000 	andeq	r0, r2, r0
    27d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    27dc:	00000000 	andeq	r0, r0, r0
    27e0:	00780000 	rsbseq	r0, r8, r0
    27e4:	00900000 	addseq	r0, r0, r0
    27e8:	00020000 	andeq	r0, r2, r0
    27ec:	00909f3f 	addseq	r9, r0, pc, lsr pc
    27f0:	009c0000 	addseq	r0, ip, r0
    27f4:	00050000 	andeq	r0, r5, r0
    27f8:	2500743f 	strcs	r7, [r0, #-1087]	; 0x43f
    27fc:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2800:	0000a400 	andeq	sl, r0, r0, lsl #8
    2804:	52000100 	andpl	r0, r0, #0, 2
    2808:	000000de 	ldrdeq	r0, [r0], -lr
    280c:	000000fc 	strdeq	r0, [r0], -ip
    2810:	9f3f0002 	svcls	0x003f0002
	...
    281c:	00000118 	andeq	r0, r0, r8, lsl r1
    2820:	0000011a 	andeq	r0, r0, sl, lsl r1
    2824:	1a500001 	bne	1402830 <__Stack_Size+0x1402430>
    2828:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    282c:	04000001 	streq	r0, [r0], #-1
    2830:	5001f300 	andpl	pc, r1, r0, lsl #6
    2834:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2838:	00000000 	andeq	r0, r0, r0
    283c:	00013000 	andeq	r3, r1, r0
    2840:	00014200 	andeq	r4, r1, r0, lsl #4
    2844:	50000100 	andpl	r0, r0, r0, lsl #2
    2848:	00000142 	andeq	r0, r0, r2, asr #2
    284c:	00000150 	andeq	r0, r0, r0, asr r1
    2850:	01f30004 	mvnseq	r0, r4
    2854:	00009f50 	andeq	r9, r0, r0, asr pc
    2858:	00000000 	andeq	r0, r0, r0
    285c:	01300000 	teqeq	r0, r0
    2860:	01420000 	mrseq	r0, (UNDEF: 66)
    2864:	00020000 	andeq	r0, r2, r0
    2868:	01429f30 	cmpeq	r2, r0, lsr pc
    286c:	01440000 	mrseq	r0, (UNDEF: 68)
    2870:	00090000 	andeq	r0, r9, r0
    2874:	00720070 	rsbseq	r0, r2, r0, ror r0
    2878:	2900721a 	stmdbcs	r0, {r1, r3, r4, r9, ip, sp, lr}
    287c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2880:	00000000 	andeq	r0, r0, r0
    2884:	00013000 	andeq	r3, r1, r0
    2888:	00013800 	andeq	r3, r1, r0, lsl #16
    288c:	30000200 	andcc	r0, r0, r0, lsl #4
    2890:	0001389f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    2894:	00015000 	andeq	r5, r1, r0
    2898:	52000100 	andpl	r0, r0, #0, 2
	...
    28a4:	0000015c 	andeq	r0, r0, ip, asr r1
    28a8:	00000164 	andeq	r0, r0, r4, ror #2
    28ac:	64500001 	ldrbvs	r0, [r0], #-1
    28b0:	74000001 	strvc	r0, [r0], #-1
    28b4:	04000001 	streq	r0, [r0], #-1
    28b8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	00018400 	andeq	r8, r1, r0, lsl #8
    28c8:	00019600 	andeq	r9, r1, r0, lsl #12
    28cc:	50000100 	andpl	r0, r0, r0, lsl #2
    28d0:	00000196 	muleq	r0, r6, r1
    28d4:	000001a4 	andeq	r0, r0, r4, lsr #3
    28d8:	01f30004 	mvnseq	r0, r4
    28dc:	00009f50 	andeq	r9, r0, r0, asr pc
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	01840000 	orreq	r0, r4, r0
    28e8:	01960000 	orrseq	r0, r6, r0
    28ec:	00020000 	andeq	r0, r2, r0
    28f0:	01969f30 	orrseq	r9, r6, r0, lsr pc
    28f4:	01980000 	orrseq	r0, r8, r0
    28f8:	00090000 	andeq	r0, r9, r0
    28fc:	00720070 	rsbseq	r0, r2, r0, ror r0
    2900:	2900721a 	stmdbcs	r0, {r1, r3, r4, r9, ip, sp, lr}
    2904:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2908:	00000000 	andeq	r0, r0, r0
    290c:	00018400 	andeq	r8, r1, r0, lsl #8
    2910:	00018c00 	andeq	r8, r1, r0, lsl #24
    2914:	30000200 	andcc	r0, r0, r0, lsl #4
    2918:	00018c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    291c:	0001a400 	andeq	sl, r1, r0, lsl #8
    2920:	52000100 	andpl	r0, r0, #0, 2
	...
    292c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    2930:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    2934:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2938:	c4000001 	strgt	r0, [r0], #-1
    293c:	04000001 	streq	r0, [r0], #-1
    2940:	5001f300 	andpl	pc, r1, r0, lsl #6
    2944:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2948:	00000000 	andeq	r0, r0, r0
    294c:	0001b000 	andeq	fp, r1, r0
    2950:	0001b400 	andeq	fp, r1, r0, lsl #8
    2954:	51000100 	mrspl	r0, (UNDEF: 16)
    2958:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    295c:	000001c4 	andeq	r0, r0, r4, asr #3
    2960:	01f30004 	mvnseq	r0, r4
    2964:	00009f51 	andeq	r9, r0, r1, asr pc
    2968:	00000000 	andeq	r0, r0, r0
    296c:	01e40000 	mvneq	r0, r0
    2970:	01ec0000 	mvneq	r0, r0
    2974:	00010000 	andeq	r0, r1, r0
    2978:	0001ec50 	andeq	lr, r1, r0, asr ip
    297c:	0001ee00 	andeq	lr, r1, r0, lsl #28
    2980:	f3000400 	vshl.u8	d0, d0, d0
    2984:	ee9f5001 	cdp	0, 9, cr5, cr15, cr1, {0}
    2988:	f2000001 	vhadd.s8	d0, d0, d1
    298c:	01000001 	tsteq	r0, r1
    2990:	01f25000 	mvnseq	r5, r0
    2994:	01fc0000 	mvnseq	r0, r0
    2998:	00040000 	andeq	r0, r4, r0
    299c:	9f5001f3 	svcls	0x005001f3
	...
    29a8:	000001fc 	strdeq	r0, [r0], -ip
    29ac:	00000200 	andeq	r0, r0, r0, lsl #4
    29b0:	00500001 	subseq	r0, r0, r1
    29b4:	1c000002 	stcne	0, cr0, [r0], {2}
    29b8:	04000002 	streq	r0, [r0], #-2
    29bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    29c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	0001fc00 	andeq	pc, r1, r0, lsl #24
    29cc:	00020a00 	andeq	r0, r2, r0, lsl #20
    29d0:	51000100 	mrspl	r0, (UNDEF: 16)
    29d4:	0000020a 	andeq	r0, r0, sl, lsl #4
    29d8:	0000020e 	andeq	r0, r0, lr, lsl #4
    29dc:	01f30004 	mvnseq	r0, r4
    29e0:	020e9f51 	andeq	r9, lr, #324	; 0x144
    29e4:	02100000 	andseq	r0, r0, #0
    29e8:	00010000 	andeq	r0, r1, r0
    29ec:	00021051 	andeq	r1, r2, r1, asr r0
    29f0:	00021c00 	andeq	r1, r2, r0, lsl #24
    29f4:	f3000400 	vshl.u8	d0, d0, d0
    29f8:	009f5101 	addseq	r5, pc, r1, lsl #2
    29fc:	00000000 	andeq	r0, r0, r0
    2a00:	fc000000 	stc2	0, cr0, [r0], {-0}
    2a04:	04000001 	streq	r0, [r0], #-1
    2a08:	02000002 	andeq	r0, r0, #2
    2a0c:	049f3000 	ldreq	r3, [pc], #0	; 2a14 <__Stack_Size+0x2614>
    2a10:	0c000002 	stceq	0, cr0, [r0], {2}
    2a14:	01000002 	tsteq	r0, r2
    2a18:	020c5200 	andeq	r5, ip, #0, 4
    2a1c:	020e0000 	andeq	r0, lr, #0
    2a20:	00050000 	andeq	r0, r5, r0
    2a24:	24007031 	strcs	r7, [r0], #-49	; 0x31
    2a28:	00020e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2a2c:	00021400 	andeq	r1, r2, r0, lsl #8
    2a30:	52000100 	andpl	r0, r0, #0, 2
    2a34:	00000214 	andeq	r0, r0, r4, lsl r2
    2a38:	0000021c 	andeq	r0, r0, ip, lsl r2
    2a3c:	70310005 	eorsvc	r0, r1, r5
    2a40:	009f2400 	addseq	r2, pc, r0, lsl #8
    2a44:	00000000 	andeq	r0, r0, r0
    2a48:	1c000000 	stcne	0, cr0, [r0], {-0}
    2a4c:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    2a50:	01000002 	tsteq	r0, r2
    2a54:	023e5000 	eorseq	r5, lr, #0
    2a58:	02680000 	rsbeq	r0, r8, #0
    2a5c:	00040000 	andeq	r0, r4, r0
    2a60:	9f5001f3 	svcls	0x005001f3
	...
    2a6c:	0000021c 	andeq	r0, r0, ip, lsl r2
    2a70:	0000022e 	andeq	r0, r0, lr, lsr #4
    2a74:	2e510001 	cdpcs	0, 5, cr0, cr1, cr1, {0}
    2a78:	68000002 	stmdavs	r0, {r1}
    2a7c:	04000002 	streq	r0, [r0], #-2
    2a80:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2a84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a88:	00000000 	andeq	r0, r0, r0
    2a8c:	00021c00 	andeq	r1, r2, r0, lsl #24
    2a90:	00023600 	andeq	r3, r2, r0, lsl #12
    2a94:	52000100 	andpl	r0, r0, #0, 2
    2a98:	00000236 	andeq	r0, r0, r6, lsr r2
    2a9c:	00000268 	andeq	r0, r0, r8, ror #4
    2aa0:	01f30004 	mvnseq	r0, r4
    2aa4:	00009f52 	andeq	r9, r0, r2, asr pc
    2aa8:	00000000 	andeq	r0, r0, r0
    2aac:	021c0000 	andseq	r0, ip, #0
    2ab0:	02280000 	eoreq	r0, r8, #0
    2ab4:	00020000 	andeq	r0, r2, r0
    2ab8:	02289f30 	eoreq	r9, r8, #48, 30	; 0xc0
    2abc:	022c0000 	eoreq	r0, ip, #0
    2ac0:	00050000 	andeq	r0, r5, r0
    2ac4:	1c007334 	stcne	3, cr7, [r0], {52}	; 0x34
    2ac8:	00022c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2acc:	00023000 	andeq	r3, r2, r0
    2ad0:	54000100 	strpl	r0, [r0], #-256	; 0x100
    2ad4:	00000230 	andeq	r0, r0, r0, lsr r2
    2ad8:	00000234 	andeq	r0, r0, r4, lsr r2
    2adc:	73340005 	teqvc	r4, #5
    2ae0:	009f1c00 	addseq	r1, pc, r0, lsl #24
    2ae4:	00000000 	andeq	r0, r0, r0
    2ae8:	1c000000 	stcne	0, cr0, [r0], {-0}
    2aec:	28000002 	stmdacs	r0, {r1}
    2af0:	03000002 	movweq	r0, #2
    2af4:	9fff0800 	svcls	0x00ff0800
    2af8:	00000228 	andeq	r0, r0, r8, lsr #4
    2afc:	00000234 	andeq	r0, r0, r4, lsr r2
    2b00:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    2b04:	9f250073 	svcls	0x00250073
    2b08:	00000234 	andeq	r0, r0, r4, lsr r2
    2b0c:	0000023a 	andeq	r0, r0, sl, lsr r2
    2b10:	00530001 	subseq	r0, r3, r1
    2b14:	00000000 	andeq	r0, r0, r0
    2b18:	1c000000 	stcne	0, cr0, [r0], {-0}
    2b1c:	5a000002 	bpl	2b2c <__Stack_Size+0x272c>
    2b20:	02000002 	andeq	r0, r0, #2
    2b24:	5a9f3000 	bpl	fe7ceb2c <SCS_BASE+0x1e7c0b2c>
    2b28:	68000002 	stmdavs	r0, {r1}
    2b2c:	06000002 	streq	r0, [r0], -r2
    2b30:	73ff0800 	mvnsvc	r0, #0, 16
    2b34:	009f2400 	addseq	r2, pc, r0, lsl #8
    2b38:	00000000 	andeq	r0, r0, r0
    2b3c:	1c000000 	stcne	0, cr0, [r0], {-0}
    2b40:	28000002 	stmdacs	r0, {r1}
    2b44:	02000002 	andeq	r0, r0, #2
    2b48:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    2b4c:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    2b50:	01000002 	tsteq	r0, r2
    2b54:	022e5300 	eoreq	r5, lr, #0, 6
    2b58:	025a0000 	subseq	r0, sl, #0
    2b5c:	00010000 	andeq	r0, r1, r0
    2b60:	00025a51 	andeq	r5, r2, r1, asr sl
    2b64:	00025c00 	andeq	r5, r2, r0, lsl #24
    2b68:	71000600 	tstvc	r0, r0, lsl #12
    2b6c:	24007300 	strcs	r7, [r0], #-768	; 0x300
    2b70:	00025c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2b74:	00025e00 	andeq	r5, r2, r0, lsl #28
    2b78:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2b84:	00000268 	andeq	r0, r0, r8, ror #4
    2b88:	0000026e 	andeq	r0, r0, lr, ror #4
    2b8c:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    2b90:	84000002 	strhi	r0, [r0], #-2
    2b94:	04000002 	streq	r0, [r0], #-2
    2b98:	5001f300 	andpl	pc, r1, r0, lsl #6
    2b9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ba0:	00000000 	andeq	r0, r0, r0
    2ba4:	00026800 	andeq	r6, r2, r0, lsl #16
    2ba8:	00027400 	andeq	r7, r2, r0, lsl #8
    2bac:	30000200 	andcc	r0, r0, r0, lsl #4
    2bb0:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2bb4:	00027600 	andeq	r7, r2, r0, lsl #12
    2bb8:	73000900 	movwvc	r0, #2304	; 0x900
    2bbc:	1a007000 	bne	1ebc4 <__Stack_Size+0x1e7c4>
    2bc0:	9f290073 	svcls	0x00290073
	...
    2bcc:	00000268 	andeq	r0, r0, r8, ror #4
    2bd0:	00000274 	andeq	r0, r0, r4, ror r2
    2bd4:	9f300002 	svcls	0x00300002
    2bd8:	00000274 	andeq	r0, r0, r4, ror r2
    2bdc:	00000276 	andeq	r0, r0, r6, ror r2
    2be0:	00730006 	rsbseq	r0, r3, r6
    2be4:	9f1a0070 	svcls	0x001a0070
    2be8:	00000276 	andeq	r0, r0, r6, ror r2
    2bec:	0000027a 	andeq	r0, r0, sl, ror r2
    2bf0:	00500001 	subseq	r0, r0, r1
    2bf4:	00000000 	andeq	r0, r0, r0
    2bf8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    2bfc:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    2c00:	07000002 	streq	r0, [r0, -r2]
    2c04:	3a007000 	bcc	1ec0c <__Stack_Size+0x1e80c>
    2c08:	9f1a3f25 	svcls	0x001a3f25
    2c0c:	0000026e 	andeq	r0, r0, lr, ror #4
    2c10:	00000272 	andeq	r0, r0, r2, ror r2
    2c14:	01f30008 	mvnseq	r0, r8
    2c18:	3f253a50 	svccc	0x00253a50
    2c1c:	02729f1a 	rsbseq	r9, r2, #26, 30	; 0x68
    2c20:	02780000 	rsbseq	r0, r8, #0
    2c24:	00010000 	andeq	r0, r1, r0
    2c28:	00027853 	andeq	r7, r2, r3, asr r8
    2c2c:	00028400 	andeq	r8, r2, r0, lsl #8
    2c30:	31000900 	tstcc	r0, r0, lsl #18
    2c34:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    2c38:	9f2424f6 	svcls	0x002424f6
	...
    2c44:	00000284 	andeq	r0, r0, r4, lsl #5
    2c48:	0000028a 	andeq	r0, r0, sl, lsl #5
    2c4c:	8a500001 	bhi	1402c58 <__Stack_Size+0x1402858>
    2c50:	9c000002 	stcls	0, cr0, [r0], {2}
    2c54:	04000002 	streq	r0, [r0], #-2
    2c58:	5001f300 	andpl	pc, r1, r0, lsl #6
    2c5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c60:	00000000 	andeq	r0, r0, r0
    2c64:	00028400 	andeq	r8, r2, r0, lsl #8
    2c68:	00028a00 	andeq	r8, r2, r0, lsl #20
    2c6c:	70000500 	andvc	r0, r0, r0, lsl #10
    2c70:	9f1a4f00 	svcls	0x001a4f00
    2c74:	0000028a 	andeq	r0, r0, sl, lsl #5
    2c78:	0000029c 	muleq	r0, ip, r2
    2c7c:	00500001 	subseq	r0, r0, r1
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	9c000000 	stcls	0, cr0, [r0], {-0}
    2c88:	a2000002 	andge	r0, r0, #2
    2c8c:	01000002 	tsteq	r0, r2
    2c90:	02a25000 	adceq	r5, r2, #0
    2c94:	02b40000 	adcseq	r0, r4, #0
    2c98:	00040000 	andeq	r0, r4, r0
    2c9c:	9f5001f3 	svcls	0x005001f3
	...
    2ca8:	0000029c 	muleq	r0, ip, r2
    2cac:	000002a2 	andeq	r0, r0, r2, lsr #5
    2cb0:	00700005 	rsbseq	r0, r0, r5
    2cb4:	a29f1a4f 	addsge	r1, pc, #323584	; 0x4f000
    2cb8:	a6000002 	strge	r0, [r0], -r2
    2cbc:	01000002 	tsteq	r0, r2
    2cc0:	02a65000 	adceq	r5, r6, #0
    2cc4:	02b40000 	adcseq	r0, r4, #0
    2cc8:	00030000 	andeq	r0, r3, r0
    2ccc:	009f0170 	addseq	r0, pc, r0, ror r1	; <UNPREDICTABLE>
    2cd0:	00000000 	andeq	r0, r0, r0
    2cd4:	b4000000 	strlt	r0, [r0], #-0
    2cd8:	ba000002 	blt	2ce8 <__Stack_Size+0x28e8>
    2cdc:	01000002 	tsteq	r0, r2
    2ce0:	02ba5000 	adcseq	r5, sl, #0
    2ce4:	02d00000 	sbcseq	r0, r0, #0
    2ce8:	00040000 	andeq	r0, r4, r0
    2cec:	9f5001f3 	svcls	0x005001f3
	...
    2cf8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2cfc:	000002c0 	andeq	r0, r0, r0, asr #5
    2d00:	9f300002 	svcls	0x00300002
    2d04:	000002c0 	andeq	r0, r0, r0, asr #5
    2d08:	000002c2 	andeq	r0, r0, r2, asr #5
    2d0c:	00730009 	rsbseq	r0, r3, r9
    2d10:	731a0070 	tstvc	sl, #112	; 0x70
    2d14:	009f2900 	addseq	r2, pc, r0, lsl #18
    2d18:	00000000 	andeq	r0, r0, r0
    2d1c:	b4000000 	strlt	r0, [r0], #-0
    2d20:	c0000002 	andgt	r0, r0, r2
    2d24:	02000002 	andeq	r0, r0, #2
    2d28:	c09f3000 	addsgt	r3, pc, r0
    2d2c:	c2000002 	andgt	r0, r0, #2
    2d30:	06000002 	streq	r0, [r0], -r2
    2d34:	70007300 	andvc	r7, r0, r0, lsl #6
    2d38:	c29f1a00 	addsgt	r1, pc, #0, 20
    2d3c:	c6000002 	strgt	r0, [r0], -r2
    2d40:	01000002 	tsteq	r0, r2
    2d44:	00005000 	andeq	r5, r0, r0
    2d48:	00000000 	andeq	r0, r0, r0
    2d4c:	02b40000 	adcseq	r0, r4, #0
    2d50:	02ba0000 	adcseq	r0, sl, #0
    2d54:	00070000 	andeq	r0, r7, r0
    2d58:	253e0070 	ldrcs	r0, [lr, #-112]!	; 0x70
    2d5c:	ba9f1a3f 	blt	fe7c9660 <SCS_BASE+0x1e7bb660>
    2d60:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
    2d64:	08000002 	stmdaeq	r0, {r1}
    2d68:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d6c:	1a3f253e 	bne	fcc26c <__Stack_Size+0xfcbe6c>
    2d70:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2d74:	0002c400 	andeq	ip, r2, r0, lsl #8
    2d78:	53000100 	movwpl	r0, #256	; 0x100
    2d7c:	000002c4 	andeq	r0, r0, r4, asr #5
    2d80:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d84:	f3310009 	vhadd.u<illegal width 64>	d0, d1, d9
    2d88:	f2095001 	vhadd.s8	d5, d9, d1
    2d8c:	009f2424 	addseq	r2, pc, r4, lsr #8
    2d90:	00000000 	andeq	r0, r0, r0
    2d94:	d0000000 	andle	r0, r0, r0
    2d98:	da000002 	ble	2da8 <__Stack_Size+0x29a8>
    2d9c:	01000002 	tsteq	r0, r2
    2da0:	02da5000 	sbcseq	r5, sl, #0
    2da4:	02dc0000 	sbcseq	r0, ip, #0
    2da8:	00040000 	andeq	r0, r4, r0
    2dac:	9f5001f3 	svcls	0x005001f3
    2db0:	000002dc 	ldrdeq	r0, [r0], -ip
    2db4:	000002e6 	andeq	r0, r0, r6, ror #5
    2db8:	e6500001 	ldrb	r0, [r0], -r1
    2dbc:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    2dc0:	04000002 	streq	r0, [r0], #-2
    2dc4:	5001f300 	andpl	pc, r1, r0, lsl #6
    2dc8:	0002f69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2dcc:	0002f800 	andeq	pc, r2, r0, lsl #16
    2dd0:	50000100 	andpl	r0, r0, r0, lsl #2
    2dd4:	000002f8 	strdeq	r0, [r0], -r8
    2dd8:	00000300 	andeq	r0, r0, r0, lsl #6
    2ddc:	01f30004 	mvnseq	r0, r4
    2de0:	00009f50 	andeq	r9, r0, r0, asr pc
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	02d00000 	sbcseq	r0, r0, #0
    2dec:	02da0000 	sbcseq	r0, sl, #0
    2df0:	00020000 	andeq	r0, r2, r0
    2df4:	02da9f30 	sbcseq	r9, sl, #48, 30	; 0xc0
    2df8:	02dc0000 	sbcseq	r0, ip, #0
    2dfc:	00010000 	andeq	r0, r1, r0
    2e00:	0002dc50 	andeq	sp, r2, r0, asr ip
    2e04:	0002ea00 	andeq	lr, r2, r0, lsl #20
    2e08:	30000200 	andcc	r0, r0, r0, lsl #4
    2e0c:	0002ea9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    2e10:	0002f600 	andeq	pc, r2, r0, lsl #12
    2e14:	50000100 	andpl	r0, r0, r0, lsl #2
    2e18:	000002f6 	strdeq	r0, [r0], -r6
    2e1c:	000002f8 	strdeq	r0, [r0], -r8
    2e20:	9f300002 	svcls	0x00300002
    2e24:	000002f8 	strdeq	r0, [r0], -r8
    2e28:	00000300 	andeq	r0, r0, r0, lsl #6
    2e2c:	00500001 	subseq	r0, r0, r1
    2e30:	00000000 	andeq	r0, r0, r0
    2e34:	d0000000 	andle	r0, r0, r0
    2e38:	d4000002 	strle	r0, [r0], #-2
    2e3c:	02000002 	andeq	r0, r0, #2
    2e40:	d49f3000 	ldrle	r3, [pc], #0	; 2e48 <__Stack_Size+0x2a48>
    2e44:	e4000002 	str	r0, [r0], #-2
    2e48:	01000002 	tsteq	r0, r2
    2e4c:	02e45300 	rsceq	r5, r4, #0, 6
    2e50:	02e60000 	rsceq	r0, r6, #0
    2e54:	00080000 	andeq	r0, r8, r0
    2e58:	f0090070 			; <UNDEFINED> instruction: 0xf0090070
    2e5c:	9f253224 	svcls	0x00253224
    2e60:	000002e6 	andeq	r0, r0, r6, ror #5
    2e64:	000002f6 	strdeq	r0, [r0], -r6
    2e68:	01f30009 	mvnseq	r0, r9
    2e6c:	24f00950 	ldrbtcs	r0, [r0], #2384	; 0x950
    2e70:	f69f2532 			; <UNDEFINED> instruction: 0xf69f2532
    2e74:	00000002 	andeq	r0, r0, r2
    2e78:	01000003 	tsteq	r0, r3
    2e7c:	00005300 	andeq	r5, r0, r0, lsl #6
    2e80:	00000000 	andeq	r0, r0, r0
    2e84:	02d00000 	sbcseq	r0, r0, #0
    2e88:	02d40000 	sbcseq	r0, r4, #0
    2e8c:	00020000 	andeq	r0, r2, r0
    2e90:	02d49f30 	sbcseq	r9, r4, #48, 30	; 0xc0
    2e94:	02da0000 	sbcseq	r0, sl, #0
    2e98:	00070000 	andeq	r0, r7, r0
    2e9c:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2ea0:	da9f1a33 	ble	fe7c9774 <SCS_BASE+0x1e7bb774>
    2ea4:	dc000002 	stcle	0, cr0, [r0], {2}
    2ea8:	08000002 	stmdaeq	r0, {r1}
    2eac:	5001f300 	andpl	pc, r1, r0, lsl #6
    2eb0:	1a332544 	bne	ccc3c8 <__Stack_Size+0xccbfc8>
    2eb4:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2eb8:	0002e600 	andeq	lr, r2, r0, lsl #12
    2ebc:	70000700 	andvc	r0, r0, r0, lsl #14
    2ec0:	33254400 	teqcc	r5, #0, 8
    2ec4:	02e69f1a 	rsceq	r9, r6, #26, 30	; 0x68
    2ec8:	02f60000 	rscseq	r0, r6, #0
    2ecc:	00080000 	andeq	r0, r8, r0
    2ed0:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    2ed4:	9f1a3325 	svcls	0x001a3325
    2ed8:	000002f6 	strdeq	r0, [r0], -r6
    2edc:	000002f8 	strdeq	r0, [r0], -r8
    2ee0:	00700007 	rsbseq	r0, r0, r7
    2ee4:	1a332544 	bne	ccc3fc <__Stack_Size+0xccbffc>
    2ee8:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2eec:	00030000 	andeq	r0, r3, r0
    2ef0:	f3000800 	vsub.i8	d0, d0, d0
    2ef4:	25445001 	strbcs	r5, [r4, #-1]
    2ef8:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
	...
    2f04:	0a000003 	beq	2f18 <__Stack_Size+0x2b18>
    2f08:	01000003 	tsteq	r0, r3
    2f0c:	030a5000 	movweq	r5, #40960	; 0xa000
    2f10:	03140000 	tsteq	r4, #0
    2f14:	00040000 	andeq	r0, r4, r0
    2f18:	9f5001f3 	svcls	0x005001f3
	...
    2f24:	00000300 	andeq	r0, r0, r0, lsl #6
    2f28:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f2c:	9f300002 	svcls	0x00300002
    2f30:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f34:	00000314 	andeq	r0, r0, r4, lsl r3
    2f38:	00500001 	subseq	r0, r0, r1
	...
    2f44:	0a000003 	beq	2f58 <__Stack_Size+0x2b58>
    2f48:	07000003 	streq	r0, [r0, -r3]
    2f4c:	46007000 	strmi	r7, [r0], -r0
    2f50:	9f1a3125 	svcls	0x001a3125
    2f54:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f58:	00000314 	andeq	r0, r0, r4, lsl r3
    2f5c:	01f30008 	mvnseq	r0, r8
    2f60:	31254650 	teqcc	r5, r0, asr r6
    2f64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2f68:	00000000 	andeq	r0, r0, r0
    2f6c:	00300000 	eorseq	r0, r0, r0
    2f70:	003a0000 	eorseq	r0, sl, r0
    2f74:	00010000 	andeq	r0, r1, r0
    2f78:	00003a50 	andeq	r3, r0, r0, asr sl
    2f7c:	00004400 	andeq	r4, r0, r0, lsl #8
    2f80:	f3000400 	vshl.u8	d0, d0, d0
    2f84:	009f5001 	addseq	r5, pc, r1
    2f88:	00000000 	andeq	r0, r0, r0
    2f8c:	30000000 	andcc	r0, r0, r0
    2f90:	34000000 	strcc	r0, [r0], #-0
    2f94:	02000000 	andeq	r0, r0, #0
    2f98:	349f3000 	ldrcc	r3, [pc], #0	; 2fa0 <__Stack_Size+0x2ba0>
    2f9c:	3a000000 	bcc	2fa4 <__Stack_Size+0x2ba4>
    2fa0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fa4:	003a5300 	eorseq	r5, sl, r0, lsl #6
    2fa8:	00440000 	subeq	r0, r4, r0
    2fac:	00010000 	andeq	r0, r1, r0
    2fb0:	00000050 	andeq	r0, r0, r0, asr r0
    2fb4:	00000000 	andeq	r0, r0, r0
    2fb8:	00005000 	andeq	r5, r0, r0
    2fbc:	00005e00 	andeq	r5, r0, r0, lsl #28
    2fc0:	50000100 	andpl	r0, r0, r0, lsl #2
    2fc4:	0000005e 	andeq	r0, r0, lr, asr r0
    2fc8:	0000007c 	andeq	r0, r0, ip, ror r0
    2fcc:	01f30004 	mvnseq	r0, r4
    2fd0:	00009f50 	andeq	r9, r0, r0, asr pc
    2fd4:	00000000 	andeq	r0, r0, r0
    2fd8:	00500000 	subseq	r0, r0, r0
    2fdc:	006f0000 	rsbeq	r0, pc, r0
    2fe0:	00010000 	andeq	r0, r1, r0
    2fe4:	00006f51 	andeq	r6, r0, r1, asr pc
    2fe8:	00007000 	andeq	r7, r0, r0
    2fec:	f3000400 	vshl.u8	d0, d0, d0
    2ff0:	709f5101 	addsvc	r5, pc, r1, lsl #2
    2ff4:	73000000 	movwvc	r0, #0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00735100 	rsbseq	r5, r3, r0, lsl #2
    3000:	007c0000 	rsbseq	r0, ip, r0
    3004:	00040000 	andeq	r0, r4, r0
    3008:	9f5101f3 	svcls	0x005101f3
	...
    3014:	00000050 	andeq	r0, r0, r0, asr r0
    3018:	00000056 	andeq	r0, r0, r6, asr r0
    301c:	9f300002 	svcls	0x00300002
    3020:	00000056 	andeq	r0, r0, r6, asr r0
    3024:	0000005e 	andeq	r0, r0, lr, asr r0
    3028:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    302c:	6f000000 	svcvs	0x00000000
    3030:	01000000 	mrseq	r0, (UNDEF: 0)
    3034:	00705000 	rsbseq	r5, r0, r0
    3038:	00730000 	rsbseq	r0, r3, r0
    303c:	00010000 	andeq	r0, r1, r0
    3040:	00000050 	andeq	r0, r0, r0, asr r0
    3044:	00000000 	andeq	r0, r0, r0
    3048:	0000a400 	andeq	sl, r0, r0, lsl #8
    304c:	0000ae00 	andeq	sl, r0, r0, lsl #28
    3050:	50000100 	andpl	r0, r0, r0, lsl #2
    3054:	000000ae 	andeq	r0, r0, lr, lsr #1
    3058:	000000b8 	strheq	r0, [r0], -r8
    305c:	01f30004 	mvnseq	r0, r4
    3060:	00009f50 	andeq	r9, r0, r0, asr pc
    3064:	00000000 	andeq	r0, r0, r0
    3068:	00a40000 	adceq	r0, r4, r0
    306c:	00a80000 	adceq	r0, r8, r0
    3070:	00020000 	andeq	r0, r2, r0
    3074:	00a89f30 	adceq	r9, r8, r0, lsr pc
    3078:	00ae0000 	adceq	r0, lr, r0
    307c:	00080000 	andeq	r0, r8, r0
    3080:	00730070 	rsbseq	r0, r3, r0, ror r0
    3084:	9f2e301a 	svcls	0x002e301a
    3088:	000000ae 	andeq	r0, r0, lr, lsr #1
    308c:	000000b8 	strheq	r0, [r0], -r8
    3090:	01f30009 	mvnseq	r0, r9
    3094:	1a007350 	bne	1fddc <__Stack_Size+0x1f9dc>
    3098:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    309c:	00000000 	andeq	r0, r0, r0
    30a0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    30a4:	c0000000 	andgt	r0, r0, r0
    30a8:	01000000 	mrseq	r0, (UNDEF: 0)
    30ac:	00c05000 	sbceq	r5, r0, r0
    30b0:	00c80000 	sbceq	r0, r8, r0
    30b4:	00040000 	andeq	r0, r4, r0
    30b8:	9f5001f3 	svcls	0x005001f3
	...
    30c4:	00000074 	andeq	r0, r0, r4, ror r0
    30c8:	00000080 	andeq	r0, r0, r0, lsl #1
    30cc:	80500001 	subshi	r0, r0, r1
    30d0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    30d4:	04000000 	streq	r0, [r0], #-0
    30d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    30dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	00007400 	andeq	r7, r0, r0, lsl #8
    30e8:	00007800 	andeq	r7, r0, r0, lsl #16
    30ec:	30000200 	andcc	r0, r0, r0, lsl #4
    30f0:	0000789f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    30f4:	00008000 	andeq	r8, r0, r0
    30f8:	53000100 	movwpl	r0, #256	; 0x100
    30fc:	00000080 	andeq	r0, r0, r0, lsl #1
    3100:	00000088 	andeq	r0, r0, r8, lsl #1
    3104:	00500001 	subseq	r0, r0, r1
    3108:	00000000 	andeq	r0, r0, r0
    310c:	94000000 	strls	r0, [r0], #-0
    3110:	a0000000 	andge	r0, r0, r0
    3114:	01000000 	mrseq	r0, (UNDEF: 0)
    3118:	00a05000 	adceq	r5, r0, r0
    311c:	00a80000 	adceq	r0, r8, r0
    3120:	00040000 	andeq	r0, r4, r0
    3124:	9f5001f3 	svcls	0x005001f3
	...
    3130:	00000094 	muleq	r0, r4, r0
    3134:	0000009e 	muleq	r0, lr, r0
    3138:	9e510001 	cdpls	0, 5, cr0, cr1, cr1, {0}
    313c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3140:	04000000 	streq	r0, [r0], #-0
    3144:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3148:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    314c:	00000000 	andeq	r0, r0, r0
    3150:	00009400 	andeq	r9, r0, r0, lsl #8
    3154:	00009800 	andeq	r9, r0, r0, lsl #16
    3158:	30000200 	andcc	r0, r0, r0, lsl #4
    315c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    3160:	00009c00 	andeq	r9, r0, r0, lsl #24
    3164:	73000900 	movwvc	r0, #2304	; 0x900
    3168:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
    316c:	9f1a7e83 	svcls	0x001a7e83
    3170:	0000009c 	muleq	r0, ip, r0
    3174:	000000a0 	andeq	r0, r0, r0, lsr #1
    3178:	a0530001 	subsge	r0, r3, r1
    317c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    3180:	01000000 	mrseq	r0, (UNDEF: 0)
    3184:	00005000 	andeq	r5, r0, r0
    3188:	00000000 	andeq	r0, r0, r0
    318c:	00b40000 	adcseq	r0, r4, r0
    3190:	00be0000 	adcseq	r0, lr, r0
    3194:	00010000 	andeq	r0, r1, r0
    3198:	0000be50 	andeq	fp, r0, r0, asr lr
    319c:	0000c800 	andeq	ip, r0, r0, lsl #16
    31a0:	f3000400 	vshl.u8	d0, d0, d0
    31a4:	009f5001 	addseq	r5, pc, r1
    31a8:	00000000 	andeq	r0, r0, r0
    31ac:	b4000000 	strlt	r0, [r0], #-0
    31b0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    31b4:	02000000 	andeq	r0, r0, #0
    31b8:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    31bc:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    31c0:	01000000 	mrseq	r0, (UNDEF: 0)
    31c4:	00be5300 	adcseq	r5, lr, r0, lsl #6
    31c8:	00c80000 	sbceq	r0, r8, r0
    31cc:	00010000 	andeq	r0, r1, r0
    31d0:	00000050 	andeq	r0, r0, r0, asr r0
    31d4:	00000000 	andeq	r0, r0, r0
    31d8:	0000d800 	andeq	sp, r0, r0, lsl #16
    31dc:	0000e200 	andeq	lr, r0, r0, lsl #4
    31e0:	50000100 	andpl	r0, r0, r0, lsl #2
    31e4:	000000e2 	andeq	r0, r0, r2, ror #1
    31e8:	000000ec 	andeq	r0, r0, ip, ror #1
    31ec:	01f30004 	mvnseq	r0, r4
    31f0:	00009f50 	andeq	r9, r0, r0, asr pc
    31f4:	00000000 	andeq	r0, r0, r0
    31f8:	00d80000 	sbcseq	r0, r8, r0
    31fc:	00dc0000 	sbcseq	r0, ip, r0
    3200:	00020000 	andeq	r0, r2, r0
    3204:	00dc9f30 	sbcseq	r9, ip, r0, lsr pc
    3208:	00e20000 	rsceq	r0, r2, r0
    320c:	00010000 	andeq	r0, r1, r0
    3210:	0000e253 	andeq	lr, r0, r3, asr r2
    3214:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3218:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3224:	000000ec 	andeq	r0, r0, ip, ror #1
    3228:	000000f6 	strdeq	r0, [r0], -r6
    322c:	f6500001 			; <UNDEFINED> instruction: 0xf6500001
    3230:	00000000 	andeq	r0, r0, r0
    3234:	04000001 	streq	r0, [r0], #-1
    3238:	5001f300 	andpl	pc, r1, r0, lsl #6
    323c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3240:	00000000 	andeq	r0, r0, r0
    3244:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3248:	0000f000 	andeq	pc, r0, r0
    324c:	30000200 	andcc	r0, r0, r0, lsl #4
    3250:	0000f09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3254:	0000f600 	andeq	pc, r0, r0, lsl #12
    3258:	53000100 	movwpl	r0, #256	; 0x100
    325c:	000000f6 	strdeq	r0, [r0], -r6
    3260:	00000100 	andeq	r0, r0, r0, lsl #2
    3264:	00500001 	subseq	r0, r0, r1
	...
    3270:	0c000001 	stceq	0, cr0, [r0], {1}
    3274:	01000001 	tsteq	r0, r1
    3278:	010c5000 	mrseq	r5, (UNDEF: 12)
    327c:	01140000 	tsteq	r4, r0
    3280:	00040000 	andeq	r0, r4, r0
    3284:	9f5001f3 	svcls	0x005001f3
	...
    3290:	00000100 	andeq	r0, r0, r0, lsl #2
    3294:	00000104 	andeq	r0, r0, r4, lsl #2
    3298:	9f300002 	svcls	0x00300002
    329c:	00000104 	andeq	r0, r0, r4, lsl #2
    32a0:	0000010c 	andeq	r0, r0, ip, lsl #2
    32a4:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    32a8:	14000001 	strne	r0, [r0], #-1
    32ac:	01000001 	tsteq	r0, r1
    32b0:	00005000 	andeq	r5, r0, r0
    32b4:	00000000 	andeq	r0, r0, r0
    32b8:	01140000 	tsteq	r4, r0
    32bc:	011c0000 	tsteq	ip, r0
    32c0:	00010000 	andeq	r0, r1, r0
    32c4:	00011c50 	andeq	r1, r1, r0, asr ip
    32c8:	00011e00 	andeq	r1, r1, r0, lsl #28
    32cc:	f3000400 	vshl.u8	d0, d0, d0
    32d0:	1e9f5001 	cdpne	0, 9, cr5, cr15, cr1, {0}
    32d4:	22000001 	andcs	r0, r0, #1
    32d8:	01000001 	tsteq	r0, r1
    32dc:	01225000 	teqeq	r2, r0
    32e0:	012c0000 	teqeq	ip, r0
    32e4:	00040000 	andeq	r0, r4, r0
    32e8:	9f5001f3 	svcls	0x005001f3
	...
    32f4:	00000138 	andeq	r0, r0, r8, lsr r1
    32f8:	00000142 	andeq	r0, r0, r2, asr #2
    32fc:	42500001 	subsmi	r0, r0, #1
    3300:	4c000001 	stcmi	0, cr0, [r0], {1}
    3304:	04000001 	streq	r0, [r0], #-1
    3308:	5001f300 	andpl	pc, r1, r0, lsl #6
    330c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3310:	00000000 	andeq	r0, r0, r0
    3314:	00013800 	andeq	r3, r1, r0, lsl #16
    3318:	00013c00 	andeq	r3, r1, r0, lsl #24
    331c:	30000200 	andcc	r0, r0, r0, lsl #4
    3320:	00013c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3324:	00014200 	andeq	r4, r1, r0, lsl #4
    3328:	53000100 	movwpl	r0, #256	; 0x100
    332c:	00000142 	andeq	r0, r0, r2, asr #2
    3330:	0000014c 	andeq	r0, r0, ip, asr #2
    3334:	00500001 	subseq	r0, r0, r1
    3338:	00000000 	andeq	r0, r0, r0
    333c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    3340:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
    3344:	01000001 	tsteq	r0, r1
    3348:	017e5000 	cmneq	lr, r0
    334c:	01880000 	orreq	r0, r8, r0
    3350:	00040000 	andeq	r0, r4, r0
    3354:	9f5001f3 	svcls	0x005001f3
	...
    3360:	00000194 	muleq	r0, r4, r1
    3364:	0000019a 	muleq	r0, sl, r1
    3368:	9f300002 	svcls	0x00300002
    336c:	0000019a 	muleq	r0, sl, r1
    3370:	0000019e 	muleq	r0, lr, r1
    3374:	00730005 	rsbseq	r0, r3, r5
    3378:	9e9f1a3c 	mrcls	10, 4, r1, cr15, cr12, {1}
    337c:	a8000001 	stmdage	r0, {r0}
    3380:	01000001 	tsteq	r0, r1
    3384:	01aa5300 			; <UNDEFINED> instruction: 0x01aa5300
    3388:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    338c:	00010000 	andeq	r0, r1, r0
    3390:	0001cc53 	andeq	ip, r1, r3, asr ip
    3394:	0001d200 	andeq	sp, r1, r0, lsl #4
    3398:	73000800 	movwvc	r0, #2048	; 0x800
    339c:	1af00800 	bne	ffc053a4 <SCS_BASE+0x1fbf73a4>
    33a0:	dc9f2534 	cfldr32le	mvfx2, [pc], {52}	; 0x34
    33a4:	e0000001 	and	r0, r0, r1
    33a8:	09000001 	stmdbeq	r0, {r0}
    33ac:	0a007400 	beq	203b4 <__Stack_Size+0x1ffb4>
    33b0:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    33b4:	01ea9f25 	mvneq	r9, r5, lsr #30
    33b8:	01ee0000 	mvneq	r0, r0
    33bc:	00090000 	andeq	r0, r9, r0
    33c0:	000a0074 	andeq	r0, sl, r4, ror r0
    33c4:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    33c8:	0001f69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    33cc:	0001fa00 	andeq	pc, r1, r0, lsl #20
    33d0:	72000900 	andvc	r0, r0, #0, 18
    33d4:	c0000a00 	andgt	r0, r0, r0, lsl #20
    33d8:	9f253e1a 	svcls	0x00253e1a
	...
    33e4:	00000194 	muleq	r0, r4, r1
    33e8:	000001ac 	andeq	r0, r0, ip, lsr #3
    33ec:	9f300002 	svcls	0x00300002
    33f0:	000001ac 	andeq	r0, r0, ip, lsr #3
    33f4:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    33f8:	00730007 	rsbseq	r0, r3, r7
    33fc:	1a24414e 	bne	91393c <__Stack_Size+0x91353c>
    3400:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    3404:	0001c800 	andeq	ip, r1, r0, lsl #16
    3408:	53000100 	movwpl	r0, #256	; 0x100
	...
    3414:	00000194 	muleq	r0, r4, r1
    3418:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    341c:	9f300002 	svcls	0x00300002
    3420:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    3424:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    3428:	00710007 	rsbseq	r0, r1, r7
    342c:	1a243c40 	bne	912534 <__Stack_Size+0x912134>
    3430:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3434:	00000000 	andeq	r0, r0, r0
    3438:	00019400 	andeq	r9, r1, r0, lsl #8
    343c:	0001cc00 	andeq	ip, r1, r0, lsl #24
    3440:	30000200 	andcc	r0, r0, r0, lsl #4
    3444:	0001cc9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3448:	0001d200 	andeq	sp, r1, r0, lsl #4
    344c:	73001300 	movwvc	r1, #768	; 0x300
    3450:	1af00800 	bne	ffc05458 <SCS_BASE+0x1fbf7458>
    3454:	d4032534 	strle	r2, [r3], #-1332	; 0x534
    3458:	22080049 	andcs	r0, r8, #73	; 0x49
    345c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3460:	01dc9f1a 	bicseq	r9, ip, sl, lsl pc
    3464:	01e00000 	mvneq	r0, r0
    3468:	00140000 	andseq	r0, r4, r0
    346c:	000a0074 	andeq	r0, sl, r4, ror r0
    3470:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    3474:	0049d403 	subeq	sp, r9, r3, lsl #8
    3478:	01942208 	orrseq	r2, r4, r8, lsl #4
    347c:	9f1aff08 	svcls	0x001aff08
    3480:	000001ea 	andeq	r0, r0, sl, ror #3
    3484:	000001ee 	andeq	r0, r0, lr, ror #3
    3488:	00740014 	rsbseq	r0, r4, r4, lsl r0
    348c:	1a38000a 	bne	e034bc <__Stack_Size+0xe030bc>
    3490:	d403253b 	strle	r2, [r3], #-1339	; 0x53b
    3494:	22080049 	andcs	r0, r8, #73	; 0x49
    3498:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    349c:	01f69f1a 	mvnseq	r9, sl, lsl pc
    34a0:	01fa0000 	mvnseq	r0, r0
    34a4:	00140000 	andseq	r0, r4, r0
    34a8:	000a0072 	andeq	r0, sl, r2, ror r0
    34ac:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    34b0:	0049e403 	subeq	lr, r9, r3, lsl #8
    34b4:	01942208 	orrseq	r2, r4, r8, lsl #4
    34b8:	9f1aff08 	svcls	0x001aff08
	...
    34c4:	00000218 	andeq	r0, r0, r8, lsl r2
    34c8:	00000220 	andeq	r0, r0, r0, lsr #4
    34cc:	20500001 	subscs	r0, r0, r1
    34d0:	22000002 	andcs	r0, r0, #2
    34d4:	04000002 	streq	r0, [r0], #-2
    34d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    34dc:	0002229f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    34e0:	00022600 	andeq	r2, r2, r0, lsl #12
    34e4:	50000100 	andpl	r0, r0, r0, lsl #2
    34e8:	00000226 	andeq	r0, r0, r6, lsr #4
    34ec:	00000230 	andeq	r0, r0, r0, lsr r2
    34f0:	01f30004 	mvnseq	r0, r4
    34f4:	00009f50 	andeq	r9, r0, r0, asr pc
    34f8:	00000000 	andeq	r0, r0, r0
    34fc:	02300000 	eorseq	r0, r0, #0
    3500:	02380000 	eorseq	r0, r8, #0
    3504:	00010000 	andeq	r0, r1, r0
    3508:	00023850 	andeq	r3, r2, r0, asr r8
    350c:	00023a00 	andeq	r3, r2, r0, lsl #20
    3510:	f3000400 	vshl.u8	d0, d0, d0
    3514:	3a9f5001 	bcc	fe7d7520 <SCS_BASE+0x1e7c9520>
    3518:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    351c:	01000002 	tsteq	r0, r2
    3520:	023e5000 	eorseq	r5, lr, #0
    3524:	02480000 	subeq	r0, r8, #0
    3528:	00040000 	andeq	r0, r4, r0
    352c:	9f5001f3 	svcls	0x005001f3
	...
    3538:	00000248 	andeq	r0, r0, r8, asr #4
    353c:	00000250 	andeq	r0, r0, r0, asr r2
    3540:	50500001 	subspl	r0, r0, r1
    3544:	52000002 	andpl	r0, r0, #2
    3548:	04000002 	streq	r0, [r0], #-2
    354c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3550:	0002529f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    3554:	00025600 	andeq	r5, r2, r0, lsl #12
    3558:	50000100 	andpl	r0, r0, r0, lsl #2
    355c:	00000256 	andeq	r0, r0, r6, asr r2
    3560:	00000260 	andeq	r0, r0, r0, ror #4
    3564:	01f30004 	mvnseq	r0, r4
    3568:	00009f50 	andeq	r9, r0, r0, asr pc
    356c:	00000000 	andeq	r0, r0, r0
    3570:	02600000 	rsbeq	r0, r0, #0
    3574:	02680000 	rsbeq	r0, r8, #0
    3578:	00010000 	andeq	r0, r1, r0
    357c:	00026850 	andeq	r6, r2, r0, asr r8
    3580:	00026a00 	andeq	r6, r2, r0, lsl #20
    3584:	f3000400 	vshl.u8	d0, d0, d0
    3588:	6a9f5001 	bvs	fe7d7594 <SCS_BASE+0x1e7c9594>
    358c:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    3590:	01000002 	tsteq	r0, r2
    3594:	026e5000 	rsbeq	r5, lr, #0
    3598:	02780000 	rsbseq	r0, r8, #0
    359c:	00040000 	andeq	r0, r4, r0
    35a0:	9f5001f3 	svcls	0x005001f3
	...
    35ac:	00000278 	andeq	r0, r0, r8, ror r2
    35b0:	00000280 	andeq	r0, r0, r0, lsl #5
    35b4:	80500001 	subshi	r0, r0, r1
    35b8:	82000002 	andhi	r0, r0, #2
    35bc:	04000002 	streq	r0, [r0], #-2
    35c0:	5001f300 	andpl	pc, r1, r0, lsl #6
    35c4:	0002829f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    35c8:	00028600 	andeq	r8, r2, r0, lsl #12
    35cc:	50000100 	andpl	r0, r0, r0, lsl #2
    35d0:	00000286 	andeq	r0, r0, r6, lsl #5
    35d4:	00000290 	muleq	r0, r0, r2
    35d8:	01f30004 	mvnseq	r0, r4
    35dc:	00009f50 	andeq	r9, r0, r0, asr pc
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	02b40000 	adcseq	r0, r4, #0
    35e8:	02cc0000 	sbceq	r0, ip, #0
    35ec:	00010000 	andeq	r0, r1, r0
    35f0:	0002cc50 	andeq	ip, r2, r0, asr ip
    35f4:	0002dc00 	andeq	sp, r2, r0, lsl #24
    35f8:	f3000400 	vshl.u8	d0, d0, d0
    35fc:	009f5001 	addseq	r5, pc, r1
    3600:	00000000 	andeq	r0, r0, r0
    3604:	b4000000 	strlt	r0, [r0], #-0
    3608:	b6000002 	strlt	r0, [r0], -r2
    360c:	02000002 	andeq	r0, r0, #2
    3610:	b69f3000 	ldrlt	r3, [pc], r0
    3614:	c8000002 	stmdagt	r0, {r1}
    3618:	06000002 	streq	r0, [r0], -r2
    361c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    3620:	c89f1aff 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3624:	cc000002 	stcgt	0, cr0, [r0], {2}
    3628:	08000002 	stmdaeq	r0, {r1}
    362c:	4f007000 	svcmi	0x00007000
    3630:	1aff081a 	bne	fffc56a0 <SCS_BASE+0x1ffb76a0>
    3634:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    3638:	0002dc00 	andeq	sp, r2, r0, lsl #24
    363c:	f3000900 	vmls.i8	d0, d0, d0
    3640:	1a4f5001 	bne	13d764c <__Stack_Size+0x13d724c>
    3644:	9f1aff08 	svcls	0x001aff08
	...
    3650:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    3654:	000002be 			; <UNDEFINED> instruction: 0x000002be
    3658:	9f300002 	svcls	0x00300002
    365c:	000002be 			; <UNDEFINED> instruction: 0x000002be
    3660:	000002c0 	andeq	r0, r0, r0, asr #5
    3664:	c0530001 	subsgt	r0, r3, r1
    3668:	c6000002 	strgt	r0, [r0], -r2
    366c:	02000002 	andeq	r0, r0, #2
    3670:	c69f3000 	ldrgt	r3, [pc], r0
    3674:	dc000002 	stcle	0, cr0, [r0], {2}
    3678:	01000002 	tsteq	r0, r2
    367c:	00005300 	andeq	r5, r0, r0, lsl #6
    3680:	00000000 	andeq	r0, r0, r0
    3684:	02b40000 	adcseq	r0, r4, #0
    3688:	02c80000 	sbceq	r0, r8, #0
    368c:	00020000 	andeq	r0, r2, r0
    3690:	02c89f30 	sbceq	r9, r8, #48, 30	; 0xc0
    3694:	02cc0000 	sbceq	r0, ip, #0
    3698:	000d0000 	andeq	r0, sp, r0
    369c:	00700073 	rsbseq	r0, r0, r3, ror r0
    36a0:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    36a4:	1a31251a 	bne	c4cb14 <__Stack_Size+0xc4c714>
    36a8:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    36ac:	0002dc00 	andeq	sp, r2, r0, lsl #24
    36b0:	73000e00 	movwvc	r0, #3584	; 0xe00
    36b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    36b8:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    36bc:	1a31251a 	bne	c4cb2c <__Stack_Size+0xc4c72c>
    36c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    36c4:	00000000 	andeq	r0, r0, r0
    36c8:	0002e200 	andeq	lr, r2, r0, lsl #4
    36cc:	0002fe00 	andeq	pc, r2, r0, lsl #28
    36d0:	30000200 	andcc	r0, r0, r0, lsl #4
    36d4:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    36d8:	00030000 	andeq	r0, r3, r0
    36dc:	70000700 	andvc	r0, r0, r0, lsl #14
    36e0:	30244800 	eorcc	r4, r4, r0, lsl #16
    36e4:	00009f2e 	andeq	r9, r0, lr, lsr #30
    36e8:	00000000 	andeq	r0, r0, r0
    36ec:	02e80000 	rsceq	r0, r8, #0
    36f0:	02fa0000 	rscseq	r0, sl, #0
    36f4:	00010000 	andeq	r0, r1, r0
    36f8:	00000050 	andeq	r0, r0, r0, asr r0
    36fc:	00000000 	andeq	r0, r0, r0
    3700:	00031c00 	andeq	r1, r3, r0, lsl #24
    3704:	00032600 	andeq	r2, r3, r0, lsl #12
    3708:	50000100 	andpl	r0, r0, r0, lsl #2
    370c:	00000326 	andeq	r0, r0, r6, lsr #6
    3710:	00000330 	andeq	r0, r0, r0, lsr r3
    3714:	01f30004 	mvnseq	r0, r4
    3718:	00009f50 	andeq	r9, r0, r0, asr pc
    371c:	00000000 	andeq	r0, r0, r0
    3720:	031c0000 	tsteq	ip, #0
    3724:	03200000 	teqeq	r0, #0
    3728:	00020000 	andeq	r0, r2, r0
    372c:	03209f30 	teqeq	r0, #48, 30	; 0xc0
    3730:	03260000 	teqeq	r6, #0
    3734:	000b0000 	andeq	r0, fp, r0
    3738:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    373c:	1a00731a 	bne	203ac <__Stack_Size+0x1ffac>
    3740:	269f2e30 			; <UNDEFINED> instruction: 0x269f2e30
    3744:	30000003 	andcc	r0, r0, r3
    3748:	0c000003 	stceq	0, cr0, [r0], {3}
    374c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3750:	731aff08 	tstvc	sl, #8, 30
    3754:	2e301a00 	vaddcs.f32	s2, s0, s0
    3758:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3764:	00001c00 	andeq	r1, r0, r0, lsl #24
    3768:	50000100 	andpl	r0, r0, r0, lsl #2
    376c:	0000001c 	andeq	r0, r0, ip, lsl r0
    3770:	00000028 	andeq	r0, r0, r8, lsr #32
    3774:	01f30004 	mvnseq	r0, r4
    3778:	00289f50 	eoreq	r9, r8, r0, asr pc
    377c:	002c0000 	eoreq	r0, ip, r0
    3780:	00010000 	andeq	r0, r1, r0
    3784:	00002c50 	andeq	r2, r0, r0, asr ip
    3788:	00004000 	andeq	r4, r0, r0
    378c:	f3000400 	vshl.u8	d0, d0, d0
    3790:	409f5001 	addsmi	r5, pc, r1
    3794:	44000000 	strmi	r0, [r0], #-0
    3798:	01000000 	mrseq	r0, (UNDEF: 0)
    379c:	00445000 	subeq	r5, r4, r0
    37a0:	00580000 	subseq	r0, r8, r0
    37a4:	00040000 	andeq	r0, r4, r0
    37a8:	9f5001f3 	svcls	0x005001f3
    37ac:	00000058 	andeq	r0, r0, r8, asr r0
    37b0:	00000060 	andeq	r0, r0, r0, rrx
    37b4:	00500001 	subseq	r0, r0, r1
    37b8:	00000000 	andeq	r0, r0, r0
    37bc:	60000000 	andvs	r0, r0, r0
    37c0:	62000000 	andvs	r0, r0, #0
    37c4:	02000000 	andeq	r0, r0, #0
    37c8:	629f3000 	addsvs	r3, pc, #0
    37cc:	6a000000 	bvs	37d4 <__Stack_Size+0x33d4>
    37d0:	01000000 	mrseq	r0, (UNDEF: 0)
    37d4:	006a5300 	rsbeq	r5, sl, r0, lsl #6
    37d8:	008a0000 	addeq	r0, sl, r0
    37dc:	00010000 	andeq	r0, r1, r0
    37e0:	00008a54 	andeq	r8, r0, r4, asr sl
    37e4:	00008e00 	andeq	r8, r0, r0, lsl #28
    37e8:	53000100 	movwpl	r0, #256	; 0x100
    37ec:	0000008e 	andeq	r0, r0, lr, lsl #1
    37f0:	00000098 	muleq	r0, r8, r0
    37f4:	00700002 	rsbseq	r0, r0, r2
    37f8:	00000098 	muleq	r0, r8, r0
    37fc:	0000009e 	muleq	r0, lr, r0
    3800:	00710045 	rsbseq	r0, r1, r5, asr #32
    3804:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3808:	02711aff 	rsbseq	r1, r1, #1044480	; 0xff000
    380c:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3810:	71211aff 	strdvc	r1, [r1, -pc]!
    3814:	0a029404 	beq	a882c <__Stack_Size+0xa842c>
    3818:	211affff 			; <UNDEFINED> instruction: 0x211affff
    381c:	02940671 	addseq	r0, r4, #118489088	; 0x7100000
    3820:	1affff0a 	bne	3450 <__Stack_Size+0x3050>
    3824:	94087121 	strls	r7, [r8], #-289	; 0x121
    3828:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    382c:	0a71211a 	beq	1c4bc9c <__Stack_Size+0x1c4b89c>
    3830:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3834:	71211aff 	strdvc	r1, [r1, -pc]!
    3838:	0a02940c 	beq	a8870 <__Stack_Size+0xa8470>
    383c:	211affff 			; <UNDEFINED> instruction: 0x211affff
    3840:	74210072 	strtvc	r0, [r1], #-114	; 0x72
    3844:	009f2100 	addseq	r2, pc, r0, lsl #2
    3848:	00000000 	andeq	r0, r0, r0
    384c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3850:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    3854:	01000000 	mrseq	r0, (UNDEF: 0)
    3858:	00c85000 	sbceq	r5, r8, r0
    385c:	010a0000 	mrseq	r0, (UNDEF: 10)
    3860:	00010000 	andeq	r0, r1, r0
    3864:	00010a55 	andeq	r0, r1, r5, asr sl
    3868:	00010c00 	andeq	r0, r1, r0, lsl #24
    386c:	50000100 	andpl	r0, r0, r0, lsl #2
    3870:	0000010c 	andeq	r0, r0, ip, lsl #2
    3874:	0000013e 	andeq	r0, r0, lr, lsr r1
    3878:	00550001 	subseq	r0, r5, r1
    387c:	00000000 	andeq	r0, r0, r0
    3880:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3884:	d3000000 	movwle	r0, #0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00d35100 	sbcseq	r5, r3, r0, lsl #2
    3890:	010a0000 	mrseq	r0, (UNDEF: 10)
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00010a54 	andeq	r0, r1, r4, asr sl
    389c:	00010c00 	andeq	r0, r1, r0, lsl #24
    38a0:	51000100 	mrspl	r0, (UNDEF: 16)
    38a4:	0000010c 	andeq	r0, r0, ip, lsl #2
    38a8:	0000013e 	andeq	r0, r0, lr, lsr r1
    38ac:	00540001 	subseq	r0, r4, r1
    38b0:	00000000 	andeq	r0, r0, r0
    38b4:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    38b8:	c2000000 	andgt	r0, r0, #0
    38bc:	02000000 	andeq	r0, r0, #0
    38c0:	c29f3000 	addsgt	r3, pc, #0
    38c4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    38c8:	01000001 	tsteq	r0, r1
    38cc:	01385600 	teqeq	r8, r0, lsl #12
    38d0:	013e0000 	teqeq	lr, r0
    38d4:	00010000 	andeq	r0, r1, r0
    38d8:	00000053 	andeq	r0, r0, r3, asr r0
    38dc:	00000000 	andeq	r0, r0, r0
    38e0:	00009e00 	andeq	r9, r0, r0, lsl #28
    38e4:	00010600 	andeq	r0, r1, r0, lsl #12
    38e8:	32000200 	andcc	r0, r0, #0, 4
    38ec:	0001069f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    38f0:	00010a00 	andeq	r0, r1, r0, lsl #20
    38f4:	53000100 	movwpl	r0, #256	; 0x100
    38f8:	0000010a 	andeq	r0, r0, sl, lsl #2
    38fc:	0000010c 	andeq	r0, r0, ip, lsl #2
    3900:	9f320002 	svcls	0x00320002
    3904:	0000010c 	andeq	r0, r0, ip, lsl #2
    3908:	0000011a 	andeq	r0, r0, sl, lsl r1
    390c:	00530001 	subseq	r0, r3, r1
    3910:	00000000 	andeq	r0, r0, r0
    3914:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3918:	fc000000 	stc2	0, cr0, [r0], {-0}
    391c:	02000000 	andeq	r0, r0, #0
    3920:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    3924:	06000000 	streq	r0, [r0], -r0
    3928:	05000001 	streq	r0, [r0, #-1]
    392c:	31007300 	mrscc	r7, LR_irq
    3930:	01089f1a 	tsteq	r8, sl, lsl pc
    3934:	010a0000 	mrseq	r0, (UNDEF: 10)
    3938:	00010000 	andeq	r0, r1, r0
    393c:	00010a52 	andeq	r0, r1, r2, asr sl
    3940:	00010c00 	andeq	r0, r1, r0, lsl #24
    3944:	30000200 	andcc	r0, r0, r0, lsl #4
    3948:	00010c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    394c:	00011600 	andeq	r1, r1, r0, lsl #12
    3950:	52000100 	andpl	r0, r0, #0, 2
    3954:	00000118 	andeq	r0, r0, r8, lsl r1
    3958:	0000011c 	andeq	r0, r0, ip, lsl r1
    395c:	00520001 	subseq	r0, r2, r1
    3960:	00000000 	andeq	r0, r0, r0
    3964:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3968:	d0000000 	andle	r0, r0, r0
    396c:	02000000 	andeq	r0, r0, #0
    3970:	d09f3100 	addsle	r3, pc, r0, lsl #2
    3974:	0a000000 	beq	397c <__Stack_Size+0x357c>
    3978:	01000001 	tsteq	r0, r1
    397c:	010a5700 	tsteq	sl, r0, lsl #14
    3980:	010c0000 	mrseq	r0, (UNDEF: 12)
    3984:	00020000 	andeq	r0, r2, r0
    3988:	00009f31 	andeq	r9, r0, r1, lsr pc
    398c:	00000000 	andeq	r0, r0, r0
    3990:	009e0000 	addseq	r0, lr, r0
    3994:	00f80000 	rscseq	r0, r8, r0
    3998:	00020000 	andeq	r0, r2, r0
    399c:	00f89f30 	rscseq	r9, r8, r0, lsr pc
    39a0:	01060000 	mrseq	r0, (UNDEF: 6)
    39a4:	00010000 	andeq	r0, r1, r0
    39a8:	00010a53 	andeq	r0, r1, r3, asr sl
    39ac:	00010c00 	andeq	r0, r1, r0, lsl #24
    39b0:	30000200 	andcc	r0, r0, r0, lsl #4
    39b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39b8:	00000000 	andeq	r0, r0, r0
    39bc:	00019800 	andeq	r9, r1, r0, lsl #16
    39c0:	00019a00 	andeq	r9, r1, r0, lsl #20
    39c4:	51000100 	mrspl	r0, (UNDEF: 16)
    39c8:	0000019a 	muleq	r0, sl, r1
    39cc:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    39d0:	01f30004 	mvnseq	r0, r4
    39d4:	00009f51 	andeq	r9, r0, r1, asr pc
    39d8:	00000000 	andeq	r0, r0, r0
    39dc:	01980000 	orrseq	r0, r8, r0
    39e0:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    39e4:	00010000 	andeq	r0, r1, r0
    39e8:	0001a452 	andeq	sl, r1, r2, asr r4
    39ec:	0001aa00 	andeq	sl, r1, r0, lsl #20
    39f0:	f3000400 	vshl.u8	d0, d0, d0
    39f4:	aa9f5201 	bge	fe7d8200 <SCS_BASE+0x1e7ca200>
    39f8:	ac000001 	stcge	0, cr0, [r0], {1}
    39fc:	01000001 	tsteq	r0, r1
    3a00:	01ac5200 			; <UNDEFINED> instruction: 0x01ac5200
    3a04:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    3a08:	00040000 	andeq	r0, r4, r0
    3a0c:	9f5201f3 	svcls	0x005201f3
	...
    3a18:	00000198 	muleq	r0, r8, r1
    3a1c:	0000019a 	muleq	r0, sl, r1
    3a20:	00710008 	rsbseq	r0, r1, r8
    3a24:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3a28:	019a9f1a 	orrseq	r9, sl, sl, lsl pc
    3a2c:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    3a30:	00090000 	andeq	r0, r9, r0
    3a34:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    3a38:	1aff0825 	bne	fffc5ad4 <SCS_BASE+0x1ffb7ad4>
    3a3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a40:	00000000 	andeq	r0, r0, r0
    3a44:	00019800 	andeq	r9, r1, r0, lsl #16
    3a48:	0001a000 	andeq	sl, r1, r0
    3a4c:	30000200 	andcc	r0, r0, r0, lsl #4
    3a50:	0001a09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    3a54:	0001a800 	andeq	sl, r1, r0, lsl #16
    3a58:	53000100 	movwpl	r0, #256	; 0x100
    3a5c:	000001a8 	andeq	r0, r0, r8, lsr #3
    3a60:	000001aa 	andeq	r0, r0, sl, lsr #3
    3a64:	71310005 	teqvc	r1, r5
    3a68:	aa9f2400 	bge	fe7cca70 <SCS_BASE+0x1e7bea70>
    3a6c:	b2000001 	andlt	r0, r0, #1
    3a70:	01000001 	tsteq	r0, r1
    3a74:	01b25300 			; <UNDEFINED> instruction: 0x01b25300
    3a78:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    3a7c:	00050000 	andeq	r0, r5, r0
    3a80:	24007131 	strcs	r7, [r0], #-305	; 0x131
    3a84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a88:	00000000 	andeq	r0, r0, r0
    3a8c:	0001b600 	andeq	fp, r1, r0, lsl #12
    3a90:	0001be00 	andeq	fp, r1, r0, lsl #28
    3a94:	51000100 	mrspl	r0, (UNDEF: 16)
    3a98:	000001be 			; <UNDEFINED> instruction: 0x000001be
    3a9c:	000001c0 	andeq	r0, r0, r0, asr #3
    3aa0:	01f30004 	mvnseq	r0, r4
    3aa4:	01c09f51 	biceq	r9, r0, r1, asr pc
    3aa8:	01c40000 	biceq	r0, r4, r0
    3aac:	00010000 	andeq	r0, r1, r0
    3ab0:	0001c451 	andeq	ip, r1, r1, asr r4
    3ab4:	0001c800 	andeq	ip, r1, r0, lsl #16
    3ab8:	f3000400 	vshl.u8	d0, d0, d0
    3abc:	009f5101 	addseq	r5, pc, r1, lsl #2
    3ac0:	00000000 	andeq	r0, r0, r0
    3ac4:	cc000000 	stcgt	0, cr0, [r0], {-0}
    3ac8:	ce000001 	cdpgt	0, 0, cr0, cr0, cr1, {0}
    3acc:	01000001 	tsteq	r0, r1
    3ad0:	01ce5000 	biceq	r5, lr, r0
    3ad4:	01d20000 	bicseq	r0, r2, r0
    3ad8:	00040000 	andeq	r0, r4, r0
    3adc:	9f5001f3 	svcls	0x005001f3
	...
    3ae8:	00000208 	andeq	r0, r0, r8, lsl #4
    3aec:	0000021a 	andeq	r0, r0, sl, lsl r2
    3af0:	1a510001 	bne	1443afc <__Stack_Size+0x14436fc>
    3af4:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    3af8:	04000002 	streq	r0, [r0], #-2
    3afc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b04:	00000000 	andeq	r0, r0, r0
    3b08:	00024200 	andeq	r4, r2, r0, lsl #4
    3b0c:	00024800 	andeq	r4, r2, r0, lsl #16
    3b10:	50000100 	andpl	r0, r0, r0, lsl #2
    3b14:	00000248 	andeq	r0, r0, r8, asr #4
    3b18:	0000024e 	andeq	r0, r0, lr, asr #4
    3b1c:	01f30004 	mvnseq	r0, r4
    3b20:	00009f50 	andeq	r9, r0, r0, asr pc
    3b24:	00000000 	andeq	r0, r0, r0
    3b28:	02420000 	subeq	r0, r2, #0
    3b2c:	024c0000 	subeq	r0, ip, #0
    3b30:	00020000 	andeq	r0, r2, r0
    3b34:	024c9f30 	subeq	r9, ip, #48, 30	; 0xc0
    3b38:	024e0000 	subeq	r0, lr, #0
    3b3c:	00010000 	andeq	r0, r1, r0
    3b40:	00000050 	andeq	r0, r0, r0, asr r0
    3b44:	00000000 	andeq	r0, r0, r0
    3b48:	00024e00 	andeq	r4, r2, r0, lsl #28
    3b4c:	00025000 	andeq	r5, r2, r0
    3b50:	50000100 	andpl	r0, r0, r0, lsl #2
    3b54:	00000250 	andeq	r0, r0, r0, asr r2
    3b58:	00000254 	andeq	r0, r0, r4, asr r2
    3b5c:	01f30004 	mvnseq	r0, r4
    3b60:	00009f50 	andeq	r9, r0, r0, asr pc
    3b64:	00000000 	andeq	r0, r0, r0
    3b68:	02700000 	rsbseq	r0, r0, #0
    3b6c:	02780000 	rsbseq	r0, r8, #0
    3b70:	00010000 	andeq	r0, r1, r0
    3b74:	00027850 	andeq	r7, r2, r0, asr r8
    3b78:	00027c00 	andeq	r7, r2, r0, lsl #24
    3b7c:	f3000400 	vshl.u8	d0, d0, d0
    3b80:	009f5001 	addseq	r5, pc, r1
    3b84:	00000000 	andeq	r0, r0, r0
    3b88:	70000000 	andvc	r0, r0, r0
    3b8c:	72000002 	andvc	r0, r0, #2
    3b90:	02000002 	andeq	r0, r0, #2
    3b94:	729f3000 	addsvc	r3, pc, #0
    3b98:	7c000002 	stcvc	0, cr0, [r0], {2}
    3b9c:	0a000002 	beq	3bac <__Stack_Size+0x37ac>
    3ba0:	73007100 	movwvc	r7, #256	; 0x100
    3ba4:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    3ba8:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3bb4:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    3bb8:	01000002 	tsteq	r0, r2
    3bbc:	027e5100 	rsbseq	r5, lr, #0, 2
    3bc0:	02840000 	addeq	r0, r4, #0
    3bc4:	00040000 	andeq	r0, r4, r0
    3bc8:	9f5101f3 	svcls	0x005101f3
	...
    3bd4:	00000284 	andeq	r0, r0, r4, lsl #5
    3bd8:	00000290 	muleq	r0, r0, r2
    3bdc:	90500001 	subsls	r0, r0, r1
    3be0:	aa000002 	bge	3bf0 <__Stack_Size+0x37f0>
    3be4:	04000002 	streq	r0, [r0], #-2
    3be8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3bf0:	00000000 	andeq	r0, r0, r0
    3bf4:	00028400 	andeq	r8, r2, r0, lsl #8
    3bf8:	00029e00 	andeq	r9, r2, r0, lsl #28
    3bfc:	51000100 	mrspl	r0, (UNDEF: 16)
    3c00:	0000029e 	muleq	r0, lr, r2
    3c04:	000002aa 	andeq	r0, r0, sl, lsr #5
    3c08:	01f30004 	mvnseq	r0, r4
    3c0c:	00009f51 	andeq	r9, r0, r1, asr pc
    3c10:	00000000 	andeq	r0, r0, r0
    3c14:	02840000 	addeq	r0, r4, #0
    3c18:	02a80000 	adceq	r0, r8, #0
    3c1c:	00020000 	andeq	r0, r2, r0
    3c20:	02a89f30 	adceq	r9, r8, #48, 30	; 0xc0
    3c24:	02aa0000 	adceq	r0, sl, #0
    3c28:	00010000 	andeq	r0, r1, r0
    3c2c:	00000050 	andeq	r0, r0, r0, asr r0
    3c30:	00000000 	andeq	r0, r0, r0
    3c34:	00028400 	andeq	r8, r2, r0, lsl #8
    3c38:	00029e00 	andeq	r9, r2, r0, lsl #28
    3c3c:	31000a00 	tstcc	r0, r0, lsl #20
    3c40:	25340071 	ldrcs	r0, [r4, #-113]!	; 0x71
    3c44:	241aff08 	ldrcs	pc, [sl], #-3848	; 0xf08
    3c48:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    3c4c:	0002aa00 	andeq	sl, r2, r0, lsl #20
    3c50:	31000b00 	tstcc	r0, r0, lsl #22
    3c54:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    3c58:	1aff0825 	bne	fffc5cf4 <SCS_BASE+0x1ffb7cf4>
    3c5c:	00009f24 	andeq	r9, r0, r4, lsr #30
    3c60:	00000000 	andeq	r0, r0, r0
    3c64:	02840000 	addeq	r0, r4, #0
    3c68:	029a0000 	addseq	r0, sl, #0
    3c6c:	00020000 	andeq	r0, r2, r0
    3c70:	029a9f30 	addseq	r9, sl, #48, 30	; 0xc0
    3c74:	029e0000 	addseq	r0, lr, #0
    3c78:	000d0000 	andeq	r0, sp, r0
    3c7c:	34007131 	strcc	r7, [r0], #-305	; 0x131
    3c80:	1aff0825 	bne	fffc5d1c <SCS_BASE+0x1ffb7d1c>
    3c84:	1a007424 	bne	20d1c <__Stack_Size+0x2091c>
    3c88:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    3c8c:	0002aa00 	andeq	sl, r2, r0, lsl #20
    3c90:	31000e00 	tstcc	r0, r0, lsl #28
    3c94:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    3c98:	1aff0825 	bne	fffc5d34 <SCS_BASE+0x1ffb7d34>
    3c9c:	1a007424 	bne	20d34 <__Stack_Size+0x20934>
    3ca0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ca4:	00000000 	andeq	r0, r0, r0
    3ca8:	0002aa00 	andeq	sl, r2, r0, lsl #20
    3cac:	0002ae00 	andeq	sl, r2, r0, lsl #28
    3cb0:	51000100 	mrspl	r0, (UNDEF: 16)
    3cb4:	000002ae 	andeq	r0, r0, lr, lsr #5
    3cb8:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    3cbc:	01f30004 	mvnseq	r0, r4
    3cc0:	00009f51 	andeq	r9, r0, r1, asr pc
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	00240000 	eoreq	r0, r4, r0
    3ccc:	00340000 	eorseq	r0, r4, r0
    3cd0:	00010000 	andeq	r0, r1, r0
    3cd4:	00003450 	andeq	r3, r0, r0, asr r4
    3cd8:	00003c00 	andeq	r3, r0, r0, lsl #24
    3cdc:	70000300 	andvc	r0, r0, r0, lsl #6
    3ce0:	003c9f7e 	eorseq	r9, ip, lr, ror pc
    3ce4:	00400000 	subeq	r0, r0, r0
    3ce8:	00040000 	andeq	r0, r4, r0
    3cec:	9f5001f3 	svcls	0x005001f3
    3cf0:	00000040 	andeq	r0, r0, r0, asr #32
    3cf4:	0000004c 	andeq	r0, r0, ip, asr #32
    3cf8:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    3cfc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	00007000 	andeq	r7, r0, r0
    3d08:	00008000 	andeq	r8, r0, r0
    3d0c:	50000100 	andpl	r0, r0, r0, lsl #2
    3d10:	00000080 	andeq	r0, r0, r0, lsl #1
    3d14:	0000008c 	andeq	r0, r0, ip, lsl #1
    3d18:	01f30004 	mvnseq	r0, r4
    3d1c:	00009f50 	andeq	r9, r0, r0, asr pc
    3d20:	00000000 	andeq	r0, r0, r0
    3d24:	00700000 	rsbseq	r0, r0, r0
    3d28:	007a0000 	rsbseq	r0, sl, r0
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	007a9f30 	rsbseq	r9, sl, r0, lsr pc
    3d34:	008c0000 	addeq	r0, ip, r0
    3d38:	00010000 	andeq	r0, r1, r0
    3d3c:	00000053 	andeq	r0, r0, r3, asr r0
    3d40:	00000000 	andeq	r0, r0, r0
    3d44:	00007000 	andeq	r7, r0, r0
    3d48:	00008000 	andeq	r8, r0, r0
    3d4c:	70000800 	andvc	r0, r0, r0, lsl #16
    3d50:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    3d54:	809f1aff 			; <UNDEFINED> instruction: 0x809f1aff
    3d58:	8c000000 	stchi	0, cr0, [r0], {-0}
    3d5c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3d60:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d64:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    3d68:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3d6c:	00000000 	andeq	r0, r0, r0
    3d70:	00700000 	rsbseq	r0, r0, r0
    3d74:	007c0000 	rsbseq	r0, ip, r0
    3d78:	00020000 	andeq	r0, r2, r0
    3d7c:	007c9f30 	rsbseq	r9, ip, r0, lsr pc
    3d80:	00800000 	addeq	r0, r0, r0
    3d84:	000b0000 	andeq	r0, fp, r0
    3d88:	00700073 	rsbseq	r0, r0, r3, ror r0
    3d8c:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    3d90:	809f1a31 	addshi	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    3d94:	8c000000 	stchi	0, cr0, [r0], {-0}
    3d98:	0c000000 	stceq	0, cr0, [r0], {-0}
    3d9c:	f3007300 	vcgt.u8	d7, d0, d0
    3da0:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    3da4:	1a31251a 	bne	c4d214 <__Stack_Size+0xc4ce14>
    3da8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3db4:	00002c00 	andeq	r2, r0, r0, lsl #24
    3db8:	51000100 	mrspl	r0, (UNDEF: 16)
    3dbc:	0000002c 	andeq	r0, r0, ip, lsr #32
    3dc0:	00000032 	andeq	r0, r0, r2, lsr r0
    3dc4:	01f30004 	mvnseq	r0, r4
    3dc8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3dd4:	001c0000 	andseq	r0, ip, r0
    3dd8:	00010000 	andeq	r0, r1, r0
    3ddc:	00001c52 	andeq	r1, r0, r2, asr ip
    3de0:	00003200 	andeq	r3, r0, r0, lsl #4
    3de4:	f3000400 	vshl.u8	d0, d0, d0
    3de8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3df4:	24000000 	strcs	r0, [r0], #-0
    3df8:	01000000 	mrseq	r0, (UNDEF: 0)
    3dfc:	00245300 	eoreq	r5, r4, r0, lsl #6
    3e00:	00320000 	eorseq	r0, r2, r0
    3e04:	00040000 	andeq	r0, r4, r0
    3e08:	9f5301f3 	svcls	0x005301f3
	...
    3e18:	00000014 	andeq	r0, r0, r4, lsl r0
    3e1c:	9f300002 	svcls	0x00300002
    3e20:	00000014 	andeq	r0, r0, r4, lsl r0
    3e24:	00000016 	andeq	r0, r0, r6, lsl r0
    3e28:	16540001 	ldrbne	r0, [r4], -r1
    3e2c:	1a000000 	bne	3e34 <__Stack_Size+0x3a34>
    3e30:	07000000 	streq	r0, [r0, -r0]
    3e34:	0b007400 	bleq	20e3c <__Stack_Size+0x20a3c>
    3e38:	9f1aff0c 	svcls	0x001aff0c
    3e3c:	0000002a 	andeq	r0, r0, sl, lsr #32
    3e40:	00000032 	andeq	r0, r0, r2, lsr r0
    3e44:	00520001 	subseq	r0, r2, r1
	...
    3e50:	16000000 	strne	r0, [r0], -r0
    3e54:	02000000 	andeq	r0, r0, #0
    3e58:	169f3000 	ldrne	r3, [pc], r0
    3e5c:	20000000 	andcs	r0, r0, r0
    3e60:	01000000 	mrseq	r0, (UNDEF: 0)
    3e64:	002c5500 	eoreq	r5, ip, r0, lsl #10
    3e68:	00320000 	eorseq	r0, r2, r0
    3e6c:	00010000 	andeq	r0, r1, r0
    3e70:	00000051 	andeq	r0, r0, r1, asr r0
    3e74:	00000000 	andeq	r0, r0, r0
    3e78:	00003200 	andeq	r3, r0, r0, lsl #4
    3e7c:	00006200 	andeq	r6, r0, r0, lsl #4
    3e80:	51000100 	mrspl	r0, (UNDEF: 16)
    3e84:	00000062 	andeq	r0, r0, r2, rrx
    3e88:	0000006c 	andeq	r0, r0, ip, rrx
    3e8c:	01f30004 	mvnseq	r0, r4
    3e90:	00009f51 	andeq	r9, r0, r1, asr pc
    3e94:	00000000 	andeq	r0, r0, r0
    3e98:	00320000 	eorseq	r0, r2, r0
    3e9c:	005a0000 	subseq	r0, sl, r0
    3ea0:	00010000 	andeq	r0, r1, r0
    3ea4:	00005a52 	andeq	r5, r0, r2, asr sl
    3ea8:	00006c00 	andeq	r6, r0, r0, lsl #24
    3eac:	f3000400 	vshl.u8	d0, d0, d0
    3eb0:	009f5201 	addseq	r5, pc, r1, lsl #4
    3eb4:	00000000 	andeq	r0, r0, r0
    3eb8:	32000000 	andcc	r0, r0, #0
    3ebc:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    3ec0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ec4:	005e5300 	subseq	r5, lr, r0, lsl #6
    3ec8:	006c0000 	rsbeq	r0, ip, r0
    3ecc:	00040000 	andeq	r0, r4, r0
    3ed0:	9f5301f3 	svcls	0x005301f3
	...
    3edc:	00000032 	andeq	r0, r0, r2, lsr r0
    3ee0:	00000042 	andeq	r0, r0, r2, asr #32
    3ee4:	9f300002 	svcls	0x00300002
    3ee8:	00000042 	andeq	r0, r0, r2, asr #32
    3eec:	00000048 	andeq	r0, r0, r8, asr #32
    3ef0:	64550001 	ldrbvs	r0, [r5], #-1
    3ef4:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3ef8:	01000000 	mrseq	r0, (UNDEF: 0)
    3efc:	00005300 	andeq	r5, r0, r0, lsl #6
    3f00:	00000000 	andeq	r0, r0, r0
    3f04:	00320000 	eorseq	r0, r2, r0
    3f08:	004a0000 	subeq	r0, sl, r0
    3f0c:	00020000 	andeq	r0, r2, r0
    3f10:	004a9f30 	subeq	r9, sl, r0, lsr pc
    3f14:	00520000 	subseq	r0, r2, r0
    3f18:	00010000 	andeq	r0, r1, r0
    3f1c:	00006654 	andeq	r6, r0, r4, asr r6
    3f20:	00006c00 	andeq	r6, r0, r0, lsl #24
    3f24:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3f30:	00000032 	andeq	r0, r0, r2, lsr r0
    3f34:	0000004a 	andeq	r0, r0, sl, asr #32
    3f38:	9f300002 	svcls	0x00300002
    3f3c:	0000004a 	andeq	r0, r0, sl, asr #32
    3f40:	00000062 	andeq	r0, r0, r2, rrx
    3f44:	00710005 	rsbseq	r0, r1, r5
    3f48:	629f2434 	addsvs	r2, pc, #52, 8	; 0x34000000
    3f4c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f50:	06000000 	streq	r0, [r0], -r0
    3f54:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f58:	009f2434 	addseq	r2, pc, r4, lsr r4	; <UNPREDICTABLE>
    3f5c:	00000000 	andeq	r0, r0, r0
    3f60:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3f64:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    3f68:	01000000 	mrseq	r0, (UNDEF: 0)
    3f6c:	008e5000 	addeq	r5, lr, r0
    3f70:	00980000 	addseq	r0, r8, r0
    3f74:	00040000 	andeq	r0, r4, r0
    3f78:	9f5001f3 	svcls	0x005001f3
    3f7c:	00000098 	muleq	r0, r8, r0
    3f80:	000000be 	strheq	r0, [r0], -lr
    3f84:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    3f88:	ca000000 	bgt	3f90 <__Stack_Size+0x3b90>
    3f8c:	04000000 	streq	r0, [r0], #-0
    3f90:	5001f300 	andpl	pc, r1, r0, lsl #6
    3f94:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3f98:	0000cc00 	andeq	ip, r0, r0, lsl #24
    3f9c:	50000100 	andpl	r0, r0, r0, lsl #2
    3fa0:	000000cc 	andeq	r0, r0, ip, asr #1
    3fa4:	000000de 	ldrdeq	r0, [r0], -lr
    3fa8:	01f30004 	mvnseq	r0, r4
    3fac:	00de9f50 	sbcseq	r9, lr, r0, asr pc
    3fb0:	00e00000 	rsceq	r0, r0, r0
    3fb4:	00010000 	andeq	r0, r1, r0
    3fb8:	0000e050 	andeq	lr, r0, r0, asr r0
    3fbc:	0000ea00 	andeq	lr, r0, r0, lsl #20
    3fc0:	f3000400 	vshl.u8	d0, d0, d0
    3fc4:	ea9f5001 	b	fe7d7fd0 <SCS_BASE+0x1e7c9fd0>
    3fc8:	ec000000 	stc	0, cr0, [r0], {-0}
    3fcc:	01000000 	mrseq	r0, (UNDEF: 0)
    3fd0:	00ec5000 	rsceq	r5, ip, r0
    3fd4:	00f60000 	rscseq	r0, r6, r0
    3fd8:	00040000 	andeq	r0, r4, r0
    3fdc:	9f5001f3 	svcls	0x005001f3
    3fe0:	000000f6 	strdeq	r0, [r0], -r6
    3fe4:	000000f8 	strdeq	r0, [r0], -r8
    3fe8:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    3fec:	02000000 	andeq	r0, r0, #0
    3ff0:	04000001 	streq	r0, [r0], #-1
    3ff4:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ff8:	0001029f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    3ffc:	00010400 	andeq	r0, r1, r0, lsl #8
    4000:	50000100 	andpl	r0, r0, r0, lsl #2
    4004:	00000104 	andeq	r0, r0, r4, lsl #2
    4008:	0000010e 	andeq	r0, r0, lr, lsl #2
    400c:	01f30004 	mvnseq	r0, r4
    4010:	010e9f50 	tsteq	lr, r0, asr pc
    4014:	01120000 	tsteq	r2, r0
    4018:	00010000 	andeq	r0, r1, r0
    401c:	00011250 	andeq	r1, r1, r0, asr r2
    4020:	00012600 	andeq	r2, r1, r0, lsl #12
    4024:	f3000400 	vshl.u8	d0, d0, d0
    4028:	269f5001 	ldrcs	r5, [pc], r1
    402c:	34000001 	strcc	r0, [r0], #-1
    4030:	01000001 	tsteq	r0, r1
    4034:	00005000 	andeq	r5, r0, r0
    4038:	00000000 	andeq	r0, r0, r0
    403c:	01700000 	cmneq	r0, r0
    4040:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    4044:	00020000 	andeq	r0, r2, r0
    4048:	01aa9f30 			; <UNDEFINED> instruction: 0x01aa9f30
    404c:	01de0000 	bicseq	r0, lr, r0
    4050:	00010000 	andeq	r0, r1, r0
    4054:	00000056 	andeq	r0, r0, r6, asr r0
    4058:	00000000 	andeq	r0, r0, r0
    405c:	00017000 	andeq	r7, r1, r0
    4060:	00018000 	andeq	r8, r1, r0
    4064:	30000200 	andcc	r0, r0, r0, lsl #4
    4068:	0001809f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    406c:	00019600 	andeq	r9, r1, r0, lsl #12
    4070:	53000100 	movwpl	r0, #256	; 0x100
    4074:	000001ac 	andeq	r0, r0, ip, lsr #3
    4078:	000001e4 	andeq	r0, r0, r4, ror #3
    407c:	00530001 	subseq	r0, r3, r1
    4080:	00000000 	andeq	r0, r0, r0
    4084:	70000000 	andvc	r0, r0, r0
    4088:	aa000001 	bge	4094 <__Stack_Size+0x3c94>
    408c:	02000001 	andeq	r0, r0, #1
    4090:	aa9f3000 	bge	fe7d0098 <SCS_BASE+0x1e7c2098>
    4094:	cc000001 	stcgt	0, cr0, [r0], {1}
    4098:	01000001 	tsteq	r0, r1
    409c:	01cc5400 	biceq	r5, ip, r0, lsl #8
    40a0:	01d60000 	bicseq	r0, r6, r0
    40a4:	00080000 	andeq	r0, r8, r0
    40a8:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    40ac:	9f210075 	svcls	0x00210075
    40b0:	000001d6 	ldrdeq	r0, [r0], -r6
    40b4:	000001de 	ldrdeq	r0, [r0], -lr
    40b8:	00540001 	subseq	r0, r4, r1
    40bc:	00000000 	andeq	r0, r0, r0
    40c0:	e4000000 	str	r0, [r0], #-0
    40c4:	1a000001 	bne	40d0 <__Stack_Size+0x3cd0>
    40c8:	02000002 	andeq	r0, r0, #2
    40cc:	1a9f3000 	bne	fe7d00d4 <SCS_BASE+0x1e7c20d4>
    40d0:	68000002 	stmdavs	r0, {r1}
    40d4:	01000002 	tsteq	r0, r2
    40d8:	00005400 	andeq	r5, r0, r0, lsl #8
    40dc:	00000000 	andeq	r0, r0, r0
    40e0:	01e40000 	mvneq	r0, r0
    40e4:	01f40000 	mvnseq	r0, r0
    40e8:	00020000 	andeq	r0, r2, r0
    40ec:	01f49f30 	mvnseq	r9, r0, lsr pc
    40f0:	020a0000 	andeq	r0, sl, #0
    40f4:	00010000 	andeq	r0, r1, r0
    40f8:	00021a53 	andeq	r1, r2, r3, asr sl
    40fc:	00021e00 	andeq	r1, r2, r0, lsl #28
    4100:	53000100 	movwpl	r0, #256	; 0x100
    4104:	00000222 	andeq	r0, r0, r2, lsr #4
    4108:	00000236 	andeq	r0, r0, r6, lsr r2
    410c:	3a530001 	bcc	14c4118 <__Stack_Size+0x14c3d18>
    4110:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    4114:	01000002 	tsteq	r0, r2
    4118:	023e5300 	eorseq	r5, lr, #0, 6
    411c:	02440000 	subeq	r0, r4, #0
    4120:	00010000 	andeq	r0, r1, r0
    4124:	00024452 	andeq	r4, r2, r2, asr r4
    4128:	00024a00 	andeq	r4, r2, r0, lsl #20
    412c:	53000100 	movwpl	r0, #256	; 0x100
    4130:	00000254 	andeq	r0, r0, r4, asr r2
    4134:	0000026c 	andeq	r0, r0, ip, ror #4
    4138:	00530001 	subseq	r0, r3, r1
    413c:	00000000 	andeq	r0, r0, r0
    4140:	e4000000 	str	r0, [r0], #-0
    4144:	1a000001 	bne	4150 <__Stack_Size+0x3d50>
    4148:	02000002 	andeq	r0, r0, #2
    414c:	1a9f3000 	bne	fe7d0154 <SCS_BASE+0x1e7c2154>
    4150:	52000002 	andpl	r0, r0, #2
    4154:	01000002 	tsteq	r0, r2
    4158:	02545500 	subseq	r5, r4, #0, 10
    415c:	02600000 	rsbeq	r0, r0, #0
    4160:	00010000 	andeq	r0, r1, r0
    4164:	00026052 	andeq	r6, r2, r2, asr r0
    4168:	00026800 	andeq	r6, r2, r0, lsl #16
    416c:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    4178:	0000026c 	andeq	r0, r0, ip, ror #4
    417c:	0000029e 	muleq	r0, lr, r2
    4180:	9f300002 	svcls	0x00300002
    4184:	0000029e 	muleq	r0, lr, r2
    4188:	000002ec 	andeq	r0, r0, ip, ror #5
    418c:	00560001 	subseq	r0, r6, r1
    4190:	00000000 	andeq	r0, r0, r0
    4194:	6c000000 	stcvs	0, cr0, [r0], {-0}
    4198:	7c000002 	stcvc	0, cr0, [r0], {2}
    419c:	02000002 	andeq	r0, r0, #2
    41a0:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    41a4:	8e000002 	cdphi	0, 0, cr0, cr0, cr2, {0}
    41a8:	01000002 	tsteq	r0, r2
    41ac:	029e5300 	addseq	r5, lr, #0, 6
    41b0:	02a20000 	adceq	r0, r2, #0
    41b4:	00010000 	andeq	r0, r1, r0
    41b8:	0002a653 	andeq	sl, r2, r3, asr r6
    41bc:	0002ba00 	andeq	fp, r2, r0, lsl #20
    41c0:	53000100 	movwpl	r0, #256	; 0x100
    41c4:	000002c2 	andeq	r0, r0, r2, asr #5
    41c8:	000002c6 	andeq	r0, r0, r6, asr #5
    41cc:	c6530001 	ldrbgt	r0, [r3], -r1
    41d0:	d0000002 	andle	r0, r0, r2
    41d4:	01000002 	tsteq	r0, r2
    41d8:	02d05200 	sbcseq	r5, r0, #0, 4
    41dc:	02dc0000 	sbcseq	r0, ip, #0
    41e0:	00010000 	andeq	r0, r1, r0
    41e4:	0002e253 	andeq	lr, r2, r3, asr r2
    41e8:	0002f000 	andeq	pc, r2, r0
    41ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    41f8:	0000026c 	andeq	r0, r0, ip, ror #4
    41fc:	0000029e 	muleq	r0, lr, r2
    4200:	9f300002 	svcls	0x00300002
    4204:	0000029e 	muleq	r0, lr, r2
    4208:	000002ce 	andeq	r0, r0, lr, asr #5
    420c:	e2540001 	subs	r0, r4, #1
    4210:	e4000002 	str	r0, [r0], #-2
    4214:	01000002 	tsteq	r0, r2
    4218:	02e45500 	rsceq	r5, r4, #0, 10
    421c:	02ec0000 	rsceq	r0, ip, #0
    4220:	00010000 	andeq	r0, r1, r0
    4224:	00000054 	andeq	r0, r0, r4, asr r0
    4228:	00000000 	andeq	r0, r0, r0
    422c:	0002f000 	andeq	pc, r2, r0
    4230:	00034200 	andeq	r4, r3, r0, lsl #4
    4234:	51000100 	mrspl	r0, (UNDEF: 16)
    4238:	00000342 	andeq	r0, r0, r2, asr #6
    423c:	00000358 	andeq	r0, r0, r8, asr r3
    4240:	01f30004 	mvnseq	r0, r4
    4244:	00009f51 	andeq	r9, r0, r1, asr pc
    4248:	00000000 	andeq	r0, r0, r0
    424c:	02f00000 	rscseq	r0, r0, #0
    4250:	03240000 	teqeq	r4, #0
    4254:	00020000 	andeq	r0, r2, r0
    4258:	032c9f30 	teqeq	ip, #48, 30	; 0xc0
    425c:	03580000 	cmpeq	r8, #0
    4260:	00010000 	andeq	r0, r1, r0
    4264:	00000052 	andeq	r0, r0, r2, asr r0
    4268:	00000000 	andeq	r0, r0, r0
    426c:	0002f000 	andeq	pc, r2, r0
    4270:	00030000 	andeq	r0, r3, r0
    4274:	30000200 	andcc	r0, r0, r0, lsl #4
    4278:	0003009f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    427c:	00031200 	andeq	r1, r3, r0, lsl #4
    4280:	53000100 	movwpl	r0, #256	; 0x100
    4284:	00000334 	andeq	r0, r0, r4, lsr r3
    4288:	00000358 	andeq	r0, r0, r8, asr r3
    428c:	00530001 	subseq	r0, r3, r1
    4290:	00000000 	andeq	r0, r0, r0
    4294:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    4298:	24000002 	strcs	r0, [r0], #-2
    429c:	02000003 	andeq	r0, r0, #3
    42a0:	249f3000 	ldrcs	r3, [pc], #0	; 42a8 <__Stack_Size+0x3ea8>
    42a4:	4a000003 	bmi	42b8 <__Stack_Size+0x3eb8>
    42a8:	01000003 	tsteq	r0, r3
    42ac:	034c5400 	movteq	r5, #50176	; 0xc400
    42b0:	03540000 	cmpeq	r4, #0
    42b4:	00010000 	andeq	r0, r1, r0
    42b8:	00000054 	andeq	r0, r0, r4, asr r0
    42bc:	00000000 	andeq	r0, r0, r0
    42c0:	0003f600 	andeq	pc, r3, r0, lsl #12
    42c4:	0003fe00 	andeq	pc, r3, r0, lsl #28
    42c8:	51000100 	mrspl	r0, (UNDEF: 16)
    42cc:	000003fe 	strdeq	r0, [r0], -lr
    42d0:	00000400 	andeq	r0, r0, r0, lsl #8
    42d4:	01f30004 	mvnseq	r0, r4
    42d8:	04009f51 	streq	r9, [r0], #-3921	; 0xf51
    42dc:	04040000 	streq	r0, [r4], #-0
    42e0:	00010000 	andeq	r0, r1, r0
    42e4:	00040451 	andeq	r0, r4, r1, asr r4
    42e8:	00040800 	andeq	r0, r4, r0, lsl #16
    42ec:	f3000400 	vshl.u8	d0, d0, d0
    42f0:	009f5101 	addseq	r5, pc, r1, lsl #2
    42f4:	00000000 	andeq	r0, r0, r0
    42f8:	0c000000 	stceq	0, cr0, [r0], {-0}
    42fc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    4300:	01000004 	tsteq	r0, r4
    4304:	040e5200 	streq	r5, [lr], #-512	; 0x200
    4308:	04140000 	ldreq	r0, [r4], #-0
    430c:	00040000 	andeq	r0, r4, r0
    4310:	9f5201f3 	svcls	0x005201f3
	...
    431c:	00000414 	andeq	r0, r0, r4, lsl r4
    4320:	0000041c 	andeq	r0, r0, ip, lsl r4
    4324:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    4328:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    432c:	04000004 	streq	r0, [r0], #-4
    4330:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4334:	00041e9f 	muleq	r4, pc, lr	; <UNPREDICTABLE>
    4338:	00042200 	andeq	r2, r4, r0, lsl #4
    433c:	51000100 	mrspl	r0, (UNDEF: 16)
    4340:	00000422 	andeq	r0, r0, r2, lsr #8
    4344:	00000426 	andeq	r0, r0, r6, lsr #8
    4348:	01f30004 	mvnseq	r0, r4
    434c:	00009f51 	andeq	r9, r0, r1, asr pc
    4350:	00000000 	andeq	r0, r0, r0
    4354:	04340000 	ldrteq	r0, [r4], #-0
    4358:	04400000 	strbeq	r0, [r0], #-0
    435c:	00010000 	andeq	r0, r1, r0
    4360:	00044051 	andeq	r4, r4, r1, asr r0
    4364:	00044e00 	andeq	r4, r4, r0, lsl #28
    4368:	f3000400 	vshl.u8	d0, d0, d0
    436c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4370:	00000000 	andeq	r0, r0, r0
    4374:	34000000 	strcc	r0, [r0], #-0
    4378:	36000004 	strcc	r0, [r0], -r4
    437c:	02000004 	andeq	r0, r0, #4
    4380:	369f3000 	ldrcc	r3, [pc], r0
    4384:	3a000004 	bcc	439c <__Stack_Size+0x3f9c>
    4388:	01000004 	tsteq	r0, r4
    438c:	043e5300 	ldrteq	r5, [lr], #-768	; 0x300
    4390:	04400000 	strbeq	r0, [r0], #-0
    4394:	00010000 	andeq	r0, r1, r0
    4398:	00044053 	andeq	r4, r4, r3, asr r0
    439c:	00044e00 	andeq	r4, r4, r0, lsl #28
    43a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    43ac:	0000044e 	andeq	r0, r0, lr, asr #8
    43b0:	00000461 	andeq	r0, r0, r1, ror #8
    43b4:	61500001 	cmpvs	r0, r1
    43b8:	64000004 	strvs	r0, [r0], #-4
    43bc:	01000004 	tsteq	r0, r4
    43c0:	04645400 	strbteq	r5, [r4], #-1024	; 0x400
    43c4:	04670000 	strbteq	r0, [r7], #-0
    43c8:	00010000 	andeq	r0, r1, r0
    43cc:	00046750 	andeq	r6, r4, r0, asr r7
    43d0:	00048200 	andeq	r8, r4, r0, lsl #4
    43d4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    43e0:	0000044e 	andeq	r0, r0, lr, asr #8
    43e4:	00000456 	andeq	r0, r0, r6, asr r4
    43e8:	56510001 	ldrbpl	r0, [r1], -r1
    43ec:	82000004 	andhi	r0, r0, #4
    43f0:	04000004 	streq	r0, [r0], #-4
    43f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    43f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    43fc:	00000000 	andeq	r0, r0, r0
    4400:	00044e00 	andeq	r4, r4, r0, lsl #28
    4404:	00045c00 	andeq	r5, r4, r0, lsl #24
    4408:	52000100 	andpl	r0, r0, #0, 2
    440c:	0000045c 	andeq	r0, r0, ip, asr r4
    4410:	00000482 	andeq	r0, r0, r2, lsl #9
    4414:	01f30004 	mvnseq	r0, r4
    4418:	00009f52 	andeq	r9, r0, r2, asr pc
    441c:	00000000 	andeq	r0, r0, r0
    4420:	044e0000 	strbeq	r0, [lr], #-0
    4424:	04610000 	strbteq	r0, [r1], #-0
    4428:	00010000 	andeq	r0, r1, r0
    442c:	00046153 	andeq	r6, r4, r3, asr r1
    4430:	00046400 	andeq	r6, r4, r0, lsl #8
    4434:	f3000400 	vshl.u8	d0, d0, d0
    4438:	649f5301 	ldrvs	r5, [pc], #769	; 4440 <__Stack_Size+0x4040>
    443c:	67000004 	strvs	r0, [r0, -r4]
    4440:	01000004 	tsteq	r0, r4
    4444:	04675300 	strbteq	r5, [r7], #-768	; 0x300
    4448:	04820000 	streq	r0, [r2], #0
    444c:	00040000 	andeq	r0, r4, r0
    4450:	9f5301f3 	svcls	0x005301f3
	...
    445c:	00000468 	andeq	r0, r0, r8, ror #8
    4460:	0000046a 	andeq	r0, r0, sl, ror #8
    4464:	9f300002 	svcls	0x00300002
    4468:	0000046a 	andeq	r0, r0, sl, ror #8
    446c:	0000046e 	andeq	r0, r0, lr, ror #8
    4470:	72510001 	subsvc	r0, r1, #1
    4474:	82000004 	andhi	r0, r0, #4
    4478:	01000004 	tsteq	r0, r4
    447c:	00005100 	andeq	r5, r0, r0, lsl #2
    4480:	00000000 	andeq	r0, r0, r0
    4484:	04820000 	streq	r0, [r2], #0
    4488:	04920000 	ldreq	r0, [r2], #0
    448c:	00010000 	andeq	r0, r1, r0
    4490:	00049251 	andeq	r9, r4, r1, asr r2
    4494:	00049600 	andeq	r9, r4, r0, lsl #12
    4498:	f3000400 	vshl.u8	d0, d0, d0
    449c:	009f5101 	addseq	r5, pc, r1, lsl #2
    44a0:	00000000 	andeq	r0, r0, r0
    44a4:	82000000 	andhi	r0, r0, #0
    44a8:	8a000004 	bhi	44c0 <__Stack_Size+0x40c0>
    44ac:	01000004 	tsteq	r0, r4
    44b0:	048a5300 	streq	r5, [sl], #768	; 0x300
    44b4:	04960000 	ldreq	r0, [r6], #0
    44b8:	00040000 	andeq	r0, r4, r0
    44bc:	9f5301f3 	svcls	0x005301f3
	...
    44c8:	00000482 	andeq	r0, r0, r2, lsl #9
    44cc:	00000486 	andeq	r0, r0, r6, lsl #9
    44d0:	9f300002 	svcls	0x00300002
    44d4:	00000486 	andeq	r0, r0, r6, lsl #9
    44d8:	0000048c 	andeq	r0, r0, ip, lsl #9
    44dc:	00740006 	rsbseq	r0, r4, r6
    44e0:	9f1aff08 	svcls	0x001aff08
    44e4:	00000492 	muleq	r0, r2, r4
    44e8:	00000496 	muleq	r0, r6, r4
    44ec:	00510001 	subseq	r0, r1, r1
    44f0:	00000000 	andeq	r0, r0, r0
    44f4:	96000000 	strls	r0, [r0], -r0
    44f8:	9d000004 	stcls	0, cr0, [r0, #-16]
    44fc:	01000004 	tsteq	r0, r4
    4500:	049d5000 	ldreq	r5, [sp], #0
    4504:	04b00000 	ldrteq	r0, [r0], #0
    4508:	00010000 	andeq	r0, r1, r0
    450c:	00000054 	andeq	r0, r0, r4, asr r0
    4510:	00000000 	andeq	r0, r0, r0
    4514:	00049600 	andeq	r9, r4, r0, lsl #12
    4518:	00049d00 	andeq	r9, r4, r0, lsl #26
    451c:	51000100 	mrspl	r0, (UNDEF: 16)
    4520:	0000049d 	muleq	r0, sp, r4
    4524:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    4528:	01f30004 	mvnseq	r0, r4
    452c:	00009f51 	andeq	r9, r0, r1, asr pc
    4530:	00000000 	andeq	r0, r0, r0
    4534:	04960000 	ldreq	r0, [r6], #0
    4538:	049d0000 	ldreq	r0, [sp], #0
    453c:	00010000 	andeq	r0, r1, r0
    4540:	00049d52 	andeq	r9, r4, r2, asr sp
    4544:	0004b000 	andeq	fp, r4, r0
    4548:	f3000400 	vshl.u8	d0, d0, d0
    454c:	009f5201 	addseq	r5, pc, r1, lsl #4
    4550:	00000000 	andeq	r0, r0, r0
    4554:	96000000 	strls	r0, [r0], -r0
    4558:	9d000004 	stcls	0, cr0, [r0, #-16]
    455c:	01000004 	tsteq	r0, r4
    4560:	049d5300 	ldreq	r5, [sp], #768	; 0x300
    4564:	04b00000 	ldrteq	r0, [r0], #0
    4568:	00040000 	andeq	r0, r4, r0
    456c:	9f5301f3 	svcls	0x005301f3
	...
    4578:	00000496 	muleq	r0, r6, r4
    457c:	000004a0 	andeq	r0, r0, r0, lsr #9
    4580:	9f300002 	svcls	0x00300002
    4584:	000004a0 	andeq	r0, r0, r0, lsr #9
    4588:	000004a4 	andeq	r0, r0, r4, lsr #9
    458c:	00730005 	rsbseq	r0, r3, r5
    4590:	a89f2137 	ldmge	pc, {r0, r1, r2, r4, r5, r8, sp}	; <UNPREDICTABLE>
    4594:	ac000004 	stcge	0, cr0, [r0], {4}
    4598:	05000004 	streq	r0, [r0, #-4]
    459c:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    45a0:	04ac9f21 	strteq	r9, [ip], #3873	; 0xf21
    45a4:	04b00000 	ldrteq	r0, [r0], #0
    45a8:	00010000 	andeq	r0, r1, r0
    45ac:	00000053 	andeq	r0, r0, r3, asr r0
    45b0:	00000000 	andeq	r0, r0, r0
    45b4:	0004b000 	andeq	fp, r4, r0
    45b8:	0004b700 	andeq	fp, r4, r0, lsl #14
    45bc:	50000100 	andpl	r0, r0, r0, lsl #2
    45c0:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    45c4:	000004c4 	andeq	r0, r0, r4, asr #9
    45c8:	00540001 	subseq	r0, r4, r1
    45cc:	00000000 	andeq	r0, r0, r0
    45d0:	b0000000 	andlt	r0, r0, r0
    45d4:	b7000004 	strlt	r0, [r0, -r4]
    45d8:	01000004 	tsteq	r0, r4
    45dc:	04b75100 	ldrteq	r5, [r7], #256	; 0x100
    45e0:	04c40000 	strbeq	r0, [r4], #0
    45e4:	00040000 	andeq	r0, r4, r0
    45e8:	9f5101f3 	svcls	0x005101f3
	...
    45f4:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    45f8:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    45fc:	b7520001 	ldrblt	r0, [r2, -r1]
    4600:	c4000004 	strgt	r0, [r0], #-4
    4604:	04000004 	streq	r0, [r0], #-4
    4608:	5201f300 	andpl	pc, r1, #0, 6
    460c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4610:	00000000 	andeq	r0, r0, r0
    4614:	0004b000 	andeq	fp, r4, r0
    4618:	0004b700 	andeq	fp, r4, r0, lsl #14
    461c:	53000100 	movwpl	r0, #256	; 0x100
    4620:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    4624:	000004c4 	andeq	r0, r0, r4, asr #9
    4628:	01f30004 	mvnseq	r0, r4
    462c:	00009f53 	andeq	r9, r0, r3, asr pc
    4630:	00000000 	andeq	r0, r0, r0
    4634:	04ca0000 	strbeq	r0, [sl], #0
    4638:	04d60000 	ldrbeq	r0, [r6], #0
    463c:	00010000 	andeq	r0, r1, r0
    4640:	0004d651 	andeq	sp, r4, r1, asr r6
    4644:	0004da00 	andeq	sp, r4, r0, lsl #20
    4648:	f3000400 	vshl.u8	d0, d0, d0
    464c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4650:	00000000 	andeq	r0, r0, r0
    4654:	ca000000 	bgt	465c <__Stack_Size+0x425c>
    4658:	cc000004 	stcgt	0, cr0, [r0], {4}
    465c:	02000004 	andeq	r0, r0, #4
    4660:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
    4664:	d0000004 	andle	r0, r0, r4
    4668:	01000004 	tsteq	r0, r4
    466c:	04d45300 	ldrbeq	r5, [r4], #768	; 0x300
    4670:	04d60000 	ldrbeq	r0, [r6], #0
    4674:	00010000 	andeq	r0, r1, r0
    4678:	0004d653 	andeq	sp, r4, r3, asr r6
    467c:	0004da00 	andeq	sp, r4, r0, lsl #20
    4680:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    468c:	000004da 	ldrdeq	r0, [r0], -sl
    4690:	000004e6 	andeq	r0, r0, r6, ror #9
    4694:	e6510001 	ldrb	r0, [r1], -r1
    4698:	ea000004 	b	46b0 <__Stack_Size+0x42b0>
    469c:	04000004 	streq	r0, [r0], #-4
    46a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    46a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46a8:	00000000 	andeq	r0, r0, r0
    46ac:	0004da00 	andeq	sp, r4, r0, lsl #20
    46b0:	0004dc00 	andeq	sp, r4, r0, lsl #24
    46b4:	30000200 	andcc	r0, r0, r0, lsl #4
    46b8:	0004dc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    46bc:	0004e000 	andeq	lr, r4, r0
    46c0:	53000100 	movwpl	r0, #256	; 0x100
    46c4:	000004e4 	andeq	r0, r0, r4, ror #9
    46c8:	000004e6 	andeq	r0, r0, r6, ror #9
    46cc:	e6530001 	ldrb	r0, [r3], -r1
    46d0:	ea000004 	b	46e8 <__Stack_Size+0x42e8>
    46d4:	01000004 	tsteq	r0, r4
    46d8:	00005100 	andeq	r5, r0, r0, lsl #2
    46dc:	00000000 	andeq	r0, r0, r0
    46e0:	04ea0000 	strbteq	r0, [sl], #0
    46e4:	05180000 	ldreq	r0, [r8, #-0]
    46e8:	00010000 	andeq	r0, r1, r0
    46ec:	00051851 	andeq	r1, r5, r1, asr r8
    46f0:	00052600 	andeq	r2, r5, r0, lsl #12
    46f4:	f3000400 	vshl.u8	d0, d0, d0
    46f8:	009f5101 	addseq	r5, pc, r1, lsl #2
    46fc:	00000000 	andeq	r0, r0, r0
    4700:	ea000000 	b	4708 <__Stack_Size+0x4308>
    4704:	08000004 	stmdaeq	r0, {r2}
    4708:	01000005 	tsteq	r0, r5
    470c:	05085200 	streq	r5, [r8, #-512]	; 0x200
    4710:	05260000 	streq	r0, [r6, #-0]!
    4714:	00040000 	andeq	r0, r4, r0
    4718:	9f5201f3 	svcls	0x005201f3
	...
    4724:	000004ea 	andeq	r0, r0, sl, ror #9
    4728:	00000516 	andeq	r0, r0, r6, lsl r5
    472c:	16530001 	ldrbne	r0, [r3], -r1
    4730:	26000005 	strcs	r0, [r0], -r5
    4734:	04000005 	streq	r0, [r0], #-5
    4738:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    473c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4740:	00000000 	andeq	r0, r0, r0
    4744:	0004ea00 	andeq	lr, r4, r0, lsl #20
    4748:	0004ee00 	andeq	lr, r4, r0, lsl #28
    474c:	30000200 	andcc	r0, r0, r0, lsl #4
    4750:	0004ee9f 	muleq	r4, pc, lr	; <UNPREDICTABLE>
    4754:	00050400 	andeq	r0, r5, r0, lsl #8
    4758:	56000100 	strpl	r0, [r0], -r0, lsl #2
    475c:	0000050e 	andeq	r0, r0, lr, lsl #10
    4760:	00000518 	andeq	r0, r0, r8, lsl r5
    4764:	18560001 	ldmdane	r6, {r0}^
    4768:	26000005 	strcs	r0, [r0], -r5
    476c:	01000005 	tsteq	r0, r5
    4770:	00005100 	andeq	r5, r0, r0, lsl #2
    4774:	00000000 	andeq	r0, r0, r0
    4778:	04ea0000 	strbteq	r0, [sl], #0
    477c:	04f00000 	ldrbteq	r0, [r0], #0
    4780:	00020000 	andeq	r0, r2, r0
    4784:	04f09f30 	ldrbteq	r9, [r0], #3888	; 0xf30
    4788:	04f60000 	ldrbteq	r0, [r6], #0
    478c:	00010000 	andeq	r0, r1, r0
    4790:	00051c54 	andeq	r1, r5, r4, asr ip
    4794:	00052600 	andeq	r2, r5, r0, lsl #12
    4798:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    47a4:	000004ea 	andeq	r0, r0, sl, ror #9
    47a8:	000004f8 	strdeq	r0, [r0], -r8
    47ac:	9f300002 	svcls	0x00300002
    47b0:	000004f8 	strdeq	r0, [r0], -r8
    47b4:	00000500 	andeq	r0, r0, r0, lsl #10
    47b8:	1e550001 	cdpne	0, 5, cr0, cr5, cr1, {0}
    47bc:	26000005 	strcs	r0, [r0], -r5
    47c0:	01000005 	tsteq	r0, r5
    47c4:	00005500 	andeq	r5, r0, r0, lsl #10
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	05260000 	streq	r0, [r6, #-0]!
    47d0:	05320000 	ldreq	r0, [r2, #-0]!
    47d4:	00010000 	andeq	r0, r1, r0
    47d8:	00053251 	andeq	r3, r5, r1, asr r2
    47dc:	00053600 	andeq	r3, r5, r0, lsl #12
    47e0:	f3000400 	vshl.u8	d0, d0, d0
    47e4:	009f5101 	addseq	r5, pc, r1, lsl #2
    47e8:	00000000 	andeq	r0, r0, r0
    47ec:	26000000 	strcs	r0, [r0], -r0
    47f0:	28000005 	stmdacs	r0, {r0, r2}
    47f4:	02000005 	andeq	r0, r0, #5
    47f8:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    47fc:	2c000005 	stccs	0, cr0, [r0], {5}
    4800:	01000005 	tsteq	r0, r5
    4804:	05305300 	ldreq	r5, [r0, #-768]!	; 0x300
    4808:	05320000 	ldreq	r0, [r2, #-0]!
    480c:	00010000 	andeq	r0, r1, r0
    4810:	00053253 	andeq	r3, r5, r3, asr r2
    4814:	00053600 	andeq	r3, r5, r0, lsl #12
    4818:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4824:	00000536 	andeq	r0, r0, r6, lsr r5
    4828:	00000544 	andeq	r0, r0, r4, asr #10
    482c:	44510001 	ldrbmi	r0, [r1], #-1
    4830:	4a000005 	bmi	484c <__Stack_Size+0x444c>
    4834:	04000005 	streq	r0, [r0], #-5
    4838:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    483c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4840:	00000000 	andeq	r0, r0, r0
    4844:	00053600 	andeq	r3, r5, r0, lsl #12
    4848:	00053800 	andeq	r3, r5, r0, lsl #16
    484c:	30000200 	andcc	r0, r0, r0, lsl #4
    4850:	0005389f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
    4854:	00053c00 	andeq	r3, r5, r0, lsl #24
    4858:	53000100 	movwpl	r0, #256	; 0x100
    485c:	00000540 	andeq	r0, r0, r0, asr #10
    4860:	00000546 	andeq	r0, r0, r6, asr #10
    4864:	46530001 	ldrbmi	r0, [r3], -r1
    4868:	4a000005 	bmi	4884 <__Stack_Size+0x4484>
    486c:	01000005 	tsteq	r0, r5
    4870:	00005100 	andeq	r5, r0, r0, lsl #2
    4874:	00000000 	andeq	r0, r0, r0
    4878:	054a0000 	strbeq	r0, [sl, #-0]
    487c:	05560000 	ldrbeq	r0, [r6, #-0]
    4880:	00010000 	andeq	r0, r1, r0
    4884:	00055651 	andeq	r5, r5, r1, asr r6
    4888:	00055a00 	andeq	r5, r5, r0, lsl #20
    488c:	f3000400 	vshl.u8	d0, d0, d0
    4890:	009f5101 	addseq	r5, pc, r1, lsl #2
    4894:	00000000 	andeq	r0, r0, r0
    4898:	4a000000 	bmi	48a0 <__Stack_Size+0x44a0>
    489c:	4c000005 	stcmi	0, cr0, [r0], {5}
    48a0:	02000005 	andeq	r0, r0, #5
    48a4:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    48a8:	50000005 	andpl	r0, r0, r5
    48ac:	01000005 	tsteq	r0, r5
    48b0:	05545300 	ldrbeq	r5, [r4, #-768]	; 0x300
    48b4:	05560000 	ldrbeq	r0, [r6, #-0]
    48b8:	00010000 	andeq	r0, r1, r0
    48bc:	00055653 	andeq	r5, r5, r3, asr r6
    48c0:	00055a00 	andeq	r5, r5, r0, lsl #20
    48c4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    48d0:	0000055a 	andeq	r0, r0, sl, asr r5
    48d4:	00000568 	andeq	r0, r0, r8, ror #10
    48d8:	68510001 	ldmdavs	r1, {r0}^
    48dc:	6e000005 	cdpvs	0, 0, cr0, cr0, cr5, {0}
    48e0:	04000005 	streq	r0, [r0], #-5
    48e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    48e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48ec:	00000000 	andeq	r0, r0, r0
    48f0:	00055a00 	andeq	r5, r5, r0, lsl #20
    48f4:	00055c00 	andeq	r5, r5, r0, lsl #24
    48f8:	30000200 	andcc	r0, r0, r0, lsl #4
    48fc:	00055c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    4900:	00056000 	andeq	r6, r5, r0
    4904:	53000100 	movwpl	r0, #256	; 0x100
    4908:	00000564 	andeq	r0, r0, r4, ror #10
    490c:	0000056a 	andeq	r0, r0, sl, ror #10
    4910:	6a530001 	bvs	14c491c <__Stack_Size+0x14c451c>
    4914:	6e000005 	cdpvs	0, 0, cr0, cr0, cr5, {0}
    4918:	01000005 	tsteq	r0, r5
    491c:	00005100 	andeq	r5, r0, r0, lsl #2
    4920:	00000000 	andeq	r0, r0, r0
    4924:	05ce0000 	strbeq	r0, [lr]
    4928:	05da0000 	ldrbeq	r0, [sl]
    492c:	00010000 	andeq	r0, r1, r0
    4930:	0005da51 	andeq	sp, r5, r1, asr sl
    4934:	0005de00 	andeq	sp, r5, r0, lsl #28
    4938:	f3000400 	vshl.u8	d0, d0, d0
    493c:	009f5101 	addseq	r5, pc, r1, lsl #2
    4940:	00000000 	andeq	r0, r0, r0
    4944:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    4948:	d0000005 	andle	r0, r0, r5
    494c:	02000005 	andeq	r0, r0, #5
    4950:	d09f3000 	addsle	r3, pc, r0
    4954:	d4000005 	strle	r0, [r0], #-5
    4958:	01000005 	tsteq	r0, r5
    495c:	05d85300 	ldrbeq	r5, [r8, #768]	; 0x300
    4960:	05da0000 	ldrbeq	r0, [sl]
    4964:	00010000 	andeq	r0, r1, r0
    4968:	0005da53 	andeq	sp, r5, r3, asr sl
    496c:	0005de00 	andeq	sp, r5, r0, lsl #28
    4970:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    497c:	000005de 	ldrdeq	r0, [r0], -lr
    4980:	000005ec 	andeq	r0, r0, ip, ror #11
    4984:	ec510001 	mrrc	0, 0, r0, r1, cr1
    4988:	f2000005 	vhadd.s8	d0, d0, d5
    498c:	04000005 	streq	r0, [r0], #-5
    4990:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4994:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4998:	00000000 	andeq	r0, r0, r0
    499c:	0005de00 	andeq	sp, r5, r0, lsl #28
    49a0:	0005e000 	andeq	lr, r5, r0
    49a4:	30000200 	andcc	r0, r0, r0, lsl #4
    49a8:	0005e09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    49ac:	0005e400 	andeq	lr, r5, r0, lsl #8
    49b0:	53000100 	movwpl	r0, #256	; 0x100
    49b4:	000005e8 	andeq	r0, r0, r8, ror #11
    49b8:	000005ee 	andeq	r0, r0, lr, ror #11
    49bc:	ee530001 	cdp	0, 5, cr0, cr3, cr1, {0}
    49c0:	f2000005 	vhadd.s8	d0, d0, d5
    49c4:	01000005 	tsteq	r0, r5
    49c8:	00005100 	andeq	r5, r0, r0, lsl #2
    49cc:	00000000 	andeq	r0, r0, r0
    49d0:	05f20000 	ldrbeq	r0, [r2, #0]!
    49d4:	05fe0000 	ldrbeq	r0, [lr, #0]!
    49d8:	00010000 	andeq	r0, r1, r0
    49dc:	0005fe51 	andeq	pc, r5, r1, asr lr	; <UNPREDICTABLE>
    49e0:	00060200 	andeq	r0, r6, r0, lsl #4
    49e4:	f3000400 	vshl.u8	d0, d0, d0
    49e8:	009f5101 	addseq	r5, pc, r1, lsl #2
    49ec:	00000000 	andeq	r0, r0, r0
    49f0:	f2000000 	vhadd.s8	d0, d0, d0
    49f4:	f4000005 	vst4.8	{d0-d3}, [r0], r5
    49f8:	02000005 	andeq	r0, r0, #5
    49fc:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    4a00:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
    4a04:	01000005 	tsteq	r0, r5
    4a08:	05fc5300 	ldrbeq	r5, [ip, #768]!	; 0x300
    4a0c:	05fe0000 	ldrbeq	r0, [lr, #0]!
    4a10:	00010000 	andeq	r0, r1, r0
    4a14:	0005fe53 	andeq	pc, r5, r3, asr lr	; <UNPREDICTABLE>
    4a18:	00060200 	andeq	r0, r6, r0, lsl #4
    4a1c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4a28:	00000602 	andeq	r0, r0, r2, lsl #12
    4a2c:	00000610 	andeq	r0, r0, r0, lsl r6
    4a30:	10510001 	subsne	r0, r1, r1
    4a34:	16000006 	strne	r0, [r0], -r6
    4a38:	04000006 	streq	r0, [r0], #-6
    4a3c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4a40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	00060200 	andeq	r0, r6, r0, lsl #4
    4a4c:	00060400 	andeq	r0, r6, r0, lsl #8
    4a50:	30000200 	andcc	r0, r0, r0, lsl #4
    4a54:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    4a58:	00060800 	andeq	r0, r6, r0, lsl #16
    4a5c:	53000100 	movwpl	r0, #256	; 0x100
    4a60:	0000060c 	andeq	r0, r0, ip, lsl #12
    4a64:	00000612 	andeq	r0, r0, r2, lsl r6
    4a68:	12530001 	subsne	r0, r3, #1
    4a6c:	16000006 	strne	r0, [r0], -r6
    4a70:	01000006 	tsteq	r0, r6
    4a74:	00005100 	andeq	r5, r0, r0, lsl #2
    4a78:	00000000 	andeq	r0, r0, r0
    4a7c:	06160000 	ldreq	r0, [r6], -r0
    4a80:	06220000 	strteq	r0, [r2], -r0
    4a84:	00010000 	andeq	r0, r1, r0
    4a88:	00062251 	andeq	r2, r6, r1, asr r2
    4a8c:	00062600 	andeq	r2, r6, r0, lsl #12
    4a90:	f3000400 	vshl.u8	d0, d0, d0
    4a94:	009f5101 	addseq	r5, pc, r1, lsl #2
    4a98:	00000000 	andeq	r0, r0, r0
    4a9c:	16000000 	strne	r0, [r0], -r0
    4aa0:	18000006 	stmdane	r0, {r1, r2}
    4aa4:	02000006 	andeq	r0, r0, #6
    4aa8:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
    4aac:	1c000006 	stcne	0, cr0, [r0], {6}
    4ab0:	01000006 	tsteq	r0, r6
    4ab4:	06205300 	strteq	r5, [r0], -r0, lsl #6
    4ab8:	06220000 	strteq	r0, [r2], -r0
    4abc:	00010000 	andeq	r0, r1, r0
    4ac0:	00062253 	andeq	r2, r6, r3, asr r2
    4ac4:	00062600 	andeq	r2, r6, r0, lsl #12
    4ac8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ad4:	00000626 	andeq	r0, r0, r6, lsr #12
    4ad8:	00000634 	andeq	r0, r0, r4, lsr r6
    4adc:	34510001 	ldrbcc	r0, [r1], #-1
    4ae0:	3a000006 	bcc	4b00 <__Stack_Size+0x4700>
    4ae4:	04000006 	streq	r0, [r0], #-6
    4ae8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4aec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4af0:	00000000 	andeq	r0, r0, r0
    4af4:	00062600 	andeq	r2, r6, r0, lsl #12
    4af8:	00062800 	andeq	r2, r6, r0, lsl #16
    4afc:	30000200 	andcc	r0, r0, r0, lsl #4
    4b00:	0006289f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    4b04:	00062c00 	andeq	r2, r6, r0, lsl #24
    4b08:	53000100 	movwpl	r0, #256	; 0x100
    4b0c:	00000630 	andeq	r0, r0, r0, lsr r6
    4b10:	00000636 	andeq	r0, r0, r6, lsr r6
    4b14:	36530001 	ldrbcc	r0, [r3], -r1
    4b18:	3a000006 	bcc	4b38 <__Stack_Size+0x4738>
    4b1c:	01000006 	tsteq	r0, r6
    4b20:	00005100 	andeq	r5, r0, r0, lsl #2
    4b24:	00000000 	andeq	r0, r0, r0
    4b28:	063a0000 	ldrteq	r0, [sl], -r0
    4b2c:	06460000 	strbeq	r0, [r6], -r0
    4b30:	00010000 	andeq	r0, r1, r0
    4b34:	00064651 	andeq	r4, r6, r1, asr r6
    4b38:	00064a00 	andeq	r4, r6, r0, lsl #20
    4b3c:	f3000400 	vshl.u8	d0, d0, d0
    4b40:	009f5101 	addseq	r5, pc, r1, lsl #2
    4b44:	00000000 	andeq	r0, r0, r0
    4b48:	3a000000 	bcc	4b50 <__Stack_Size+0x4750>
    4b4c:	3c000006 	stccc	0, cr0, [r0], {6}
    4b50:	02000006 	andeq	r0, r0, #6
    4b54:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    4b58:	40000006 	andmi	r0, r0, r6
    4b5c:	01000006 	tsteq	r0, r6
    4b60:	06445300 	strbeq	r5, [r4], -r0, lsl #6
    4b64:	06460000 	strbeq	r0, [r6], -r0
    4b68:	00010000 	andeq	r0, r1, r0
    4b6c:	00064653 	andeq	r4, r6, r3, asr r6
    4b70:	00064a00 	andeq	r4, r6, r0, lsl #20
    4b74:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4b80:	0000064a 	andeq	r0, r0, sl, asr #12
    4b84:	00000658 	andeq	r0, r0, r8, asr r6
    4b88:	58510001 	ldmdapl	r1, {r0}^
    4b8c:	5e000006 	cdppl	0, 0, cr0, cr0, cr6, {0}
    4b90:	04000006 	streq	r0, [r0], #-6
    4b94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b9c:	00000000 	andeq	r0, r0, r0
    4ba0:	00064a00 	andeq	r4, r6, r0, lsl #20
    4ba4:	00064c00 	andeq	r4, r6, r0, lsl #24
    4ba8:	30000200 	andcc	r0, r0, r0, lsl #4
    4bac:	00064c9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
    4bb0:	00065000 	andeq	r5, r6, r0
    4bb4:	53000100 	movwpl	r0, #256	; 0x100
    4bb8:	00000654 	andeq	r0, r0, r4, asr r6
    4bbc:	0000065a 	andeq	r0, r0, sl, asr r6
    4bc0:	5a530001 	bpl	14c4bcc <__Stack_Size+0x14c47cc>
    4bc4:	5e000006 	cdppl	0, 0, cr0, cr0, cr6, {0}
    4bc8:	01000006 	tsteq	r0, r6
    4bcc:	00005100 	andeq	r5, r0, r0, lsl #2
    4bd0:	00000000 	andeq	r0, r0, r0
    4bd4:	065e0000 	ldrbeq	r0, [lr], -r0
    4bd8:	066a0000 	strbteq	r0, [sl], -r0
    4bdc:	00010000 	andeq	r0, r1, r0
    4be0:	00066a51 	andeq	r6, r6, r1, asr sl
    4be4:	00066e00 	andeq	r6, r6, r0, lsl #28
    4be8:	f3000400 	vshl.u8	d0, d0, d0
    4bec:	009f5101 	addseq	r5, pc, r1, lsl #2
    4bf0:	00000000 	andeq	r0, r0, r0
    4bf4:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4bf8:	60000006 	andvs	r0, r0, r6
    4bfc:	02000006 	andeq	r0, r0, #6
    4c00:	609f3000 	addsvs	r3, pc, r0
    4c04:	64000006 	strvs	r0, [r0], #-6
    4c08:	01000006 	tsteq	r0, r6
    4c0c:	06685300 	strbteq	r5, [r8], -r0, lsl #6
    4c10:	066a0000 	strbteq	r0, [sl], -r0
    4c14:	00010000 	andeq	r0, r1, r0
    4c18:	00066a53 	andeq	r6, r6, r3, asr sl
    4c1c:	00066e00 	andeq	r6, r6, r0, lsl #28
    4c20:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4c2c:	0000066e 	andeq	r0, r0, lr, ror #12
    4c30:	00000678 	andeq	r0, r0, r8, ror r6
    4c34:	78510001 	ldmdavc	r1, {r0}^
    4c38:	7e000006 	cdpvc	0, 0, cr0, cr0, cr6, {0}
    4c3c:	04000006 	streq	r0, [r0], #-6
    4c40:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4c44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c48:	00000000 	andeq	r0, r0, r0
    4c4c:	00066e00 	andeq	r6, r6, r0, lsl #28
    4c50:	00067000 	andeq	r7, r6, r0
    4c54:	30000200 	andcc	r0, r0, r0, lsl #4
    4c58:	0006709f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4c5c:	00067a00 	andeq	r7, r6, r0, lsl #20
    4c60:	53000100 	movwpl	r0, #256	; 0x100
    4c64:	0000067a 	andeq	r0, r0, sl, ror r6
    4c68:	0000067e 	andeq	r0, r0, lr, ror r6
    4c6c:	00510001 	subseq	r0, r1, r1
    4c70:	00000000 	andeq	r0, r0, r0
    4c74:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    4c78:	8a000006 	bhi	4c98 <__Stack_Size+0x4898>
    4c7c:	01000006 	tsteq	r0, r6
    4c80:	068a5100 	streq	r5, [sl], r0, lsl #2
    4c84:	068e0000 	streq	r0, [lr], r0
    4c88:	00040000 	andeq	r0, r4, r0
    4c8c:	9f5101f3 	svcls	0x005101f3
	...
    4c98:	0000067e 	andeq	r0, r0, lr, ror r6
    4c9c:	00000680 	andeq	r0, r0, r0, lsl #13
    4ca0:	9f300002 	svcls	0x00300002
    4ca4:	00000680 	andeq	r0, r0, r0, lsl #13
    4ca8:	00000684 	andeq	r0, r0, r4, lsl #13
    4cac:	88530001 	ldmdahi	r3, {r0}^
    4cb0:	8a000006 	bhi	4cd0 <__Stack_Size+0x48d0>
    4cb4:	01000006 	tsteq	r0, r6
    4cb8:	068a5300 	streq	r5, [sl], r0, lsl #6
    4cbc:	068e0000 	streq	r0, [lr], r0
    4cc0:	00010000 	andeq	r0, r1, r0
    4cc4:	00000051 	andeq	r0, r0, r1, asr r0
    4cc8:	00000000 	andeq	r0, r0, r0
    4ccc:	00068e00 	andeq	r8, r6, r0, lsl #28
    4cd0:	00069800 	andeq	r9, r6, r0, lsl #16
    4cd4:	51000100 	mrspl	r0, (UNDEF: 16)
    4cd8:	00000698 	muleq	r0, r8, r6
    4cdc:	0000069e 	muleq	r0, lr, r6
    4ce0:	01f30004 	mvnseq	r0, r4
    4ce4:	00009f51 	andeq	r9, r0, r1, asr pc
    4ce8:	00000000 	andeq	r0, r0, r0
    4cec:	068e0000 	streq	r0, [lr], r0
    4cf0:	06900000 	ldreq	r0, [r0], r0
    4cf4:	00020000 	andeq	r0, r2, r0
    4cf8:	06909f30 			; <UNDEFINED> instruction: 0x06909f30
    4cfc:	069a0000 	ldreq	r0, [sl], r0
    4d00:	00010000 	andeq	r0, r1, r0
    4d04:	00069a53 	andeq	r9, r6, r3, asr sl
    4d08:	00069e00 	andeq	r9, r6, r0, lsl #28
    4d0c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4d18:	0000069e 	muleq	r0, lr, r6
    4d1c:	000006aa 	andeq	r0, r0, sl, lsr #13
    4d20:	aa510001 	bge	1444d2c <__Stack_Size+0x144492c>
    4d24:	ae000006 	cdpge	0, 0, cr0, cr0, cr6, {0}
    4d28:	04000006 	streq	r0, [r0], #-6
    4d2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4d30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4d34:	00000000 	andeq	r0, r0, r0
    4d38:	00069e00 	andeq	r9, r6, r0, lsl #28
    4d3c:	0006a000 	andeq	sl, r6, r0
    4d40:	30000200 	andcc	r0, r0, r0, lsl #4
    4d44:	0006a09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4d48:	0006a400 	andeq	sl, r6, r0, lsl #8
    4d4c:	53000100 	movwpl	r0, #256	; 0x100
    4d50:	000006a8 	andeq	r0, r0, r8, lsr #13
    4d54:	000006aa 	andeq	r0, r0, sl, lsr #13
    4d58:	aa530001 	bge	14c4d64 <__Stack_Size+0x14c4964>
    4d5c:	ae000006 	cdpge	0, 0, cr0, cr0, cr6, {0}
    4d60:	01000006 	tsteq	r0, r6
    4d64:	00005100 	andeq	r5, r0, r0, lsl #2
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	06ae0000 	strteq	r0, [lr], r0
    4d70:	06ba0000 	ldrteq	r0, [sl], r0
    4d74:	00010000 	andeq	r0, r1, r0
    4d78:	0006ba51 	andeq	fp, r6, r1, asr sl
    4d7c:	0006be00 	andeq	fp, r6, r0, lsl #28
    4d80:	f3000400 	vshl.u8	d0, d0, d0
    4d84:	009f5101 	addseq	r5, pc, r1, lsl #2
    4d88:	00000000 	andeq	r0, r0, r0
    4d8c:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    4d90:	b0000006 	andlt	r0, r0, r6
    4d94:	02000006 	andeq	r0, r0, #6
    4d98:	b09f3000 	addslt	r3, pc, r0
    4d9c:	b4000006 	strlt	r0, [r0], #-6
    4da0:	01000006 	tsteq	r0, r6
    4da4:	06b85300 	ldrteq	r5, [r8], r0, lsl #6
    4da8:	06ba0000 	ldrteq	r0, [sl], r0
    4dac:	00010000 	andeq	r0, r1, r0
    4db0:	0006ba53 	andeq	fp, r6, r3, asr sl
    4db4:	0006be00 	andeq	fp, r6, r0, lsl #28
    4db8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4dc4:	000006be 			; <UNDEFINED> instruction: 0x000006be
    4dc8:	000006cc 	andeq	r0, r0, ip, asr #13
    4dcc:	cc510001 	mrrcgt	0, 0, r0, r1, cr1
    4dd0:	d2000006 	andle	r0, r0, #6
    4dd4:	04000006 	streq	r0, [r0], #-6
    4dd8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4ddc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4de0:	00000000 	andeq	r0, r0, r0
    4de4:	0006be00 	andeq	fp, r6, r0, lsl #28
    4de8:	0006c000 	andeq	ip, r6, r0
    4dec:	30000200 	andcc	r0, r0, r0, lsl #4
    4df0:	0006c09f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4df4:	0006c400 	andeq	ip, r6, r0, lsl #8
    4df8:	53000100 	movwpl	r0, #256	; 0x100
    4dfc:	000006c8 	andeq	r0, r0, r8, asr #13
    4e00:	000006ce 	andeq	r0, r0, lr, asr #13
    4e04:	ce530001 	cdpgt	0, 5, cr0, cr3, cr1, {0}
    4e08:	d2000006 	andle	r0, r0, #6
    4e0c:	01000006 	tsteq	r0, r6
    4e10:	00005100 	andeq	r5, r0, r0, lsl #2
    4e14:	00000000 	andeq	r0, r0, r0
    4e18:	06d20000 	ldrbeq	r0, [r2], r0
    4e1c:	06e00000 	strbteq	r0, [r0], r0
    4e20:	00010000 	andeq	r0, r1, r0
    4e24:	0006e051 	andeq	lr, r6, r1, asr r0
    4e28:	0006e600 	andeq	lr, r6, r0, lsl #12
    4e2c:	f3000400 	vshl.u8	d0, d0, d0
    4e30:	009f5101 	addseq	r5, pc, r1, lsl #2
    4e34:	00000000 	andeq	r0, r0, r0
    4e38:	d2000000 	andle	r0, r0, #0
    4e3c:	d4000006 	strle	r0, [r0], #-6
    4e40:	02000006 	andeq	r0, r0, #6
    4e44:	d49f3000 	ldrle	r3, [pc], #0	; 4e4c <__Stack_Size+0x4a4c>
    4e48:	d8000006 	stmdale	r0, {r1, r2}
    4e4c:	01000006 	tsteq	r0, r6
    4e50:	06dc5300 	ldrbeq	r5, [ip], r0, lsl #6
    4e54:	06e20000 	strbteq	r0, [r2], r0
    4e58:	00010000 	andeq	r0, r1, r0
    4e5c:	0006e253 	andeq	lr, r6, r3, asr r2
    4e60:	0006e600 	andeq	lr, r6, r0, lsl #12
    4e64:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4e70:	000006e6 	andeq	r0, r0, r6, ror #13
    4e74:	000006f4 	strdeq	r0, [r0], -r4
    4e78:	f4510001 			; <UNDEFINED> instruction: 0xf4510001
    4e7c:	fa000006 	blx	4e9c <__Stack_Size+0x4a9c>
    4e80:	04000006 	streq	r0, [r0], #-6
    4e84:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4e88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e8c:	00000000 	andeq	r0, r0, r0
    4e90:	0006e600 	andeq	lr, r6, r0, lsl #12
    4e94:	0006e800 	andeq	lr, r6, r0, lsl #16
    4e98:	30000200 	andcc	r0, r0, r0, lsl #4
    4e9c:	0006e89f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
    4ea0:	0006ec00 	andeq	lr, r6, r0, lsl #24
    4ea4:	53000100 	movwpl	r0, #256	; 0x100
    4ea8:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4eac:	000006f6 	strdeq	r0, [r0], -r6
    4eb0:	f6530001 			; <UNDEFINED> instruction: 0xf6530001
    4eb4:	fa000006 	blx	4ed4 <__Stack_Size+0x4ad4>
    4eb8:	01000006 	tsteq	r0, r6
    4ebc:	00005100 	andeq	r5, r0, r0, lsl #2
    4ec0:	00000000 	andeq	r0, r0, r0
    4ec4:	06fa0000 	ldrbteq	r0, [sl], r0
    4ec8:	07080000 	streq	r0, [r8, -r0]
    4ecc:	00010000 	andeq	r0, r1, r0
    4ed0:	00070851 	andeq	r0, r7, r1, asr r8
    4ed4:	00070e00 	andeq	r0, r7, r0, lsl #28
    4ed8:	f3000400 	vshl.u8	d0, d0, d0
    4edc:	009f5101 	addseq	r5, pc, r1, lsl #2
    4ee0:	00000000 	andeq	r0, r0, r0
    4ee4:	fa000000 	blx	4eec <__Stack_Size+0x4aec>
    4ee8:	fc000006 	stc2	0, cr0, [r0], {6}
    4eec:	02000006 	andeq	r0, r0, #6
    4ef0:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    4ef4:	00000006 	andeq	r0, r0, r6
    4ef8:	01000007 	tsteq	r0, r7
    4efc:	07045300 	streq	r5, [r4, -r0, lsl #6]
    4f00:	070a0000 	streq	r0, [sl, -r0]
    4f04:	00010000 	andeq	r0, r1, r0
    4f08:	00070a53 	andeq	r0, r7, r3, asr sl
    4f0c:	00070e00 	andeq	r0, r7, r0, lsl #28
    4f10:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4f1c:	0000070e 	andeq	r0, r0, lr, lsl #14
    4f20:	0000071c 	andeq	r0, r0, ip, lsl r7
    4f24:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    4f28:	22000007 	andcs	r0, r0, #7
    4f2c:	04000007 	streq	r0, [r0], #-7
    4f30:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f38:	00000000 	andeq	r0, r0, r0
    4f3c:	00070e00 	andeq	r0, r7, r0, lsl #28
    4f40:	00071000 	andeq	r1, r7, r0
    4f44:	30000200 	andcc	r0, r0, r0, lsl #4
    4f48:	0007109f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    4f4c:	00071400 	andeq	r1, r7, r0, lsl #8
    4f50:	53000100 	movwpl	r0, #256	; 0x100
    4f54:	00000718 	andeq	r0, r0, r8, lsl r7
    4f58:	0000071e 	andeq	r0, r0, lr, lsl r7
    4f5c:	1e530001 	cdpne	0, 5, cr0, cr3, cr1, {0}
    4f60:	22000007 	andcs	r0, r0, #7
    4f64:	01000007 	tsteq	r0, r7
    4f68:	00005100 	andeq	r5, r0, r0, lsl #2
    4f6c:	00000000 	andeq	r0, r0, r0
    4f70:	07220000 	streq	r0, [r2, -r0]!
    4f74:	07360000 	ldreq	r0, [r6, -r0]!
    4f78:	00010000 	andeq	r0, r1, r0
    4f7c:	00073652 	andeq	r3, r7, r2, asr r6
    4f80:	00073e00 	andeq	r3, r7, r0, lsl #28
    4f84:	f3000400 	vshl.u8	d0, d0, d0
    4f88:	009f5201 	addseq	r5, pc, r1, lsl #4
    4f8c:	00000000 	andeq	r0, r0, r0
    4f90:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    4f94:	52000007 	andpl	r0, r0, #7
    4f98:	01000007 	tsteq	r0, r7
    4f9c:	07525200 	ldrbeq	r5, [r2, -r0, lsl #4]
    4fa0:	075a0000 	ldrbeq	r0, [sl, -r0]
    4fa4:	00040000 	andeq	r0, r4, r0
    4fa8:	9f5201f3 	svcls	0x005201f3
	...
    4fb4:	0000075a 	andeq	r0, r0, sl, asr r7
    4fb8:	00000770 	andeq	r0, r0, r0, ror r7
    4fbc:	70500001 	subsvc	r0, r0, r1
    4fc0:	9e000007 	cdpls	0, 0, cr0, cr0, cr7, {0}
    4fc4:	03000007 	movweq	r0, #7
    4fc8:	9f687000 	svcls	0x00687000
	...
    4fd4:	0000075a 	andeq	r0, r0, sl, asr r7
    4fd8:	00000778 	andeq	r0, r0, r8, ror r7
    4fdc:	78510001 	ldmdavc	r1, {r0}^
    4fe0:	82000007 	andhi	r0, r0, #7
    4fe4:	04000007 	streq	r0, [r0], #-7
    4fe8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4fec:	0007829f 	muleq	r7, pc, r2	; <UNPREDICTABLE>
    4ff0:	00078800 	andeq	r8, r7, r0, lsl #16
    4ff4:	51000100 	mrspl	r0, (UNDEF: 16)
    4ff8:	00000788 	andeq	r0, r0, r8, lsl #15
    4ffc:	0000079e 	muleq	r0, lr, r7
    5000:	01f30004 	mvnseq	r0, r4
    5004:	00009f51 	andeq	r9, r0, r1, asr pc
    5008:	00000000 	andeq	r0, r0, r0
    500c:	075a0000 	ldrbeq	r0, [sl, -r0]
    5010:	07900000 	ldreq	r0, [r0, r0]
    5014:	00010000 	andeq	r0, r1, r0
    5018:	00079052 	andeq	r9, r7, r2, asr r0
    501c:	00079e00 	andeq	r9, r7, r0, lsl #28
    5020:	f3000400 	vshl.u8	d0, d0, d0
    5024:	009f5201 	addseq	r5, pc, r1, lsl #4
    5028:	00000000 	andeq	r0, r0, r0
    502c:	e6000000 	str	r0, [r0], -r0
    5030:	f8000007 			; <UNDEFINED> instruction: 0xf8000007
    5034:	01000007 	tsteq	r0, r7
    5038:	07f85100 	ldrbeq	r5, [r8, r0, lsl #2]!
    503c:	07fc0000 	ldrbeq	r0, [ip, r0]!
    5040:	00040000 	andeq	r0, r4, r0
    5044:	9f5101f3 	svcls	0x005101f3
	...
    5050:	000007fc 	strdeq	r0, [r0], -ip
    5054:	0000080e 	andeq	r0, r0, lr, lsl #16
    5058:	0e510001 	cdpeq	0, 5, cr0, cr1, cr1, {0}
    505c:	12000008 	andne	r0, r0, #8
    5060:	04000008 	streq	r0, [r0], #-8
    5064:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5068:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    506c:	00000000 	andeq	r0, r0, r0
    5070:	00081200 	andeq	r1, r8, r0, lsl #4
    5074:	00082400 	andeq	r2, r8, r0, lsl #8
    5078:	51000100 	mrspl	r0, (UNDEF: 16)
    507c:	00000824 	andeq	r0, r0, r4, lsr #16
    5080:	00000828 	andeq	r0, r0, r8, lsr #16
    5084:	01f30004 	mvnseq	r0, r4
    5088:	00009f51 	andeq	r9, r0, r1, asr pc
    508c:	00000000 	andeq	r0, r0, r0
    5090:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
    5094:	083a0000 	ldmdaeq	sl!, {}	; <UNPREDICTABLE>
    5098:	00010000 	andeq	r0, r1, r0
    509c:	00083a51 	andeq	r3, r8, r1, asr sl
    50a0:	00083e00 	andeq	r3, r8, r0, lsl #28
    50a4:	f3000400 	vshl.u8	d0, d0, d0
    50a8:	009f5101 	addseq	r5, pc, r1, lsl #2
    50ac:	00000000 	andeq	r0, r0, r0
    50b0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    50b4:	6a000008 	bvs	50dc <__Stack_Size+0x4cdc>
    50b8:	01000008 	tsteq	r0, r8
    50bc:	086a5100 	stmdaeq	sl!, {r8, ip, lr}^
    50c0:	086e0000 	stmdaeq	lr!, {}^	; <UNPREDICTABLE>
    50c4:	00040000 	andeq	r0, r4, r0
    50c8:	9f5101f3 	svcls	0x005101f3
	...
    50d4:	0000086e 	andeq	r0, r0, lr, ror #16
    50d8:	00000882 	andeq	r0, r0, r2, lsl #17
    50dc:	82510001 	subshi	r0, r1, #1
    50e0:	88000008 	stmdahi	r0, {r3}
    50e4:	04000008 	streq	r0, [r0], #-8
    50e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    50ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50f0:	00000000 	andeq	r0, r0, r0
    50f4:	00088800 	andeq	r8, r8, r0, lsl #16
    50f8:	0008b100 	andeq	fp, r8, r0, lsl #2
    50fc:	50000100 	andpl	r0, r0, r0, lsl #2
    5100:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    5104:	000008ce 	andeq	r0, r0, lr, asr #17
    5108:	ce550001 	cdpgt	0, 5, cr0, cr5, cr1, {0}
    510c:	d1000008 	tstle	r0, r8
    5110:	01000008 	tsteq	r0, r8
    5114:	08d15000 	ldmeq	r1, {ip, lr}^
    5118:	08d20000 	ldmeq	r2, {}^	; <UNPREDICTABLE>
    511c:	00040000 	andeq	r0, r4, r0
    5120:	9f5001f3 	svcls	0x005001f3
    5124:	000008d2 	ldrdeq	r0, [r0], -r2
    5128:	000008d5 	ldrdeq	r0, [r0], -r5
    512c:	d5500001 	ldrble	r0, [r0, #-1]
    5130:	f2000008 	vhadd.s8	d0, d0, d8
    5134:	01000008 	tsteq	r0, r8
    5138:	08f25500 	ldmeq	r2!, {r8, sl, ip, lr}^
    513c:	08f50000 	ldmeq	r5!, {}^	; <UNPREDICTABLE>
    5140:	00010000 	andeq	r0, r1, r0
    5144:	0008f550 	andeq	pc, r8, r0, asr r5	; <UNPREDICTABLE>
    5148:	0008f600 	andeq	pc, r8, r0, lsl #12
    514c:	f3000400 	vshl.u8	d0, d0, d0
    5150:	009f5001 	addseq	r5, pc, r1
    5154:	00000000 	andeq	r0, r0, r0
    5158:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    515c:	8e000008 	cdphi	0, 0, cr0, cr0, cr8, {0}
    5160:	01000008 	tsteq	r0, r8
    5164:	088e5100 	stmeq	lr, {r8, ip, lr}
    5168:	08ce0000 	stmiaeq	lr, {}^	; <UNPREDICTABLE>
    516c:	00010000 	andeq	r0, r1, r0
    5170:	0008ce54 	andeq	ip, r8, r4, asr lr
    5174:	0008d200 	andeq	sp, r8, r0, lsl #4
    5178:	f3000400 	vshl.u8	d0, d0, d0
    517c:	d29f5101 	addsle	r5, pc, #1073741824	; 0x40000000
    5180:	f2000008 	vhadd.s8	d0, d0, d8
    5184:	01000008 	tsteq	r0, r8
    5188:	08f25400 	ldmeq	r2!, {sl, ip, lr}^
    518c:	08f60000 	ldmeq	r6!, {}^	; <UNPREDICTABLE>
    5190:	00040000 	andeq	r0, r4, r0
    5194:	9f5101f3 	svcls	0x005101f3
	...
    51a0:	00000888 	andeq	r0, r0, r8, lsl #17
    51a4:	0000089c 	muleq	r0, ip, r8
    51a8:	9f300002 	svcls	0x00300002
    51ac:	0000089c 	muleq	r0, ip, r8
    51b0:	000008ce 	andeq	r0, r0, lr, asr #17
    51b4:	d2570001 	subsle	r0, r7, #1
    51b8:	f2000008 	vhadd.s8	d0, d0, d8
    51bc:	01000008 	tsteq	r0, r8
    51c0:	00005700 	andeq	r5, r0, r0, lsl #14
    51c4:	00000000 	andeq	r0, r0, r0
    51c8:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    51cc:	08a60000 	stmiaeq	r6!, {}	; <UNPREDICTABLE>
    51d0:	00020000 	andeq	r0, r2, r0
    51d4:	08a69f31 	stmiaeq	r6!, {r0, r4, r5, r8, r9, sl, fp, ip, pc}
    51d8:	08ce0000 	stmiaeq	lr, {}^	; <UNPREDICTABLE>
    51dc:	00010000 	andeq	r0, r1, r0
    51e0:	0008d256 	andeq	sp, r8, r6, asr r2
    51e4:	0008f200 	andeq	pc, r8, r0, lsl #4
    51e8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    51f4:	000008f6 	strdeq	r0, [r0], -r6
    51f8:	00000908 	andeq	r0, r0, r8, lsl #18
    51fc:	08510001 	ldmdaeq	r1, {r0}^
    5200:	0c000009 	stceq	0, cr0, [r0], {9}
    5204:	04000009 	streq	r0, [r0], #-9
    5208:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    520c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5210:	00000000 	andeq	r0, r0, r0
    5214:	00090c00 	andeq	r0, r9, r0, lsl #24
    5218:	00092000 	andeq	r2, r9, r0
    521c:	51000100 	mrspl	r0, (UNDEF: 16)
    5220:	00000920 	andeq	r0, r0, r0, lsr #18
    5224:	00000926 	andeq	r0, r0, r6, lsr #18
    5228:	01f30004 	mvnseq	r0, r4
    522c:	00009f51 	andeq	r9, r0, r1, asr pc
    5230:	00000000 	andeq	r0, r0, r0
    5234:	09260000 	stmdbeq	r6!, {}	; <UNPREDICTABLE>
    5238:	09390000 	ldmdbeq	r9!, {}	; <UNPREDICTABLE>
    523c:	00010000 	andeq	r0, r1, r0
    5240:	00093950 	andeq	r3, r9, r0, asr r9
    5244:	00094200 	andeq	r4, r9, r0, lsl #4
    5248:	54000100 	strpl	r0, [r0], #-256	; 0x100
    524c:	00000942 	andeq	r0, r0, r2, asr #18
    5250:	00000945 	andeq	r0, r0, r5, asr #18
    5254:	45500001 	ldrbmi	r0, [r0, #-1]
    5258:	46000009 	strmi	r0, [r0], -r9
    525c:	04000009 	streq	r0, [r0], #-9
    5260:	5001f300 	andpl	pc, r1, r0, lsl #6
    5264:	0009469f 	muleq	r9, pc, r6	; <UNPREDICTABLE>
    5268:	00094d00 	andeq	r4, r9, r0, lsl #26
    526c:	50000100 	andpl	r0, r0, r0, lsl #2
    5270:	0000094d 	andeq	r0, r0, sp, asr #18
    5274:	00000956 	andeq	r0, r0, r6, asr r9
    5278:	56540001 	ldrbpl	r0, [r4], -r1
    527c:	59000009 	stmdbpl	r0, {r0, r3}
    5280:	01000009 	tsteq	r0, r9
    5284:	09595000 	ldmdbeq	r9, {ip, lr}^
    5288:	095a0000 	ldmdbeq	sl, {}^	; <UNPREDICTABLE>
    528c:	00040000 	andeq	r0, r4, r0
    5290:	9f5001f3 	svcls	0x005001f3
    5294:	0000095a 	andeq	r0, r0, sl, asr r9
    5298:	0000099d 	muleq	r0, sp, r9
    529c:	9d500001 	ldclls	0, cr0, [r0, #-4]
    52a0:	9e000009 	cdpls	0, 0, cr0, cr0, cr9, {0}
    52a4:	04000009 	streq	r0, [r0], #-9
    52a8:	5001f300 	andpl	pc, r1, r0, lsl #6
    52ac:	00099e9f 	muleq	r9, pc, lr	; <UNPREDICTABLE>
    52b0:	0009db00 	andeq	sp, r9, r0, lsl #22
    52b4:	50000100 	andpl	r0, r0, r0, lsl #2
    52b8:	000009db 	ldrdeq	r0, [r0], -fp
    52bc:	000009dc 	ldrdeq	r0, [r0], -ip
    52c0:	01f30004 	mvnseq	r0, r4
    52c4:	00009f50 	andeq	r9, r0, r0, asr pc
    52c8:	00000000 	andeq	r0, r0, r0
    52cc:	09260000 	stmdbeq	r6!, {}	; <UNPREDICTABLE>
    52d0:	09300000 	ldmdbeq	r0!, {}	; <UNPREDICTABLE>
    52d4:	00010000 	andeq	r0, r1, r0
    52d8:	00093051 	andeq	r3, r9, r1, asr r0
    52dc:	00094200 	andeq	r4, r9, r0, lsl #4
    52e0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    52e4:	00000942 	andeq	r0, r0, r2, asr #18
    52e8:	00000946 	andeq	r0, r0, r6, asr #18
    52ec:	01f30004 	mvnseq	r0, r4
    52f0:	09469f51 	stmdbeq	r6, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
    52f4:	09560000 	ldmdbeq	r6, {}^	; <UNPREDICTABLE>
    52f8:	00010000 	andeq	r0, r1, r0
    52fc:	00095655 	andeq	r5, r9, r5, asr r6
    5300:	00095a00 	andeq	r5, r9, r0, lsl #20
    5304:	f3000400 	vshl.u8	d0, d0, d0
    5308:	5a9f5101 	bpl	fe7d9714 <SCS_BASE+0x1e7cb714>
    530c:	62000009 	andvs	r0, r0, #9
    5310:	01000009 	tsteq	r0, r9
    5314:	09625500 	stmdbeq	r2!, {r8, sl, ip, lr}^
    5318:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    531c:	00040000 	andeq	r0, r4, r0
    5320:	9f5101f3 	svcls	0x005101f3
	...
    532c:	00000964 	andeq	r0, r0, r4, ror #18
    5330:	00000982 	andeq	r0, r0, r2, lsl #19
    5334:	00530001 	subseq	r0, r3, r1
    5338:	00000000 	andeq	r0, r0, r0
    533c:	64000000 	strvs	r0, [r0], #-0
    5340:	8c000009 	stchi	0, cr0, [r0], {9}
    5344:	01000009 	tsteq	r0, r9
    5348:	00005200 	andeq	r5, r0, r0, lsl #4
    534c:	00000000 	andeq	r0, r0, r0
    5350:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    5354:	09940000 	ldmibeq	r4, {}	; <UNPREDICTABLE>
    5358:	00010000 	andeq	r0, r1, r0
    535c:	00000051 	andeq	r0, r0, r1, asr r0
    5360:	00000000 	andeq	r0, r0, r0
    5364:	00096400 	andeq	r6, r9, r0, lsl #8
    5368:	00099d00 	andeq	r9, r9, r0, lsl #26
    536c:	50000100 	andpl	r0, r0, r0, lsl #2
    5370:	0000099d 	muleq	r0, sp, r9
    5374:	0000099e 	muleq	r0, lr, r9
    5378:	01f30004 	mvnseq	r0, r4
    537c:	00009f50 	andeq	r9, r0, r0, asr pc
    5380:	00000000 	andeq	r0, r0, r0
    5384:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    5388:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
    538c:	00020000 	andeq	r0, r2, r0
    5390:	09749f30 	ldmdbeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    5394:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    5398:	00010000 	andeq	r0, r1, r0
    539c:	00097657 	andeq	r7, r9, r7, asr r6
    53a0:	00097a00 	andeq	r7, r9, r0, lsl #20
    53a4:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    53a8:	ff0c0b00 			; <UNDEFINED> instruction: 0xff0c0b00
    53ac:	098c9f1a 	stmibeq	ip, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    53b0:	099d0000 	ldmibeq	sp, {}	; <UNPREDICTABLE>
    53b4:	00010000 	andeq	r0, r1, r0
    53b8:	00000052 	andeq	r0, r0, r2, asr r0
    53bc:	00000000 	andeq	r0, r0, r0
    53c0:	00096400 	andeq	r6, r9, r0, lsl #8
    53c4:	00097600 	andeq	r7, r9, r0, lsl #12
    53c8:	30000200 	andcc	r0, r0, r0, lsl #4
    53cc:	0009769f 	muleq	r9, pc, r6	; <UNPREDICTABLE>
    53d0:	00097e00 	andeq	r7, r9, r0, lsl #28
    53d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    53d8:	00000990 	muleq	r0, r0, r9
    53dc:	0000099a 	muleq	r0, sl, r9
    53e0:	9a560001 	bls	15853ec <__Stack_Size+0x1584fec>
    53e4:	9d000009 	stcls	0, cr0, [r0, #-36]	; 0xffffffdc
    53e8:	02000009 	andeq	r0, r0, #9
    53ec:	00207000 	eoreq	r7, r0, r0
    53f0:	00000000 	andeq	r0, r0, r0
    53f4:	64000000 	strvs	r0, [r0], #-0
    53f8:	76000009 	strvc	r0, [r0], -r9
    53fc:	02000009 	andeq	r0, r0, #9
    5400:	769f3000 	ldrvc	r3, [pc], r0
    5404:	94000009 	strls	r0, [r0], #-9
    5408:	05000009 	streq	r0, [r0, #-9]
    540c:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    5410:	00009f24 	andeq	r9, r0, r4, lsr #30
    5414:	00000000 	andeq	r0, r0, r0
    5418:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    541c:	09c60000 	stmibeq	r6, {}^	; <UNPREDICTABLE>
    5420:	00010000 	andeq	r0, r1, r0
    5424:	00000053 	andeq	r0, r0, r3, asr r0
    5428:	00000000 	andeq	r0, r0, r0
    542c:	00099e00 	andeq	r9, r9, r0, lsl #28
    5430:	0009be00 	andeq	fp, r9, r0, lsl #28
    5434:	52000100 	andpl	r0, r0, #0, 2
	...
    5440:	0000099e 	muleq	r0, lr, r9
    5444:	000009d2 	ldrdeq	r0, [r0], -r2
    5448:	00510001 	subseq	r0, r1, r1
    544c:	00000000 	andeq	r0, r0, r0
    5450:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    5454:	db000009 	blle	5480 <__Stack_Size+0x5080>
    5458:	01000009 	tsteq	r0, r9
    545c:	09db5000 	ldmibeq	fp, {ip, lr}^
    5460:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    5464:	00040000 	andeq	r0, r4, r0
    5468:	9f5001f3 	svcls	0x005001f3
	...
    5474:	0000099e 	muleq	r0, lr, r9
    5478:	000009aa 	andeq	r0, r0, sl, lsr #19
    547c:	9f300002 	svcls	0x00300002
    5480:	000009aa 	andeq	r0, r0, sl, lsr #19
    5484:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    5488:	b4560001 	ldrblt	r0, [r6], #-1
    548c:	ca000009 	bgt	54b8 <__Stack_Size+0x50b8>
    5490:	07000009 	streq	r0, [r0, -r9]
    5494:	0a007600 	beq	22c9c <__Stack_Size+0x2289c>
    5498:	9f1a0cff 	svcls	0x001a0cff
    549c:	000009ca 	andeq	r0, r0, sl, asr #19
    54a0:	000009d6 	ldrdeq	r0, [r0], -r6
    54a4:	d6530001 	ldrble	r0, [r3], -r1
    54a8:	d8000009 	stmdale	r0, {r0, r3}
    54ac:	02000009 	andeq	r0, r0, #9
    54b0:	001c7000 	andseq	r7, ip, r0
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    54bc:	b4000009 	strlt	r0, [r0], #-9
    54c0:	02000009 	andeq	r0, r0, #9
    54c4:	b49f3000 	ldrlt	r3, [pc], #0	; 54cc <__Stack_Size+0x50cc>
    54c8:	ca000009 	bgt	54f4 <__Stack_Size+0x50f4>
    54cc:	01000009 	tsteq	r0, r9
    54d0:	09ca5700 	stmibeq	sl, {r8, r9, sl, ip, lr}^
    54d4:	09ce0000 	stmibeq	lr, {}^	; <UNPREDICTABLE>
    54d8:	00070000 	andeq	r0, r7, r0
    54dc:	ff0b0077 			; <UNDEFINED> instruction: 0xff0b0077
    54e0:	ce9f1adf 	mrcgt	10, 4, r1, cr15, cr15, {6}
    54e4:	db000009 	blle	5510 <__Stack_Size+0x5110>
    54e8:	01000009 	tsteq	r0, r9
    54ec:	00005200 	andeq	r5, r0, r0, lsl #4
    54f0:	00000000 	andeq	r0, r0, r0
    54f4:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    54f8:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
    54fc:	00020000 	andeq	r0, r2, r0
    5500:	09b49f30 	ldmibeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}
    5504:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    5508:	00050000 	andeq	r0, r5, r0
    550c:	243c0071 	ldrtcs	r0, [ip], #-113	; 0x71
    5510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5514:	00000000 	andeq	r0, r0, r0
    5518:	0009dc00 	andeq	sp, r9, r0, lsl #24
    551c:	0009e800 	andeq	lr, r9, r0, lsl #16
    5520:	51000100 	mrspl	r0, (UNDEF: 16)
    5524:	000009e8 	andeq	r0, r0, r8, ror #19
    5528:	000009ec 	andeq	r0, r0, ip, ror #19
    552c:	01f30004 	mvnseq	r0, r4
    5530:	00009f51 	andeq	r9, r0, r1, asr pc
    5534:	00000000 	andeq	r0, r0, r0
    5538:	09ec0000 	stmibeq	ip!, {}^	; <UNPREDICTABLE>
    553c:	09ee0000 	stmibeq	lr!, {}^	; <UNPREDICTABLE>
    5540:	00010000 	andeq	r0, r1, r0
    5544:	0009ee50 	andeq	lr, r9, r0, asr lr
    5548:	0009f200 	andeq	pc, r9, r0, lsl #4
    554c:	f3000400 	vshl.u8	d0, d0, d0
    5550:	009f5001 	addseq	r5, pc, r1
    5554:	00000000 	andeq	r0, r0, r0
    5558:	f2000000 	vhadd.s8	d0, d0, d0
    555c:	f4000009 	vst4.8	{d0-d3}, [r0], r9
    5560:	01000009 	tsteq	r0, r9
    5564:	09f45000 	ldmibeq	r4!, {ip, lr}^
    5568:	09f80000 	ldmibeq	r8!, {}^	; <UNPREDICTABLE>
    556c:	00040000 	andeq	r0, r4, r0
    5570:	9f5001f3 	svcls	0x005001f3
	...
    557c:	000009f8 	strdeq	r0, [r0], -r8
    5580:	000009fa 	strdeq	r0, [r0], -sl
    5584:	fa500001 	blx	1405590 <__Stack_Size+0x1405190>
    5588:	fe000009 	cdp2	0, 0, cr0, cr0, cr9, {0}
    558c:	04000009 	streq	r0, [r0], #-9
    5590:	5001f300 	andpl	pc, r1, r0, lsl #6
    5594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5598:	00000000 	andeq	r0, r0, r0
    559c:	0009fe00 	andeq	pc, r9, r0, lsl #28
    55a0:	000a0200 	andeq	r0, sl, r0, lsl #4
    55a4:	50000100 	andpl	r0, r0, r0, lsl #2
    55a8:	00000a02 	andeq	r0, r0, r2, lsl #20
    55ac:	00000a06 	andeq	r0, r0, r6, lsl #20
    55b0:	01f30004 	mvnseq	r0, r4
    55b4:	00009f50 	andeq	r9, r0, r0, asr pc
    55b8:	00000000 	andeq	r0, r0, r0
    55bc:	0a060000 	beq	1855c4 <__Stack_Size+0x1851c4>
    55c0:	0a080000 	beq	2055c8 <__Stack_Size+0x2051c8>
    55c4:	00010000 	andeq	r0, r1, r0
    55c8:	000a0850 	andeq	r0, sl, r0, asr r8
    55cc:	000a0c00 	andeq	r0, sl, r0, lsl #24
    55d0:	f3000400 	vshl.u8	d0, d0, d0
    55d4:	009f5001 	addseq	r5, pc, r1
    55d8:	00000000 	andeq	r0, r0, r0
    55dc:	0c000000 	stceq	0, cr0, [r0], {-0}
    55e0:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    55e4:	0100000a 	tsteq	r0, sl
    55e8:	0a0e5000 	beq	3995f0 <__Stack_Size+0x3991f0>
    55ec:	0a120000 	beq	4855f4 <__Stack_Size+0x4851f4>
    55f0:	00040000 	andeq	r0, r4, r0
    55f4:	9f5001f3 	svcls	0x005001f3
	...
    5600:	00000a12 	andeq	r0, r0, r2, lsl sl
    5604:	00000a1a 	andeq	r0, r0, sl, lsl sl
    5608:	1a500001 	bne	1405614 <__Stack_Size+0x1405214>
    560c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    5610:	0400000a 	streq	r0, [r0], #-10
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    561c:	00000000 	andeq	r0, r0, r0
    5620:	000a1200 	andeq	r1, sl, r0, lsl #4
    5624:	000a1400 	andeq	r1, sl, r0, lsl #8
    5628:	30000200 	andcc	r0, r0, r0, lsl #4
    562c:	000a149f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    5630:	000a1e00 	andeq	r1, sl, r0, lsl #28
    5634:	71000a00 	tstvc	r0, r0, lsl #20
    5638:	1a007300 	bne	22240 <__Stack_Size+0x21e40>
    563c:	2e302440 	cfnegscs	mvf2, mvf0
    5640:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5644:	00000000 	andeq	r0, r0, r0
    5648:	000a1e00 	andeq	r1, sl, r0, lsl #28
    564c:	000a2000 	andeq	r2, sl, r0
    5650:	51000100 	mrspl	r0, (UNDEF: 16)
    5654:	00000a20 	andeq	r0, r0, r0, lsr #20
    5658:	00000a26 	andeq	r0, r0, r6, lsr #20
    565c:	01f30004 	mvnseq	r0, r4
    5660:	00009f51 	andeq	r9, r0, r1, asr pc
    5664:	00000000 	andeq	r0, r0, r0
    5668:	0a260000 	beq	985670 <__Stack_Size+0x985270>
    566c:	0a2e0000 	beq	b85674 <__Stack_Size+0xb85274>
    5670:	00010000 	andeq	r0, r1, r0
    5674:	000a2e50 	andeq	r2, sl, r0, asr lr
    5678:	000a3c00 	andeq	r3, sl, r0, lsl #24
    567c:	f3000400 	vshl.u8	d0, d0, d0
    5680:	009f5001 	addseq	r5, pc, r1
    5684:	00000000 	andeq	r0, r0, r0
    5688:	26000000 	strcs	r0, [r0], -r0
    568c:	3a00000a 	bcc	56bc <__Stack_Size+0x52bc>
    5690:	0200000a 	andeq	r0, r0, #10
    5694:	3a9f3000 	bcc	fe7d169c <SCS_BASE+0x1e7c369c>
    5698:	3c00000a 	stccc	0, cr0, [r0], {10}
    569c:	0100000a 	tsteq	r0, sl
    56a0:	00005000 	andeq	r5, r0, r0
    56a4:	00000000 	andeq	r0, r0, r0
    56a8:	0a260000 	beq	9856b0 <__Stack_Size+0x9852b0>
    56ac:	0a280000 	beq	a056b4 <__Stack_Size+0xa052b4>
    56b0:	00020000 	andeq	r0, r2, r0
    56b4:	0a289f30 	beq	a2d37c <__Stack_Size+0xa2cf7c>
    56b8:	0a3c0000 	beq	f056c0 <__Stack_Size+0xf052c0>
    56bc:	00060000 	andeq	r0, r6, r0
    56c0:	00710073 	rsbseq	r0, r1, r3, ror r0
    56c4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    56c8:	00000000 	andeq	r0, r0, r0
    56cc:	0a260000 	beq	9856d4 <__Stack_Size+0x9852d4>
    56d0:	0a300000 	beq	c056d8 <__Stack_Size+0xc052d8>
    56d4:	00020000 	andeq	r0, r2, r0
    56d8:	0a309f30 	beq	c2d3a0 <__Stack_Size+0xc2cfa0>
    56dc:	0a3c0000 	beq	f056e4 <__Stack_Size+0xf052e4>
    56e0:	00060000 	andeq	r0, r6, r0
    56e4:	00720071 	rsbseq	r0, r2, r1, ror r0
    56e8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    56ec:	00000000 	andeq	r0, r0, r0
    56f0:	0a3c0000 	beq	f056f8 <__Stack_Size+0xf052f8>
    56f4:	0a3e0000 	beq	f856fc <__Stack_Size+0xf852fc>
    56f8:	00010000 	andeq	r0, r1, r0
    56fc:	000a3e51 	andeq	r3, sl, r1, asr lr
    5700:	000a4400 	andeq	r4, sl, r0, lsl #8
    5704:	f3000400 	vshl.u8	d0, d0, d0
    5708:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5714:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5718:	01000000 	mrseq	r0, (UNDEF: 0)
    571c:	002e5000 	eoreq	r5, lr, r0
    5720:	00420000 	subeq	r0, r2, r0
    5724:	00040000 	andeq	r0, r4, r0
    5728:	9f5001f3 	svcls	0x005001f3
    572c:	00000042 	andeq	r0, r0, r2, asr #32
    5730:	00000046 	andeq	r0, r0, r6, asr #32
    5734:	46500001 	ldrbmi	r0, [r0], -r1
    5738:	52000000 	andpl	r0, r0, #0
    573c:	04000000 	streq	r0, [r0], #-0
    5740:	5001f300 	andpl	pc, r1, r0, lsl #6
    5744:	0000529f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5748:	00005600 	andeq	r5, r0, r0, lsl #12
    574c:	50000100 	andpl	r0, r0, r0, lsl #2
    5750:	00000056 	andeq	r0, r0, r6, asr r0
    5754:	00000062 	andeq	r0, r0, r2, rrx
    5758:	01f30004 	mvnseq	r0, r4
    575c:	00629f50 	rsbeq	r9, r2, r0, asr pc
    5760:	00660000 	rsbeq	r0, r6, r0
    5764:	00010000 	andeq	r0, r1, r0
    5768:	00006650 	andeq	r6, r0, r0, asr r6
    576c:	00007200 	andeq	r7, r0, r0, lsl #4
    5770:	f3000400 	vshl.u8	d0, d0, d0
    5774:	729f5001 	addsvc	r5, pc, #1
    5778:	76000000 	strvc	r0, [r0], -r0
    577c:	01000000 	mrseq	r0, (UNDEF: 0)
    5780:	00765000 	rsbseq	r5, r6, r0
    5784:	008a0000 	addeq	r0, sl, r0
    5788:	00040000 	andeq	r0, r4, r0
    578c:	9f5001f3 	svcls	0x005001f3
    5790:	0000008a 	andeq	r0, r0, sl, lsl #1
    5794:	00000094 	muleq	r0, r4, r0
    5798:	00500001 	subseq	r0, r0, r1
    579c:	00000000 	andeq	r0, r0, r0
    57a0:	94000000 	strls	r0, [r0], #-0
    57a4:	d6000000 	strle	r0, [r0], -r0
    57a8:	01000000 	mrseq	r0, (UNDEF: 0)
    57ac:	00d65000 	sbcseq	r5, r6, r0
    57b0:	01160000 	tsteq	r6, r0
    57b4:	00010000 	andeq	r0, r1, r0
    57b8:	00011654 	andeq	r1, r1, r4, asr r6
    57bc:	00011c00 	andeq	r1, r1, r0, lsl #24
    57c0:	f3000400 	vshl.u8	d0, d0, d0
    57c4:	009f5001 	addseq	r5, pc, r1
    57c8:	00000000 	andeq	r0, r0, r0
    57cc:	94000000 	strls	r0, [r0], #-0
    57d0:	ac000000 	stcge	0, cr0, [r0], {-0}
    57d4:	01000000 	mrseq	r0, (UNDEF: 0)
    57d8:	00ac5100 	adceq	r5, ip, r0, lsl #2
    57dc:	01160000 	tsteq	r6, r0
    57e0:	00010000 	andeq	r0, r1, r0
    57e4:	00011655 	andeq	r1, r1, r5, asr r6
    57e8:	00011c00 	andeq	r1, r1, r0, lsl #24
    57ec:	f3000400 	vshl.u8	d0, d0, d0
    57f0:	009f5101 	addseq	r5, pc, r1, lsl #2
    57f4:	00000000 	andeq	r0, r0, r0
    57f8:	94000000 	strls	r0, [r0], #-0
    57fc:	a0000000 	andge	r0, r0, r0
    5800:	02000000 	andeq	r0, r0, #0
    5804:	a09f3000 	addsge	r3, pc, r0
    5808:	a4000000 	strge	r0, [r0], #-0
    580c:	0b000000 	bleq	5814 <__Stack_Size+0x5414>
    5810:	0b007300 	bleq	22418 <__Stack_Size+0x22018>
    5814:	0a1acfff 	beq	6b9818 <__Stack_Size+0x6b9418>
    5818:	9f1affff 	svcls	0x001affff
    581c:	000000a6 	andeq	r0, r0, r6, lsr #1
    5820:	000000ae 	andeq	r0, r0, lr, lsr #1
    5824:	00730007 	rsbseq	r0, r3, r7
    5828:	1affff0a 	bne	5458 <__Stack_Size+0x5058>
    582c:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    5830:	0000b000 	andeq	fp, r0, r0
    5834:	70000900 	andvc	r0, r0, r0, lsl #18
    5838:	0a029410 	beq	aa880 <__Stack_Size+0xaa480>
    583c:	9f1affff 	svcls	0x001affff
    5840:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    5844:	000000b8 	strheq	r0, [r0], -r8
    5848:	0072000b 	rsbseq	r0, r2, fp
    584c:	1ae9f30b 	bne	ffa82480 <SCS_BASE+0x1fa74480>
    5850:	1affff0a 	bne	5480 <__Stack_Size+0x5080>
    5854:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5858:	0000c600 	andeq	ip, r0, r0, lsl #12
    585c:	73000700 	movwvc	r0, #1792	; 0x700
    5860:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5864:	00c69f1a 	sbceq	r9, r6, sl, lsl pc
    5868:	00ca0000 	sbceq	r0, sl, r0
    586c:	00090000 	andeq	r0, r9, r0
    5870:	02940c70 	addseq	r0, r4, #112, 24	; 0x7000
    5874:	1affff0a 	bne	54a4 <__Stack_Size+0x50a4>
    5878:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    587c:	0000ce00 	andeq	ip, r0, r0, lsl #28
    5880:	73000b00 	movwvc	r0, #2816	; 0xb00
    5884:	fcff0b00 	ldc2l	11, cr0, [pc]	; 588c <__Stack_Size+0x548c>
    5888:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    588c:	00d29f1a 	sbcseq	r9, r2, sl, lsl pc
    5890:	00d90000 	sbcseq	r0, r9, r0
    5894:	00070000 	andeq	r0, r7, r0
    5898:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    589c:	fa9f1aff 	blx	fe7cc4a0 <SCS_BASE+0x1e7be4a0>
    58a0:	0c000000 	stceq	0, cr0, [r0], {-0}
    58a4:	01000001 	tsteq	r0, r1
    58a8:	010c5000 	mrseq	r5, (UNDEF: 12)
    58ac:	010e0000 	mrseq	r0, (UNDEF: 14)
    58b0:	00060000 	andeq	r0, r6, r0
    58b4:	00700073 	rsbseq	r0, r0, r3, ror r0
    58b8:	010e9f21 	tsteq	lr, r1, lsr #30
    58bc:	01100000 	tsteq	r0, r0
    58c0:	00010000 	andeq	r0, r1, r0
    58c4:	00011053 	andeq	r1, r1, r3, asr r0
    58c8:	00011c00 	andeq	r1, r1, r0, lsl #24
    58cc:	72001100 	andvc	r1, r0, #0, 2
    58d0:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    58d4:	1b25f764 	blne	98366c <__Stack_Size+0x98326c>
    58d8:	1a3f00f7 	bne	fc5cbc <__Stack_Size+0xfc58bc>
    58dc:	9f210070 	svcls	0x00210070
	...
    58e8:	00000094 	muleq	r0, r4, r0
    58ec:	000000e6 	andeq	r0, r0, r6, ror #1
    58f0:	9f300002 	svcls	0x00300002
    58f4:	000000e6 	andeq	r0, r0, r6, ror #1
    58f8:	000000ec 	andeq	r0, r0, ip, ror #1
    58fc:	ec520001 	mrrc	0, 0, r0, r2, cr1
    5900:	fc000000 	stc2	0, cr0, [r0], {-0}
    5904:	11000000 	mrsne	r0, (UNDEF: 0)
    5908:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    590c:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    5910:	29007100 	stmdbcs	r0, {r8, ip, sp, lr}
    5914:	16000128 	strne	r0, [r0], -r8, lsr #2
    5918:	00fc9f13 	rscseq	r9, ip, r3, lsl pc
    591c:	01160000 	tsteq	r6, r0
    5920:	00140000 	andseq	r0, r4, r0
    5924:	91066891 			; <UNDEFINED> instruction: 0x91066891
    5928:	00740664 	rsbseq	r0, r4, r4, ror #12
    592c:	0138000c 	teqeq	r8, ip
    5930:	01282940 	teqeq	r8, r0, asr #18
    5934:	9f131600 	svcls	0x00131600
    5938:	00000116 	andeq	r0, r0, r6, lsl r1
    593c:	0000011c 	andeq	r0, r0, ip, lsl r1
    5940:	687d0015 	ldmdavs	sp!, {r0, r2, r4}^
    5944:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    5948:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    594c:	40013800 	andmi	r3, r1, r0, lsl #16
    5950:	00012829 	andeq	r2, r1, r9, lsr #16
    5954:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
    5958:	00000000 	andeq	r0, r0, r0
    595c:	94000000 	strls	r0, [r0], #-0
    5960:	f2000000 	vhadd.s8	d0, d0, d0
    5964:	02000000 	andeq	r0, r0, #0
    5968:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
    596c:	00000000 	andeq	r0, r0, r0
    5970:	01000001 	tsteq	r0, r1
    5974:	01005200 	mrseq	r5, R8_usr
    5978:	01160000 	tsteq	r6, r0
    597c:	00220000 	eoreq	r0, r2, r0
    5980:	91066891 			; <UNDEFINED> instruction: 0x91066891
    5984:	00740664 	rsbseq	r0, r4, r4, ror #12
    5988:	0138000c 	teqeq	r8, ip
    598c:	01282940 	teqeq	r8, r0, asr #18
    5990:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    5994:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    5998:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    599c:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    59a0:	01169f00 	tsteq	r6, r0, lsl #30
    59a4:	011c0000 	tsteq	ip, r0
    59a8:	00240000 	eoreq	r0, r4, r0
    59ac:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    59b0:	01f30664 	mvnseq	r0, r4, ror #12
    59b4:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    59b8:	28294001 	stmdacs	r9!, {r0, lr}
    59bc:	13160001 	tstne	r6, #1
    59c0:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    59c4:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    59c8:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    59cc:	9f00f71b 	svcls	0x0000f71b
	...
    59d8:	00000094 	muleq	r0, r4, r0
    59dc:	000000fa 	strdeq	r0, [r0], -sl
    59e0:	9f300002 	svcls	0x00300002
    59e4:	000000fa 	strdeq	r0, [r0], -sl
    59e8:	00000100 	andeq	r0, r0, r0, lsl #2
    59ec:	0072000b 	rsbseq	r0, r2, fp
    59f0:	25340070 	ldrcs	r0, [r4, #-112]!	; 0x70
    59f4:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    59f8:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    59fc:	00010200 	andeq	r0, r1, r0, lsl #4
    5a00:	52000100 	andpl	r0, r0, #0, 2
    5a04:	00000102 	andeq	r0, r0, r2, lsl #2
    5a08:	00000116 	andeq	r0, r0, r6, lsl r1
    5a0c:	6891002a 	ldmvs	r1, {r1, r3, r5}
    5a10:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    5a14:	000c0074 	andeq	r0, ip, r4, ror r0
    5a18:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5a1c:	16000128 	strne	r0, [r0], -r8, lsr #2
    5a20:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    5a24:	06007525 	streq	r7, [r0], -r5, lsr #10
    5a28:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    5a2c:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    5a30:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    5a34:	9f1c1e64 	svcls	0x001c1e64
    5a38:	00000116 	andeq	r0, r0, r6, lsl r1
    5a3c:	0000011c 	andeq	r0, r0, ip, lsl r1
    5a40:	687d002c 	ldmdavs	sp!, {r2, r3, r5}^
    5a44:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    5a48:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    5a4c:	40013800 	andmi	r3, r1, r0, lsl #16
    5a50:	00012829 	andeq	r2, r1, r9, lsr #16
    5a54:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    5a58:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    5a5c:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    5a60:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    5a64:	34007000 	strcc	r7, [r0], #-0
    5a68:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    5a6c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    5a70:	00000000 	andeq	r0, r0, r0
    5a74:	01320000 	teqeq	r2, r0
    5a78:	01400000 	mrseq	r0, (UNDEF: 64)
    5a7c:	00010000 	andeq	r0, r1, r0
    5a80:	00014051 	andeq	r4, r1, r1, asr r0
    5a84:	00015200 	andeq	r5, r1, r0, lsl #4
    5a88:	f3000400 	vshl.u8	d0, d0, d0
    5a8c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5a90:	00000000 	andeq	r0, r0, r0
    5a94:	32000000 	andcc	r0, r0, #0
    5a98:	42000001 	andmi	r0, r0, #1
    5a9c:	02000001 	andeq	r0, r0, #1
    5aa0:	429f3000 	addsmi	r3, pc, #0
    5aa4:	4a000001 	bmi	5ab0 <__Stack_Size+0x56b0>
    5aa8:	0b000001 	bleq	5ab4 <__Stack_Size+0x56b4>
    5aac:	0b007200 	bleq	222b4 <__Stack_Size+0x21eb4>
    5ab0:	0a1af0ff 	beq	6c1eb4 <__Stack_Size+0x6c1ab4>
    5ab4:	9f1affff 	svcls	0x001affff
    5ab8:	0000014e 	andeq	r0, r0, lr, asr #2
    5abc:	00000152 	andeq	r0, r0, r2, asr r1
    5ac0:	00730007 	rsbseq	r0, r3, r7
    5ac4:	1affff0a 	bne	56f4 <__Stack_Size+0x52f4>
    5ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5acc:	00000000 	andeq	r0, r0, r0
    5ad0:	00017600 	andeq	r7, r1, r0, lsl #12
    5ad4:	00018c00 	andeq	r8, r1, r0, lsl #24
    5ad8:	50000100 	andpl	r0, r0, r0, lsl #2
    5adc:	0000018c 	andeq	r0, r0, ip, lsl #3
    5ae0:	0000018e 	andeq	r0, r0, lr, lsl #3
    5ae4:	74700003 	ldrbtvc	r0, [r0], #-3
    5ae8:	00018e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5aec:	00019400 	andeq	r9, r1, r0, lsl #8
    5af0:	50000100 	andpl	r0, r0, r0, lsl #2
    5af4:	00000194 	muleq	r0, r4, r1
    5af8:	000001a8 	andeq	r0, r0, r8, lsr #3
    5afc:	01f30004 	mvnseq	r0, r4
    5b00:	00009f50 	andeq	r9, r0, r0, asr pc
    5b04:	00000000 	andeq	r0, r0, r0
    5b08:	01760000 	cmneq	r6, r0
    5b0c:	01820000 	orreq	r0, r2, r0
    5b10:	00010000 	andeq	r0, r1, r0
    5b14:	00018251 	andeq	r8, r1, r1, asr r2
    5b18:	0001a800 	andeq	sl, r1, r0, lsl #16
    5b1c:	f3000400 	vshl.u8	d0, d0, d0
    5b20:	009f5101 	addseq	r5, pc, r1, lsl #2
    5b24:	00000000 	andeq	r0, r0, r0
    5b28:	76000000 	strvc	r0, [r0], -r0
    5b2c:	9a000001 	bls	5b38 <__Stack_Size+0x5738>
    5b30:	01000001 	tsteq	r0, r1
    5b34:	019a5200 	orrseq	r5, sl, r0, lsl #4
    5b38:	019e0000 	orrseq	r0, lr, r0
    5b3c:	00040000 	andeq	r0, r4, r0
    5b40:	9f5201f3 	svcls	0x005201f3
    5b44:	0000019e 	muleq	r0, lr, r1
    5b48:	000001a0 	andeq	r0, r0, r0, lsr #3
    5b4c:	a0520001 	subsge	r0, r2, r1
    5b50:	a8000001 	stmdage	r0, {r0}
    5b54:	04000001 	streq	r0, [r0], #-1
    5b58:	5201f300 	andpl	pc, r1, #0, 6
    5b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b60:	00000000 	andeq	r0, r0, r0
    5b64:	00017600 	andeq	r7, r1, r0, lsl #12
    5b68:	00017c00 	andeq	r7, r1, r0, lsl #24
    5b6c:	30000200 	andcc	r0, r0, r0, lsl #4
    5b70:	00017c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    5b74:	0001a800 	andeq	sl, r1, r0, lsl #16
    5b78:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    5b7c:	1aff0800 	bne	fffc7b84 <SCS_BASE+0x1ffb9b84>
    5b80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b84:	00000000 	andeq	r0, r0, r0
    5b88:	00017600 	andeq	r7, r1, r0, lsl #12
    5b8c:	00017c00 	andeq	r7, r1, r0, lsl #24
    5b90:	30000200 	andcc	r0, r0, r0, lsl #4
    5b94:	00017c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    5b98:	00018200 	andeq	r8, r1, r0, lsl #4
    5b9c:	71000900 	tstvc	r0, r0, lsl #18
    5ba0:	0a1a4f00 	beq	6997a8 <__Stack_Size+0x6993a8>
    5ba4:	9f1affff 	svcls	0x001affff
    5ba8:	00000182 	andeq	r0, r0, r2, lsl #3
    5bac:	000001a8 	andeq	r0, r0, r8, lsr #3
    5bb0:	01f3000a 	mvnseq	r0, sl
    5bb4:	0a1a4f51 	beq	699900 <__Stack_Size+0x699500>
    5bb8:	9f1affff 	svcls	0x001affff
	...
    5bc4:	00000176 	andeq	r0, r0, r6, ror r1
    5bc8:	00000188 	andeq	r0, r0, r8, lsl #3
    5bcc:	9f300002 	svcls	0x00300002
    5bd0:	00000188 	andeq	r0, r0, r8, lsl #3
    5bd4:	0000019c 	muleq	r0, ip, r1
    5bd8:	9c530001 	mrrcls	0, 0, r0, r3, cr1
    5bdc:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    5be0:	05000001 	streq	r0, [r0, #-1]
    5be4:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5be8:	019e9f24 	orrseq	r9, lr, r4, lsr #30
    5bec:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	0001a453 	andeq	sl, r1, r3, asr r4
    5bf8:	0001a800 	andeq	sl, r1, r0, lsl #16
    5bfc:	31000500 	tstcc	r0, r0, lsl #10
    5c00:	9f240071 	svcls	0x00240071
	...
    5c0c:	000001a8 	andeq	r0, r0, r8, lsr #3
    5c10:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    5c14:	b0510001 	subslt	r0, r1, r1
    5c18:	b2000001 	andlt	r0, r0, #1
    5c1c:	04000001 	streq	r0, [r0], #-1
    5c20:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5c24:	0001b29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    5c28:	0001b600 	andeq	fp, r1, r0, lsl #12
    5c2c:	51000100 	mrspl	r0, (UNDEF: 16)
    5c30:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    5c34:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    5c38:	01f30004 	mvnseq	r0, r4
    5c3c:	00009f51 	andeq	r9, r0, r1, asr pc
    5c40:	00000000 	andeq	r0, r0, r0
    5c44:	01ba0000 			; <UNDEFINED> instruction: 0x01ba0000
    5c48:	01cc0000 	biceq	r0, ip, r0
    5c4c:	00010000 	andeq	r0, r1, r0
    5c50:	0001cc51 	andeq	ip, r1, r1, asr ip
    5c54:	0001d000 	andeq	sp, r1, r0
    5c58:	f3000400 	vshl.u8	d0, d0, d0
    5c5c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5c60:	00000000 	andeq	r0, r0, r0
    5c64:	d0000000 	andle	r0, r0, r0
    5c68:	e2000001 	and	r0, r0, #1
    5c6c:	01000001 	tsteq	r0, r1
    5c70:	01e25100 	mvneq	r5, r0, lsl #2
    5c74:	01e60000 	mvneq	r0, r0
    5c78:	00040000 	andeq	r0, r4, r0
    5c7c:	9f5101f3 	svcls	0x005101f3
	...
    5c88:	000001fe 	strdeq	r0, [r0], -lr
    5c8c:	00000210 	andeq	r0, r0, r0, lsl r2
    5c90:	10510001 	subsne	r0, r1, r1
    5c94:	14000002 	strne	r0, [r0], #-2
    5c98:	04000002 	streq	r0, [r0], #-2
    5c9c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5ca0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ca4:	00000000 	andeq	r0, r0, r0
    5ca8:	00022c00 	andeq	r2, r2, r0, lsl #24
    5cac:	00023000 	andeq	r3, r2, r0
    5cb0:	51000100 	mrspl	r0, (UNDEF: 16)
    5cb4:	00000230 	andeq	r0, r0, r0, lsr r2
    5cb8:	00000234 	andeq	r0, r0, r4, lsr r2
    5cbc:	01f30004 	mvnseq	r0, r4
    5cc0:	00009f51 	andeq	r9, r0, r1, asr pc
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	02340000 	eorseq	r0, r4, #0
    5ccc:	02360000 	eorseq	r0, r6, #0
    5cd0:	00010000 	andeq	r0, r1, r0
    5cd4:	00023650 	andeq	r3, r2, r0, asr r6
    5cd8:	00023c00 	andeq	r3, r2, r0, lsl #24
    5cdc:	f3000400 	vshl.u8	d0, d0, d0
    5ce0:	009f5001 	addseq	r5, pc, r1
    5ce4:	00000000 	andeq	r0, r0, r0
    5ce8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    5cec:	56000002 	strpl	r0, [r0], -r2
    5cf0:	01000002 	tsteq	r0, r2
    5cf4:	02565100 	subseq	r5, r6, #0, 2
    5cf8:	025a0000 	subseq	r0, sl, #0
    5cfc:	00040000 	andeq	r0, r4, r0
    5d00:	9f5101f3 	svcls	0x005101f3
	...
    5d0c:	0000025a 	andeq	r0, r0, sl, asr r2
    5d10:	00000268 	andeq	r0, r0, r8, ror #4
    5d14:	68510001 	ldmdavs	r1, {r0}^
    5d18:	6c000002 	stcvs	0, cr0, [r0], {2}
    5d1c:	04000002 	streq	r0, [r0], #-2
    5d20:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d28:	00000000 	andeq	r0, r0, r0
    5d2c:	0002b400 	andeq	fp, r2, r0, lsl #8
    5d30:	0002c600 	andeq	ip, r2, r0, lsl #12
    5d34:	51000100 	mrspl	r0, (UNDEF: 16)
    5d38:	000002c6 	andeq	r0, r0, r6, asr #5
    5d3c:	000002ca 	andeq	r0, r0, sl, asr #5
    5d40:	01f30004 	mvnseq	r0, r4
    5d44:	00009f51 	andeq	r9, r0, r1, asr pc
    5d48:	00000000 	andeq	r0, r0, r0
    5d4c:	02e20000 	rsceq	r0, r2, #0
    5d50:	02ea0000 	rsceq	r0, sl, #0
    5d54:	00010000 	andeq	r0, r1, r0
    5d58:	0002ea50 	andeq	lr, r2, r0, asr sl
    5d5c:	0002ee00 	andeq	lr, r2, r0, lsl #28
    5d60:	f3000400 	vshl.u8	d0, d0, d0
    5d64:	009f5001 	addseq	r5, pc, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	e2000000 	and	r0, r0, #0
    5d70:	e4000002 	str	r0, [r0], #-2
    5d74:	02000002 	andeq	r0, r0, #2
    5d78:	e49f3000 	ldr	r3, [pc], #0	; 5d80 <__Stack_Size+0x5980>
    5d7c:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
    5d80:	0a000002 	beq	5d90 <__Stack_Size+0x5990>
    5d84:	73007100 	movwvc	r7, #256	; 0x100
    5d88:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    5d8c:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    5d90:	00000000 	andeq	r0, r0, r0
    5d94:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    5d98:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    5d9c:	01000002 	tsteq	r0, r2
    5da0:	02f05100 	rscseq	r5, r0, #0, 2
    5da4:	02f60000 	rscseq	r0, r6, #0
    5da8:	00040000 	andeq	r0, r4, r0
    5dac:	9f5101f3 	svcls	0x005101f3
	...
    5db8:	000002f6 	strdeq	r0, [r0], -r6
    5dbc:	0000032c 	andeq	r0, r0, ip, lsr #6
    5dc0:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5dc4:	30000003 	andcc	r0, r0, r3
    5dc8:	04000003 	streq	r0, [r0], #-3
    5dcc:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dd0:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    5dd4:	00033200 	andeq	r3, r3, r0, lsl #4
    5dd8:	50000100 	andpl	r0, r0, r0, lsl #2
    5ddc:	00000332 	andeq	r0, r0, r2, lsr r3
    5de0:	00000334 	andeq	r0, r0, r4, lsr r3
    5de4:	01f30004 	mvnseq	r0, r4
    5de8:	00009f50 	andeq	r9, r0, r0, asr pc
    5dec:	00000000 	andeq	r0, r0, r0
    5df0:	02f60000 	rscseq	r0, r6, #0
    5df4:	03220000 	teqeq	r2, #0
    5df8:	00010000 	andeq	r0, r1, r0
    5dfc:	00032251 	andeq	r2, r3, r1, asr r2
    5e00:	00033000 	andeq	r3, r3, r0
    5e04:	f3000400 	vshl.u8	d0, d0, d0
    5e08:	309f5101 	addscc	r5, pc, r1, lsl #2
    5e0c:	34000003 	strcc	r0, [r0], #-3
    5e10:	01000003 	tsteq	r0, r3
    5e14:	00005100 	andeq	r5, r0, r0, lsl #2
    5e18:	00000000 	andeq	r0, r0, r0
    5e1c:	02f60000 	rscseq	r0, r6, #0
    5e20:	031a0000 	tsteq	sl, #0
    5e24:	00020000 	andeq	r0, r2, r0
    5e28:	031a9f30 	tsteq	sl, #48, 30	; 0xc0
    5e2c:	031e0000 	tsteq	lr, #0
    5e30:	000b0000 	andeq	r0, fp, r0
    5e34:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    5e38:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    5e3c:	1e9f241a 	mrcne	4, 4, r2, cr15, cr10, {0}
    5e40:	22000003 	andcs	r0, r0, #3
    5e44:	12000003 	andne	r0, r0, #3
    5e48:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5e4c:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    5e50:	72241aff 	eorvc	r1, r4, #1044480	; 0xff000
    5e54:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5e58:	229f1a1a 	addscs	r1, pc, #106496	; 0x1a000
    5e5c:	30000003 	andcc	r0, r0, r3
    5e60:	13000003 	movwne	r0, #3
    5e64:	01f33100 	mvnseq	r3, r0, lsl #2
    5e68:	0a253851 	beq	953fb4 <__Stack_Size+0x953bb4>
    5e6c:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5e70:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    5e74:	9f1a1aff 	svcls	0x001a1aff
    5e78:	00000330 	andeq	r0, r0, r0, lsr r3
    5e7c:	00000334 	andeq	r0, r0, r4, lsr r3
    5e80:	71310012 	teqvc	r1, r2, lsl r0
    5e84:	0a253800 	beq	953e8c <__Stack_Size+0x953a8c>
    5e88:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5e8c:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    5e90:	9f1a1aff 	svcls	0x001a1aff
	...
    5e9c:	000002f6 	strdeq	r0, [r0], -r6
    5ea0:	000002fe 	strdeq	r0, [r0], -lr
    5ea4:	9f300002 	svcls	0x00300002
    5ea8:	000002fe 	strdeq	r0, [r0], -lr
    5eac:	00000308 	andeq	r0, r0, r8, lsl #6
    5eb0:	00710009 	rsbseq	r0, r1, r9
    5eb4:	ff0a1a4f 			; <UNDEFINED> instruction: 0xff0a1a4f
    5eb8:	089f1aff 	ldmeq	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    5ebc:	1a000003 	bne	5ed0 <__Stack_Size+0x5ad0>
    5ec0:	01000003 	tsteq	r0, r3
    5ec4:	031a5200 	tsteq	sl, #0, 4
    5ec8:	03240000 	teqeq	r4, #0
    5ecc:	00010000 	andeq	r0, r1, r0
    5ed0:	00033053 	andeq	r3, r3, r3, asr r0
    5ed4:	00033400 	andeq	r3, r3, r0, lsl #8
    5ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    5ee4:	000002f6 	strdeq	r0, [r0], -r6
    5ee8:	000002fe 	strdeq	r0, [r0], -lr
    5eec:	9f300002 	svcls	0x00300002
    5ef0:	000002fe 	strdeq	r0, [r0], -lr
    5ef4:	00000334 	andeq	r0, r0, r4, lsr r3
    5ef8:	00740006 	rsbseq	r0, r4, r6
    5efc:	9f1aff08 	svcls	0x001aff08
	...
    5f08:	000002f6 	strdeq	r0, [r0], -r6
    5f0c:	00000332 	andeq	r0, r0, r2, lsr r3
    5f10:	9f300002 	svcls	0x00300002
    5f14:	00000332 	andeq	r0, r0, r2, lsr r3
    5f18:	00000334 	andeq	r0, r0, r4, lsr r3
    5f1c:	00500001 	subseq	r0, r0, r1
    5f20:	00000000 	andeq	r0, r0, r0
    5f24:	34000000 	strcc	r0, [r0], #-0
    5f28:	36000003 	strcc	r0, [r0], -r3
    5f2c:	01000003 	tsteq	r0, r3
    5f30:	03365100 	teqeq	r6, #0, 2
    5f34:	03420000 	movteq	r0, #8192	; 0x2000
    5f38:	00040000 	andeq	r0, r4, r0
    5f3c:	9f5101f3 	svcls	0x005101f3
	...
    5f48:	00000334 	andeq	r0, r0, r4, lsr r3
    5f4c:	00000336 	andeq	r0, r0, r6, lsr r3
    5f50:	00710005 	rsbseq	r0, r1, r5
    5f54:	369f2538 			; <UNDEFINED> instruction: 0x369f2538
    5f58:	42000003 	andmi	r0, r0, #3
    5f5c:	06000003 	streq	r0, [r0], -r3
    5f60:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5f64:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    5f68:	00000000 	andeq	r0, r0, r0
    5f6c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f70:	14000000 	strne	r0, [r0], #-0
    5f74:	01000000 	mrseq	r0, (UNDEF: 0)
    5f78:	00145300 	andseq	r5, r4, r0, lsl #6
    5f7c:	001c0000 	andseq	r0, ip, r0
    5f80:	00030000 	andeq	r0, r3, r0
    5f84:	1c9f0473 	cfldrsne	mvf0, [pc], {115}	; 0x73
    5f88:	2c000000 	stccs	0, cr0, [r0], {-0}
    5f8c:	01000000 	mrseq	r0, (UNDEF: 0)
    5f90:	002c5300 	eoreq	r5, ip, r0, lsl #6
    5f94:	002e0000 	eoreq	r0, lr, r0
    5f98:	00030000 	andeq	r0, r3, r0
    5f9c:	2e9f7c73 	mrccs	12, 4, r7, cr15, cr3, {3}
    5fa0:	31000000 	mrscc	r0, (UNDEF: 0)
    5fa4:	01000000 	mrseq	r0, (UNDEF: 0)
    5fa8:	00005300 	andeq	r5, r0, r0, lsl #6
    5fac:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	080046d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, lr}
   4:	08004754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, lr}
	...
  10:	00000032 	andeq	r0, r0, r2, lsr r0
  14:	00000044 	andeq	r0, r0, r4, asr #32
  18:	00000048 	andeq	r0, r0, r8, asr #32
  1c:	00000058 	andeq	r0, r0, r8, asr r0
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000134 	andeq	r0, r0, r4, lsr r1
  30:	00000136 	andeq	r0, r0, r6, lsr r1
  34:	0000013a 	andeq	r0, r0, sl, lsr r1
	...
  40:	000005cc 	andeq	r0, r0, ip, asr #11
  44:	000005ea 	andeq	r0, r0, sl, ror #11
  48:	000005ec 	andeq	r0, r0, ip, ror #11
  4c:	00000632 	andeq	r0, r0, r2, lsr r6
  50:	00000634 	andeq	r0, r0, r4, lsr r6
  54:	00000668 	andeq	r0, r0, r8, ror #12
  58:	0000066a 	andeq	r0, r0, sl, ror #12
  5c:	000006a6 	andeq	r0, r0, r6, lsr #13
  60:	000006a8 	andeq	r0, r0, r8, lsr #13
  64:	000006d6 	ldrdeq	r0, [r0], -r6
	...
  70:	00000960 	andeq	r0, r0, r0, ror #18
  74:	00000962 	andeq	r0, r0, r2, ror #18
  78:	00000964 	andeq	r0, r0, r4, ror #18
  7c:	00000992 	muleq	r0, r2, r9
  80:	00000994 	muleq	r0, r4, r9
  84:	00000996 	muleq	r0, r6, r9
	...
  90:	0000099e 	muleq	r0, lr, r9
  94:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  98:	000009d6 	ldrdeq	r0, [r0], -r6
  9c:	000009d8 	ldrdeq	r0, [r0], -r8
	...
