Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 18 12:56:49 2024
| Host         : DESKTOP-4JGKJS2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: OPCODE[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OPCODE[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.052ns  (logic 5.470ns (45.390%)  route 6.582ns (54.610%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.744     6.072    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I2_O)        0.152     6.224 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.084     8.308    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.052 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.052    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.048ns  (logic 5.460ns (45.317%)  route 6.588ns (54.683%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.778     6.107    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.153     6.260 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     8.316    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.732    12.048 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.048    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.016ns  (logic 5.445ns (45.318%)  route 6.571ns (54.682%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.744     6.072    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I2_O)        0.152     6.224 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.073     8.297    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    12.016 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.016    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.812ns  (logic 5.449ns (46.126%)  route 6.364ns (53.874%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.745     6.073    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.152     6.225 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.091    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    11.812 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.812    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.788ns  (logic 5.234ns (44.401%)  route 6.554ns (55.599%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.745     6.073    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.197 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.055     8.253    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.788 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.788    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.414ns  (logic 5.203ns (45.585%)  route 6.211ns (54.415%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.754     3.204    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.328 r  seg_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           2.744     6.072    seg_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.196 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     7.910    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.414 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.414    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPCODE[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.232ns  (logic 5.230ns (46.564%)  route 6.002ns (53.436%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  OPCODE[0] (IN)
                         net (fo=0)                   0.000     0.000    OPCODE[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  OPCODE_IBUF[0]_inst/O
                         net (fo=5, routed)           1.581     3.032    OPCODE_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.156 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           2.760     5.916    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.040 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.661     7.701    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.232 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.232    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            OverflowFlag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 1.588ns (50.745%)  route 1.541ns (49.255%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  b_IBUF[0]_inst/O
                         net (fo=5, routed)           1.541     3.005    b_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.129 r  OverflowFlag_reg_i_1/O
                         net (fo=1, routed)           0.000     3.129    OverflowFlag_reg_i_1_n_0
    SLICE_X0Y11          LDCE                                         r  OverflowFlag_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            OverflowFlag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.274ns (43.562%)  route 0.355ns (56.438%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  a_IBUF[1]_inst/O
                         net (fo=5, routed)           0.355     0.585    a_IBUF[1]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.045     0.630 r  OverflowFlag_reg_i_1/O
                         net (fo=1, routed)           0.000     0.630    OverflowFlag_reg_i_1_n_0
    SLICE_X0Y11          LDCE                                         r  OverflowFlag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.435ns (48.296%)  route 1.537ns (51.704%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.205     1.363    OverflowFlag
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.408 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.332     1.740    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.972 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.972    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.409ns (47.046%)  route 1.585ns (52.954%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.228     1.386    OverflowFlag
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.431 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.788    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.994 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.994    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.061ns  (logic 1.489ns (48.637%)  route 1.572ns (51.363%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.152     1.310    OverflowFlag
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.048     1.358 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.778    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.061 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.061    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.086ns  (logic 1.439ns (46.623%)  route 1.647ns (53.377%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.152     1.310    OverflowFlag
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.355 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.495     1.850    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.086 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.086    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.504ns (46.789%)  route 1.711ns (53.211%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.205     1.363    OverflowFlag
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.051     1.414 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.920    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.215 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.215    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.480ns (45.915%)  route 1.743ns (54.085%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.228     1.386    OverflowFlag
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.043     1.429 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.515     1.944    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.223 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.223    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OverflowFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.253ns  (logic 1.504ns (46.254%)  route 1.748ns (53.746%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  OverflowFlag_reg/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  OverflowFlag_reg/Q
                         net (fo=6, routed)           1.228     1.386    OverflowFlag
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.043     1.429 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.520     1.949    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.253 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.253    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





