# PicoRV32-Based RISC-V System-on-Chip (SoC)

## ğŸ“Œ Project Overview
This project focuses on the **design and simulation of a PicoRV32-based RISC-V System-on-Chip (SoC)** using **SystemVerilog** and verified using **Xilinx Vivado** simulation tools.

The objective of this project is to understand SoC architecture, RTL design, memory interfacing, and waveform-based verification.

## ğŸ§© System Architecture
The designed SoC includes:
PicoRV32 CPU Core  
Memory Adapter  
Address Mapping  
Memory Controller  
DDR Memory Model  
Read/Write Verification Logic  

## ğŸ› ï¸ Tools & Technologies Used
SystemVerilog  
Xilinx Vivado (Simulation)  
RTL Design & Verification  
Waveform Analysis  

## ğŸ“Š Simulation Results
The design was verified through simulation waveforms to validate:

Instruction execution  
Memory read/write operations  
Address mapping behavior  
Overall system functionality  

## ğŸ“š Key Learnings
- RTL Design using SystemVerilog  
- RISC-V SoC Architecture  
- Memory Interface Handling  
- Simulation & Waveform Debugging  
- Verification Basics  

## ğŸ‘¨â€ğŸ’» Project Type
Final Year Major Project  
Bachelor of Engineering â€“ Electronics & Communication Engineering

## ğŸ“· Project Files
This repository contains:
Project Presentation (PPT)
System Architecture Diagram
Vivado Simulation Waveforms

## ğŸ™ Acknowledgement
Grateful to our project guide and department for their continuous support and guidance throughout this project.
