# VLSI3

#UNIVERSAL SHIFT REGISTER 

module usr(  
input [7:0] data_in,  
input clk,  
input rst,  
input din_left,  
input din_right,  
input [1:0] opsel,  
output [7:0] data_out  
);  
reg [7:0]q;  
always @ (posedge clk,rst)  
begin  
if (rst==1)  
q=0;  
else  
case (opsel)  
0: q=data_in;  
1: q={q<<1,din_left};  
2: q={din_right,q>>1};  
3: q=data_in;  
endcase  
end  
assign data_out=q;  
endmodule
