{
  "module_name": "as3722.h",
  "hash_id": "9a202a455f1671086921db986504e83eb9837e491843eebd90c48c887e39b6fd",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/as3722.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_AS3722_H__\n#define __LINUX_MFD_AS3722_H__\n\n#include <linux/regmap.h>\n\n \n#define AS3722_SD0_VOLTAGE_REG\t\t\t\t0x00\n#define AS3722_SD1_VOLTAGE_REG\t\t\t\t0x01\n#define AS3722_SD2_VOLTAGE_REG\t\t\t\t0x02\n#define AS3722_SD3_VOLTAGE_REG\t\t\t\t0x03\n#define AS3722_SD4_VOLTAGE_REG\t\t\t\t0x04\n#define AS3722_SD5_VOLTAGE_REG\t\t\t\t0x05\n#define AS3722_SD6_VOLTAGE_REG\t\t\t\t0x06\n#define AS3722_GPIO0_CONTROL_REG\t\t\t0x08\n#define AS3722_GPIO1_CONTROL_REG\t\t\t0x09\n#define AS3722_GPIO2_CONTROL_REG\t\t\t0x0A\n#define AS3722_GPIO3_CONTROL_REG\t\t\t0x0B\n#define AS3722_GPIO4_CONTROL_REG\t\t\t0x0C\n#define AS3722_GPIO5_CONTROL_REG\t\t\t0x0D\n#define AS3722_GPIO6_CONTROL_REG\t\t\t0x0E\n#define AS3722_GPIO7_CONTROL_REG\t\t\t0x0F\n#define AS3722_LDO0_VOLTAGE_REG\t\t\t\t0x10\n#define AS3722_LDO1_VOLTAGE_REG\t\t\t\t0x11\n#define AS3722_LDO2_VOLTAGE_REG\t\t\t\t0x12\n#define AS3722_LDO3_VOLTAGE_REG\t\t\t\t0x13\n#define AS3722_LDO4_VOLTAGE_REG\t\t\t\t0x14\n#define AS3722_LDO5_VOLTAGE_REG\t\t\t\t0x15\n#define AS3722_LDO6_VOLTAGE_REG\t\t\t\t0x16\n#define AS3722_LDO7_VOLTAGE_REG\t\t\t\t0x17\n#define AS3722_LDO9_VOLTAGE_REG\t\t\t\t0x19\n#define AS3722_LDO10_VOLTAGE_REG\t\t\t0x1A\n#define AS3722_LDO11_VOLTAGE_REG\t\t\t0x1B\n#define AS3722_GPIO_DEB1_REG\t\t\t\t0x1E\n#define AS3722_GPIO_DEB2_REG\t\t\t\t0x1F\n#define AS3722_GPIO_SIGNAL_OUT_REG\t\t\t0x20\n#define AS3722_GPIO_SIGNAL_IN_REG\t\t\t0x21\n#define AS3722_REG_SEQU_MOD1_REG\t\t\t0x22\n#define AS3722_REG_SEQU_MOD2_REG\t\t\t0x23\n#define AS3722_REG_SEQU_MOD3_REG\t\t\t0x24\n#define AS3722_SD_PHSW_CTRL_REG\t\t\t\t0x27\n#define AS3722_SD_PHSW_STATUS\t\t\t\t0x28\n#define AS3722_SD0_CONTROL_REG\t\t\t\t0x29\n#define AS3722_SD1_CONTROL_REG\t\t\t\t0x2A\n#define AS3722_SDmph_CONTROL_REG\t\t\t0x2B\n#define AS3722_SD23_CONTROL_REG\t\t\t\t0x2C\n#define AS3722_SD4_CONTROL_REG\t\t\t\t0x2D\n#define AS3722_SD5_CONTROL_REG\t\t\t\t0x2E\n#define AS3722_SD6_CONTROL_REG\t\t\t\t0x2F\n#define AS3722_SD_DVM_REG\t\t\t\t0x30\n#define AS3722_RESET_REASON_REG\t\t\t\t0x31\n#define AS3722_BATTERY_VOLTAGE_MONITOR_REG\t\t0x32\n#define AS3722_STARTUP_CONTROL_REG\t\t\t0x33\n#define AS3722_RESET_TIMER_REG\t\t\t\t0x34\n#define AS3722_REFERENCE_CONTROL_REG\t\t\t0x35\n#define AS3722_RESET_CONTROL_REG\t\t\t0x36\n#define AS3722_OVER_TEMP_CONTROL_REG\t\t\t0x37\n#define AS3722_WATCHDOG_CONTROL_REG\t\t\t0x38\n#define AS3722_REG_STANDBY_MOD1_REG\t\t\t0x39\n#define AS3722_REG_STANDBY_MOD2_REG\t\t\t0x3A\n#define AS3722_REG_STANDBY_MOD3_REG\t\t\t0x3B\n#define AS3722_ENABLE_CTRL1_REG\t\t\t\t0x3C\n#define AS3722_ENABLE_CTRL2_REG\t\t\t\t0x3D\n#define AS3722_ENABLE_CTRL3_REG\t\t\t\t0x3E\n#define AS3722_ENABLE_CTRL4_REG\t\t\t\t0x3F\n#define AS3722_ENABLE_CTRL5_REG\t\t\t\t0x40\n#define AS3722_PWM_CONTROL_L_REG\t\t\t0x41\n#define AS3722_PWM_CONTROL_H_REG\t\t\t0x42\n#define AS3722_WATCHDOG_TIMER_REG\t\t\t0x46\n#define AS3722_WATCHDOG_SOFTWARE_SIGNAL_REG\t\t0x48\n#define AS3722_IOVOLTAGE_REG\t\t\t\t0x49\n#define AS3722_BATTERY_VOLTAGE_MONITOR2_REG\t\t0x4A\n#define AS3722_SD_CONTROL_REG\t\t\t\t0x4D\n#define AS3722_LDOCONTROL0_REG\t\t\t\t0x4E\n#define AS3722_LDOCONTROL1_REG\t\t\t\t0x4F\n#define AS3722_SD0_PROTECT_REG\t\t\t\t0x50\n#define AS3722_SD6_PROTECT_REG\t\t\t\t0x51\n#define AS3722_PWM_VCONTROL1_REG\t\t\t0x52\n#define AS3722_PWM_VCONTROL2_REG\t\t\t0x53\n#define AS3722_PWM_VCONTROL3_REG\t\t\t0x54\n#define AS3722_PWM_VCONTROL4_REG\t\t\t0x55\n#define AS3722_BB_CHARGER_REG\t\t\t\t0x57\n#define AS3722_CTRL_SEQU1_REG\t\t\t\t0x58\n#define AS3722_CTRL_SEQU2_REG\t\t\t\t0x59\n#define AS3722_OVCURRENT_REG\t\t\t\t0x5A\n#define AS3722_OVCURRENT_DEB_REG\t\t\t0x5B\n#define AS3722_SDLV_DEB_REG\t\t\t\t0x5C\n#define AS3722_OC_PG_CTRL_REG\t\t\t\t0x5D\n#define AS3722_OC_PG_CTRL2_REG\t\t\t\t0x5E\n#define AS3722_CTRL_STATUS\t\t\t\t0x5F\n#define AS3722_RTC_CONTROL_REG\t\t\t\t0x60\n#define AS3722_RTC_SECOND_REG\t\t\t\t0x61\n#define AS3722_RTC_MINUTE_REG\t\t\t\t0x62\n#define AS3722_RTC_HOUR_REG\t\t\t\t0x63\n#define AS3722_RTC_DAY_REG\t\t\t\t0x64\n#define AS3722_RTC_MONTH_REG\t\t\t\t0x65\n#define AS3722_RTC_YEAR_REG\t\t\t\t0x66\n#define AS3722_RTC_ALARM_SECOND_REG\t\t\t0x67\n#define AS3722_RTC_ALARM_MINUTE_REG\t\t\t0x68\n#define AS3722_RTC_ALARM_HOUR_REG\t\t\t0x69\n#define AS3722_RTC_ALARM_DAY_REG\t\t\t0x6A\n#define AS3722_RTC_ALARM_MONTH_REG\t\t\t0x6B\n#define AS3722_RTC_ALARM_YEAR_REG\t\t\t0x6C\n#define AS3722_SRAM_REG\t\t\t\t\t0x6D\n#define AS3722_RTC_ACCESS_REG\t\t\t\t0x6F\n#define AS3722_RTC_STATUS_REG\t\t\t\t0x73\n#define AS3722_INTERRUPT_MASK1_REG\t\t\t0x74\n#define AS3722_INTERRUPT_MASK2_REG\t\t\t0x75\n#define AS3722_INTERRUPT_MASK3_REG\t\t\t0x76\n#define AS3722_INTERRUPT_MASK4_REG\t\t\t0x77\n#define AS3722_INTERRUPT_STATUS1_REG\t\t\t0x78\n#define AS3722_INTERRUPT_STATUS2_REG\t\t\t0x79\n#define AS3722_INTERRUPT_STATUS3_REG\t\t\t0x7A\n#define AS3722_INTERRUPT_STATUS4_REG\t\t\t0x7B\n#define AS3722_TEMP_STATUS_REG\t\t\t\t0x7D\n#define AS3722_ADC0_CONTROL_REG\t\t\t\t0x80\n#define AS3722_ADC1_CONTROL_REG\t\t\t\t0x81\n#define AS3722_ADC0_MSB_RESULT_REG\t\t\t0x82\n#define AS3722_ADC0_LSB_RESULT_REG\t\t\t0x83\n#define AS3722_ADC1_MSB_RESULT_REG\t\t\t0x84\n#define AS3722_ADC1_LSB_RESULT_REG\t\t\t0x85\n#define AS3722_ADC1_THRESHOLD_HI_MSB_REG\t\t0x86\n#define AS3722_ADC1_THRESHOLD_HI_LSB_REG\t\t0x87\n#define AS3722_ADC1_THRESHOLD_LO_MSB_REG\t\t0x88\n#define AS3722_ADC1_THRESHOLD_LO_LSB_REG\t\t0x89\n#define AS3722_ADC_CONFIGURATION_REG\t\t\t0x8A\n#define AS3722_ASIC_ID1_REG\t\t\t\t0x90\n#define AS3722_ASIC_ID2_REG\t\t\t\t0x91\n#define AS3722_LOCK_REG\t\t\t\t\t0x9E\n#define AS3722_FUSE7_REG\t\t\t\t0xA7\n#define AS3722_MAX_REGISTER\t\t\t\t0xF4\n\n#define AS3722_SD0_EXT_ENABLE_MASK\t\t\t0x03\n#define AS3722_SD1_EXT_ENABLE_MASK\t\t\t0x0C\n#define AS3722_SD2_EXT_ENABLE_MASK\t\t\t0x30\n#define AS3722_SD3_EXT_ENABLE_MASK\t\t\t0xC0\n#define AS3722_SD4_EXT_ENABLE_MASK\t\t\t0x03\n#define AS3722_SD5_EXT_ENABLE_MASK\t\t\t0x0C\n#define AS3722_SD6_EXT_ENABLE_MASK\t\t\t0x30\n#define AS3722_LDO0_EXT_ENABLE_MASK\t\t\t0x03\n#define AS3722_LDO1_EXT_ENABLE_MASK\t\t\t0x0C\n#define AS3722_LDO2_EXT_ENABLE_MASK\t\t\t0x30\n#define AS3722_LDO3_EXT_ENABLE_MASK\t\t\t0xC0\n#define AS3722_LDO4_EXT_ENABLE_MASK\t\t\t0x03\n#define AS3722_LDO5_EXT_ENABLE_MASK\t\t\t0x0C\n#define AS3722_LDO6_EXT_ENABLE_MASK\t\t\t0x30\n#define AS3722_LDO7_EXT_ENABLE_MASK\t\t\t0xC0\n#define AS3722_LDO9_EXT_ENABLE_MASK\t\t\t0x0C\n#define AS3722_LDO10_EXT_ENABLE_MASK\t\t\t0x30\n#define AS3722_LDO11_EXT_ENABLE_MASK\t\t\t0xC0\n\n#define AS3722_OVCURRENT_SD0_ALARM_MASK\t\t\t0x07\n#define AS3722_OVCURRENT_SD0_ALARM_SHIFT\t\t0x01\n#define AS3722_OVCURRENT_SD0_TRIP_MASK\t\t\t0x18\n#define AS3722_OVCURRENT_SD0_TRIP_SHIFT\t\t\t0x03\n#define AS3722_OVCURRENT_SD1_TRIP_MASK\t\t\t0x60\n#define AS3722_OVCURRENT_SD1_TRIP_SHIFT\t\t\t0x05\n\n#define AS3722_OVCURRENT_SD6_ALARM_MASK\t\t\t0x07\n#define AS3722_OVCURRENT_SD6_ALARM_SHIFT\t\t0x01\n#define AS3722_OVCURRENT_SD6_TRIP_MASK\t\t\t0x18\n#define AS3722_OVCURRENT_SD6_TRIP_SHIFT\t\t\t0x03\n\n \n#define AS3722_LDO_ILIMIT_MASK\t\t\t\tBIT(7)\n#define AS3722_LDO_ILIMIT_BIT\t\t\t\tBIT(7)\n#define AS3722_LDO0_VSEL_MASK\t\t\t\t0x1F\n#define AS3722_LDO0_VSEL_MIN\t\t\t\t0x01\n#define AS3722_LDO0_VSEL_MAX\t\t\t\t0x12\n#define AS3722_LDO0_NUM_VOLT\t\t\t\t0x12\n#define AS3722_LDO3_VSEL_MASK\t\t\t\t0x3F\n#define AS3722_LDO3_VSEL_MIN\t\t\t\t0x01\n#define AS3722_LDO3_VSEL_MAX\t\t\t\t0x2D\n#define AS3722_LDO3_NUM_VOLT\t\t\t\t0x2D\n#define AS3722_LDO6_VSEL_BYPASS \t\t\t0x3F\n#define AS3722_LDO_VSEL_MASK\t\t\t\t0x7F\n#define AS3722_LDO_VSEL_MIN\t\t\t\t0x01\n#define AS3722_LDO_VSEL_MAX\t\t\t\t0x7F\n#define AS3722_LDO_VSEL_DNU_MIN\t\t\t\t0x25\n#define AS3722_LDO_VSEL_DNU_MAX\t\t\t\t0x3F\n#define AS3722_LDO_NUM_VOLT\t\t\t\t0x80\n\n#define AS3722_LDO0_CTRL\t\t\t\tBIT(0)\n#define AS3722_LDO1_CTRL\t\t\t\tBIT(1)\n#define AS3722_LDO2_CTRL\t\t\t\tBIT(2)\n#define AS3722_LDO3_CTRL\t\t\t\tBIT(3)\n#define AS3722_LDO4_CTRL\t\t\t\tBIT(4)\n#define AS3722_LDO5_CTRL\t\t\t\tBIT(5)\n#define AS3722_LDO6_CTRL\t\t\t\tBIT(6)\n#define AS3722_LDO7_CTRL\t\t\t\tBIT(7)\n#define AS3722_LDO9_CTRL\t\t\t\tBIT(1)\n#define AS3722_LDO10_CTRL\t\t\t\tBIT(2)\n#define AS3722_LDO11_CTRL\t\t\t\tBIT(3)\n\n#define AS3722_LDO3_MODE_MASK\t\t\t\t(3 << 6)\n#define AS3722_LDO3_MODE_VAL(n)\t\t\t\t(((n) & 0x3) << 6)\n#define AS3722_LDO3_MODE_PMOS\t\t\t\tAS3722_LDO3_MODE_VAL(0)\n#define AS3722_LDO3_MODE_PMOS_TRACKING\t\t\tAS3722_LDO3_MODE_VAL(1)\n#define AS3722_LDO3_MODE_NMOS\t\t\t\tAS3722_LDO3_MODE_VAL(2)\n#define AS3722_LDO3_MODE_SWITCH\t\t\t\tAS3722_LDO3_MODE_VAL(3)\n\n#define AS3722_SD_VSEL_MASK\t\t\t\t0x7F\n#define AS3722_SD0_VSEL_MIN\t\t\t\t0x01\n#define AS3722_SD0_VSEL_MAX\t\t\t\t0x5A\n#define AS3722_SD0_VSEL_LOW_VOL_MAX\t\t\t0x6E\n#define AS3722_SD2_VSEL_MIN\t\t\t\t0x01\n#define AS3722_SD2_VSEL_MAX\t\t\t\t0x7F\n\n#define AS3722_SDn_CTRL(n)\t\t\t\tBIT(n)\n\n#define AS3722_SD0_MODE_FAST\t\t\t\tBIT(4)\n#define AS3722_SD1_MODE_FAST\t\t\t\tBIT(4)\n#define AS3722_SD2_MODE_FAST\t\t\t\tBIT(2)\n#define AS3722_SD3_MODE_FAST\t\t\t\tBIT(6)\n#define AS3722_SD4_MODE_FAST\t\t\t\tBIT(2)\n#define AS3722_SD5_MODE_FAST\t\t\t\tBIT(2)\n#define AS3722_SD6_MODE_FAST\t\t\t\tBIT(4)\n\n#define AS3722_POWER_OFF\t\t\t\tBIT(1)\n\n#define AS3722_INTERRUPT_MASK1_LID\t\t\tBIT(0)\n#define AS3722_INTERRUPT_MASK1_ACOK\t\t\tBIT(1)\n#define AS3722_INTERRUPT_MASK1_ENABLE1\t\t\tBIT(2)\n#define AS3722_INTERRUPT_MASK1_OCURR_ALARM_SD0\t\tBIT(3)\n#define AS3722_INTERRUPT_MASK1_ONKEY_LONG\t\tBIT(4)\n#define AS3722_INTERRUPT_MASK1_ONKEY\t\t\tBIT(5)\n#define AS3722_INTERRUPT_MASK1_OVTMP\t\t\tBIT(6)\n#define AS3722_INTERRUPT_MASK1_LOWBAT\t\t\tBIT(7)\n\n#define AS3722_INTERRUPT_MASK2_SD0_LV\t\t\tBIT(0)\n#define AS3722_INTERRUPT_MASK2_SD1_LV\t\t\tBIT(1)\n#define AS3722_INTERRUPT_MASK2_SD2345_LV\t\tBIT(2)\n#define AS3722_INTERRUPT_MASK2_PWM1_OV_PROT\t\tBIT(3)\n#define AS3722_INTERRUPT_MASK2_PWM2_OV_PROT\t\tBIT(4)\n#define AS3722_INTERRUPT_MASK2_ENABLE2\t\t\tBIT(5)\n#define AS3722_INTERRUPT_MASK2_SD6_LV\t\t\tBIT(6)\n#define AS3722_INTERRUPT_MASK2_RTC_REP\t\t\tBIT(7)\n\n#define AS3722_INTERRUPT_MASK3_RTC_ALARM\t\tBIT(0)\n#define AS3722_INTERRUPT_MASK3_GPIO1\t\t\tBIT(1)\n#define AS3722_INTERRUPT_MASK3_GPIO2\t\t\tBIT(2)\n#define AS3722_INTERRUPT_MASK3_GPIO3\t\t\tBIT(3)\n#define AS3722_INTERRUPT_MASK3_GPIO4\t\t\tBIT(4)\n#define AS3722_INTERRUPT_MASK3_GPIO5\t\t\tBIT(5)\n#define AS3722_INTERRUPT_MASK3_WATCHDOG\t\t\tBIT(6)\n#define AS3722_INTERRUPT_MASK3_ENABLE3\t\t\tBIT(7)\n\n#define AS3722_INTERRUPT_MASK4_TEMP_SD0_SHUTDOWN\tBIT(0)\n#define AS3722_INTERRUPT_MASK4_TEMP_SD1_SHUTDOWN\tBIT(1)\n#define AS3722_INTERRUPT_MASK4_TEMP_SD6_SHUTDOWN\tBIT(2)\n#define AS3722_INTERRUPT_MASK4_TEMP_SD0_ALARM\t\tBIT(3)\n#define AS3722_INTERRUPT_MASK4_TEMP_SD1_ALARM\t\tBIT(4)\n#define AS3722_INTERRUPT_MASK4_TEMP_SD6_ALARM\t\tBIT(5)\n#define AS3722_INTERRUPT_MASK4_OCCUR_ALARM_SD6\t\tBIT(6)\n#define AS3722_INTERRUPT_MASK4_ADC\t\t\tBIT(7)\n\n#define AS3722_ADC1_INTERVAL_TIME\t\t\tBIT(0)\n#define AS3722_ADC1_INT_MODE_ON\t\t\t\tBIT(1)\n#define AS3722_ADC_BUF_ON\t\t\t\tBIT(2)\n#define AS3722_ADC1_LOW_VOLTAGE_RANGE\t\t\tBIT(5)\n#define AS3722_ADC1_INTEVAL_SCAN\t\t\tBIT(6)\n#define AS3722_ADC1_INT_MASK\t\t\t\tBIT(7)\n\n#define AS3722_ADC_MSB_VAL_MASK\t\t\t\t0x7F\n#define AS3722_ADC_LSB_VAL_MASK\t\t\t\t0x07\n\n#define AS3722_ADC0_CONV_START\t\t\t\tBIT(7)\n#define AS3722_ADC0_CONV_NOTREADY\t\t\tBIT(7)\n#define AS3722_ADC0_SOURCE_SELECT_MASK\t\t\t0x1F\n\n#define AS3722_ADC1_CONV_START\t\t\t\tBIT(7)\n#define AS3722_ADC1_CONV_NOTREADY\t\t\tBIT(7)\n#define AS3722_ADC1_SOURCE_SELECT_MASK\t\t\t0x1F\n\n#define AS3722_CTRL_SEQU1_AC_OK_PWR_ON\t\t\tBIT(0)\n\n \n#define AS3722_GPIO_MODE_MASK\t\t\t\t0x07\n#define AS3722_GPIO_MODE_INPUT\t\t\t\t0x00\n#define AS3722_GPIO_MODE_OUTPUT_VDDH\t\t\t0x01\n#define AS3722_GPIO_MODE_IO_OPEN_DRAIN\t\t\t0x02\n#define AS3722_GPIO_MODE_ADC_IN\t\t\t\t0x03\n#define AS3722_GPIO_MODE_INPUT_PULL_UP\t\t\t0x04\n#define AS3722_GPIO_MODE_INPUT_PULL_DOWN\t\t0x05\n#define AS3722_GPIO_MODE_IO_OPEN_DRAIN_PULL_UP\t\t0x06\n#define AS3722_GPIO_MODE_OUTPUT_VDDL\t\t\t0x07\n#define AS3722_GPIO_MODE_VAL(n)\t\t\t((n) & AS3722_GPIO_MODE_MASK)\n\n#define AS3722_GPIO_INV\t\t\t\t\tBIT(7)\n#define AS3722_GPIO_IOSF_MASK\t\t\t\t0x78\n#define AS3722_GPIO_IOSF_VAL(n)\t\t\t\t(((n) & 0xF) << 3)\n#define AS3722_GPIO_IOSF_NORMAL\t\t\t\tAS3722_GPIO_IOSF_VAL(0)\n#define AS3722_GPIO_IOSF_INTERRUPT_OUT\t\t\tAS3722_GPIO_IOSF_VAL(1)\n#define AS3722_GPIO_IOSF_VSUP_LOW_OUT\t\t\tAS3722_GPIO_IOSF_VAL(2)\n#define AS3722_GPIO_IOSF_GPIO_INTERRUPT_IN\t\tAS3722_GPIO_IOSF_VAL(3)\n#define AS3722_GPIO_IOSF_ISINK_PWM_IN\t\t\tAS3722_GPIO_IOSF_VAL(4)\n#define AS3722_GPIO_IOSF_VOLTAGE_STBY\t\t\tAS3722_GPIO_IOSF_VAL(5)\n#define AS3722_GPIO_IOSF_SD0_OUT\t\t\tAS3722_GPIO_IOSF_VAL(6)\n#define AS3722_GPIO_IOSF_PWR_GOOD_OUT\t\t\tAS3722_GPIO_IOSF_VAL(7)\n#define AS3722_GPIO_IOSF_Q32K_OUT\t\t\tAS3722_GPIO_IOSF_VAL(8)\n#define AS3722_GPIO_IOSF_WATCHDOG_IN\t\t\tAS3722_GPIO_IOSF_VAL(9)\n#define AS3722_GPIO_IOSF_SOFT_RESET_IN\t\t\tAS3722_GPIO_IOSF_VAL(11)\n#define AS3722_GPIO_IOSF_PWM_OUT\t\t\tAS3722_GPIO_IOSF_VAL(12)\n#define AS3722_GPIO_IOSF_VSUP_LOW_DEB_OUT\t\tAS3722_GPIO_IOSF_VAL(13)\n#define AS3722_GPIO_IOSF_SD6_LOW_VOLT_LOW\t\tAS3722_GPIO_IOSF_VAL(14)\n\n#define AS3722_GPIOn_SIGNAL(n)\t\t\t\tBIT(n)\n#define AS3722_GPIOn_CONTROL_REG(n)\t\t(AS3722_GPIO0_CONTROL_REG + n)\n#define AS3722_I2C_PULL_UP\t\t\t\tBIT(4)\n#define AS3722_INT_PULL_UP\t\t\t\tBIT(5)\n\n#define AS3722_RTC_REP_WAKEUP_EN\t\t\tBIT(0)\n#define AS3722_RTC_ALARM_WAKEUP_EN\t\t\tBIT(1)\n#define AS3722_RTC_ON\t\t\t\t\tBIT(2)\n#define AS3722_RTC_IRQMODE\t\t\t\tBIT(3)\n#define AS3722_RTC_CLK32K_OUT_EN\t\t\tBIT(5)\n\n#define AS3722_WATCHDOG_TIMER_MAX\t\t\t0x7F\n#define AS3722_WATCHDOG_ON\t\t\t\tBIT(0)\n#define AS3722_WATCHDOG_SW_SIG\t\t\t\tBIT(0)\n\n#define AS3722_EXT_CONTROL_ENABLE1\t\t\t0x1\n#define AS3722_EXT_CONTROL_ENABLE2\t\t\t0x2\n#define AS3722_EXT_CONTROL_ENABLE3\t\t\t0x3\n\n#define AS3722_FUSE7_SD0_LOW_VOLTAGE\t\t\tBIT(4)\n\n \nenum as3722_irq {\n\tAS3722_IRQ_LID,\n\tAS3722_IRQ_ACOK,\n\tAS3722_IRQ_ENABLE1,\n\tAS3722_IRQ_OCCUR_ALARM_SD0,\n\tAS3722_IRQ_ONKEY_LONG_PRESS,\n\tAS3722_IRQ_ONKEY,\n\tAS3722_IRQ_OVTMP,\n\tAS3722_IRQ_LOWBAT,\n\tAS3722_IRQ_SD0_LV,\n\tAS3722_IRQ_SD1_LV,\n\tAS3722_IRQ_SD2_LV,\n\tAS3722_IRQ_PWM1_OV_PROT,\n\tAS3722_IRQ_PWM2_OV_PROT,\n\tAS3722_IRQ_ENABLE2,\n\tAS3722_IRQ_SD6_LV,\n\tAS3722_IRQ_RTC_REP,\n\tAS3722_IRQ_RTC_ALARM,\n\tAS3722_IRQ_GPIO1,\n\tAS3722_IRQ_GPIO2,\n\tAS3722_IRQ_GPIO3,\n\tAS3722_IRQ_GPIO4,\n\tAS3722_IRQ_GPIO5,\n\tAS3722_IRQ_WATCHDOG,\n\tAS3722_IRQ_ENABLE3,\n\tAS3722_IRQ_TEMP_SD0_SHUTDOWN,\n\tAS3722_IRQ_TEMP_SD1_SHUTDOWN,\n\tAS3722_IRQ_TEMP_SD2_SHUTDOWN,\n\tAS3722_IRQ_TEMP_SD0_ALARM,\n\tAS3722_IRQ_TEMP_SD1_ALARM,\n\tAS3722_IRQ_TEMP_SD6_ALARM,\n\tAS3722_IRQ_OCCUR_ALARM_SD6,\n\tAS3722_IRQ_ADC,\n\tAS3722_IRQ_MAX,\n};\n\nstruct as3722 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tint chip_irq;\n\tunsigned long irq_flags;\n\tbool en_intern_int_pullup;\n\tbool en_intern_i2c_pullup;\n\tbool en_ac_ok_pwr_on;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\nstatic inline int as3722_read(struct as3722 *as3722, u32 reg, u32 *dest)\n{\n\treturn regmap_read(as3722->regmap, reg, dest);\n}\n\nstatic inline int as3722_write(struct as3722 *as3722, u32 reg, u32 value)\n{\n\treturn regmap_write(as3722->regmap, reg, value);\n}\n\nstatic inline int as3722_block_read(struct as3722 *as3722, u32 reg,\n\t\tint count, u8 *buf)\n{\n\treturn regmap_bulk_read(as3722->regmap, reg, buf, count);\n}\n\nstatic inline int as3722_block_write(struct as3722 *as3722, u32 reg,\n\t\tint count, u8 *data)\n{\n\treturn regmap_bulk_write(as3722->regmap, reg, data, count);\n}\n\nstatic inline int as3722_update_bits(struct as3722 *as3722, u32 reg,\n\t\tu32 mask, u8 val)\n{\n\treturn regmap_update_bits(as3722->regmap, reg, mask, val);\n}\n\nstatic inline int as3722_irq_get_virq(struct as3722 *as3722, int irq)\n{\n\treturn regmap_irq_get_virq(as3722->irq_data, irq);\n}\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}