#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d6c7474680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d6c746fb80 .scope module, "frame_sampler_tb" "frame_sampler_tb" 3 3;
 .timescale -9 -12;
P_000001d6c746f5d0 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
P_000001d6c746f608 .param/l "INPUT_COUNT" 1 3 4, +C4<00000000000000000000000000010000>;
P_000001d6c746f640 .param/l "OUTPUT_COUNT" 1 3 5, +C4<00000000000000000000000000000101>;
v000001d6c74f1450_0 .net "busy", 0 0, v000001d6c748dc60_0;  1 drivers
v000001d6c74f1590_0 .var "clk", 0 0;
v000001d6c74f14f0_0 .net "done", 0 0, v000001d6c7442d20_0;  1 drivers
v000001d6c74f1db0_0 .var/i "errors", 31 0;
v000001d6c74f1770 .array "expected", 4 0, 15 0;
v000001d6c74f1a90_0 .var "frame_flat", 255 0;
v000001d6c74f19f0_0 .var/i "idx", 31 0;
v000001d6c74f11d0_0 .var "rst", 0 0;
v000001d6c74f18b0_0 .net "sampled_flat", 79 0, v000001d6c74f16d0_0;  1 drivers
v000001d6c74f1950_0 .var "start", 0 0;
E_000001d6c749b2b0 .event posedge, v000001d6c748dd00_0;
E_000001d6c749b8b0 .event anyedge, v000001d6c7442d20_0;
S_000001d6c748da30 .scope module, "dut" "frame_sampler" 3 20, 4 11 0, S_000001d6c746fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 256 "frame_flat";
    .port_info 4 /OUTPUT 80 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000001d6c742be30 .param/l "BASE_STEP" 1 4 33, +C4<00000000000000000000000000000011>;
P_000001d6c742be68 .param/l "DATA_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_000001d6c742bea0 .param/l "INPUT_COUNT" 0 4 12, +C4<00000000000000000000000000010000>;
P_000001d6c742bed8 .param/l "OUTPUT_COUNT" 0 4 13, +C4<00000000000000000000000000000101>;
P_000001d6c742bf10 .param/l "STEP_REM" 1 4 34, +C4<00000000000000000000000000000001>;
v000001d6c748dbc0_0 .var "active", 0 0;
v000001d6c748dc60_0 .var "busy", 0 0;
v000001d6c748dd00_0 .net "clk", 0 0, v000001d6c74f1590_0;  1 drivers
v000001d6c7442d20_0 .var "done", 0 0;
v000001d6c7442dc0_0 .net "frame_flat", 255 0, v000001d6c74f1a90_0;  1 drivers
v000001d6c7442e60_0 .var/i "out_idx", 31 0;
v000001d6c7442f00_0 .var/i "rem_accum", 31 0;
v000001d6c74f1630_0 .net "rst", 0 0, v000001d6c74f11d0_0;  1 drivers
v000001d6c74f16d0_0 .var "sampled_flat", 79 0;
v000001d6c74f1f90_0 .var/i "src_index", 31 0;
v000001d6c74f1270_0 .net "start", 0 0, v000001d6c74f1950_0;  1 drivers
v000001d6c74f1310_0 .var/i "tmp_rem", 31 0;
v000001d6c74f2030_0 .var/i "tmp_src", 31 0;
E_000001d6c749b530 .event posedge, v000001d6c74f1630_0, v000001d6c748dd00_0;
S_000001d6c7442fa0 .scope autofunction.vec4.s16, "get_sampled_word" "get_sampled_word" 3 39, 3 39 0, S_000001d6c746fb80;
 .timescale -9 -12;
; Variable get_sampled_word is vec4 return value of scope S_000001d6c7442fa0
v000001d6c74f1810_0 .var/i "index", 31 0;
TD_frame_sampler_tb.get_sampled_word ;
    %load/vec4 v000001d6c74f18b0_0;
    %load/vec4 v000001d6c74f1810_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to get_sampled_word (store_vec4_to_lval)
    %end;
S_000001d6c74f20f0 .scope autotask, "set_frame_word" "set_frame_word" 3 33, 3 33 0, S_000001d6c746fb80;
 .timescale -9 -12;
v000001d6c74f1d10_0 .var/i "index", 31 0;
v000001d6c74f13b0_0 .var "value", 15 0;
TD_frame_sampler_tb.set_frame_word ;
    %load/vec4 v000001d6c74f13b0_0;
    %load/vec4 v000001d6c74f1d10_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001d6c74f1a90_0, 4, 16;
    %end;
S_000001d6c746fd10 .scope module, "sync_fifo" "sync_fifo" 5 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_000001d6c7474810 .param/l "ADDR_WIDTH" 0 5 9, +C4<00000000000000000000000000001010>;
P_000001d6c7474848 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_000001d6c7474880 .param/l "DEPTH" 0 5 8, +C4<00000000000000000000010000000000>;
o000001d6c749f7a8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d6c7494560 .functor AND 1, o000001d6c749f7a8, L_000001d6c74f33b0, C4<1>, C4<1>;
o000001d6c749f688 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d6c7494e90 .functor AND 1, o000001d6c749f688, L_000001d6c74f2cd0, C4<1>, C4<1>;
v000001d6c74f1e50_0 .net *"_ivl_1", 0 0, L_000001d6c74f33b0;  1 drivers
v000001d6c74f1b30_0 .net *"_ivl_5", 0 0, L_000001d6c74f2cd0;  1 drivers
o000001d6c749f508 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6c74f1bd0_0 .net "clk", 0 0, o000001d6c749f508;  0 drivers
v000001d6c74f1c70_0 .var "count", 10 0;
v000001d6c74f1ef0_0 .var "count_next", 10 0;
v000001d6c74f34f0_0 .var "empty", 0 0;
v000001d6c74f31d0_0 .var "full", 0 0;
v000001d6c74f2f50_0 .var "level", 10 0;
v000001d6c74f4030 .array "mem", 1023 0, 15 0;
v000001d6c74f38b0_0 .var "rd_data", 15 0;
v000001d6c74f24b0_0 .net "rd_do", 0 0, L_000001d6c7494e90;  1 drivers
v000001d6c74f3770_0 .net "rd_en", 0 0, o000001d6c749f688;  0 drivers
v000001d6c74f40d0_0 .var "rd_ptr", 9 0;
v000001d6c74f3e50_0 .var "rd_valid", 0 0;
o000001d6c749f718 .functor BUFZ 1, C4<z>; HiZ drive
v000001d6c74f3ef0_0 .net "rst", 0 0, o000001d6c749f718;  0 drivers
o000001d6c749f748 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d6c74f2d70_0 .net "wr_data", 15 0, o000001d6c749f748;  0 drivers
v000001d6c74f3630_0 .net "wr_do", 0 0, L_000001d6c7494560;  1 drivers
v000001d6c74f2910_0 .net "wr_en", 0 0, o000001d6c749f7a8;  0 drivers
v000001d6c74f2e10_0 .var "wr_ptr", 9 0;
E_000001d6c749b8f0 .event posedge, v000001d6c74f3ef0_0, v000001d6c74f1bd0_0;
E_000001d6c749b070 .event anyedge, v000001d6c74f1c70_0, v000001d6c74f3630_0, v000001d6c74f24b0_0;
L_000001d6c74f33b0 .reduce/nor v000001d6c74f31d0_0;
L_000001d6c74f2cd0 .reduce/nor v000001d6c74f34f0_0;
    .scope S_000001d6c748da30;
T_2 ;
    %end;
    .thread T_2;
    .scope S_000001d6c748da30;
T_3 ;
    %wait E_000001d6c749b530;
    %load/vec4 v000001d6c74f1630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c748dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c748dc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c7442d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c7442e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c74f1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c7442f00_0, 0;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v000001d6c74f16d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c7442d20_0, 0;
    %load/vec4 v000001d6c74f1270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001d6c748dbc0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c748dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c748dc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c7442e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c74f1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d6c7442f00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d6c748dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001d6c7442dc0_0;
    %load/vec4 v000001d6c74f1f90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d6c7442e60_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001d6c74f16d0_0, 4, 5;
    %load/vec4 v000001d6c7442e60_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c748dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c748dc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c7442d20_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001d6c7442e60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d6c7442e60_0, 0;
    %load/vec4 v000001d6c7442f00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f1310_0, 0, 32;
    %load/vec4 v000001d6c74f1f90_0;
    %addi 3, 0, 32;
    %store/vec4 v000001d6c74f2030_0, 0, 32;
    %load/vec4 v000001d6c74f1310_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.9, 5;
    %load/vec4 v000001d6c74f1310_0;
    %subi 5, 0, 32;
    %store/vec4 v000001d6c74f1310_0, 0, 32;
    %load/vec4 v000001d6c74f2030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f2030_0, 0, 32;
T_3.9 ;
    %load/vec4 v000001d6c74f2030_0;
    %cmpi/s 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001d6c74f2030_0, 0, 32;
T_3.11 ;
    %load/vec4 v000001d6c74f1310_0;
    %assign/vec4 v000001d6c7442f00_0, 0;
    %load/vec4 v000001d6c74f2030_0;
    %assign/vec4 v000001d6c74f1f90_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c748dc60_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d6c746fb80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6c74f1590_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001d6c746fb80;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001d6c74f1590_0;
    %inv;
    %store/vec4 v000001d6c74f1590_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d6c746fb80;
T_6 ;
    %vpi_call/w 3 48 "$dumpfile", "vcd/frame_sampler_tb.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d6c746fb80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d6c746fb80;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6c74f11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6c74f1950_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000001d6c74f1a90_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c74f1db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001d6c74f19f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %alloc S_000001d6c74f20f0;
    %load/vec4 v000001d6c74f19f0_0;
    %store/vec4 v000001d6c74f1d10_0, 0, 32;
    %load/vec4 v000001d6c74f19f0_0;
    %pad/s 16;
    %store/vec4 v000001d6c74f13b0_0, 0, 16;
    %fork TD_frame_sampler_tb.set_frame_word, S_000001d6c74f20f0;
    %join;
    %free S_000001d6c74f20f0;
    %load/vec4 v000001d6c74f19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 2, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d6c749b2b0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6c74f11d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d6c749b2b0;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
T_7.6 ;
    %load/vec4 v000001d6c74f19f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v000001d6c74f19f0_0;
    %muli 16, 0, 32;
    %pushi/vec4 5, 0, 32;
    %div/s;
    %pad/s 16;
    %ix/getv/s 4, v000001d6c74f19f0_0;
    %store/vec4a v000001d6c74f1770, 4, 0;
    %load/vec4 v000001d6c74f19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call/w 3 70 "$display", "[TB] Starting frame_sampler test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d6c74f1950_0, 0, 1;
    %wait E_000001d6c749b2b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d6c74f1950_0, 0, 1;
T_7.8 ;
    %load/vec4 v000001d6c74f14f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.9, 6;
    %wait E_000001d6c749b8b0;
    %jmp T_7.8;
T_7.9 ;
    %wait E_000001d6c749b2b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
T_7.10 ;
    %load/vec4 v000001d6c74f19f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_7.11, 5;
    %alloc S_000001d6c7442fa0;
    %load/vec4 v000001d6c74f19f0_0;
    %store/vec4 v000001d6c74f1810_0, 0, 32;
    %callf/vec4 TD_frame_sampler_tb.get_sampled_word, S_000001d6c7442fa0;
    %free S_000001d6c7442fa0;
    %ix/getv/s 4, v000001d6c74f19f0_0;
    %load/vec4a v000001d6c74f1770, 4;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %alloc S_000001d6c7442fa0;
    %load/vec4 v000001d6c74f19f0_0;
    %store/vec4 v000001d6c74f1810_0, 0, 32;
    %callf/vec4 TD_frame_sampler_tb.get_sampled_word, S_000001d6c7442fa0;
    %free S_000001d6c7442fa0;
    %vpi_call/w 3 80 "$display", "[TB] Mismatch at %0d: expected %0d, got %0d", v000001d6c74f19f0_0, &A<v000001d6c74f1770, v000001d6c74f19f0_0 >, S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001d6c74f1db0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f1db0_0, 0, 32;
T_7.12 ;
    %load/vec4 v000001d6c74f19f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d6c74f19f0_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %load/vec4 v000001d6c74f1db0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 86 "$display", "[TB] PASS: frame_sampler output matches reference" {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 88 "$display", "[TB] FAIL: %0d mismatches detected", v000001d6c74f1db0_0 {0 0 0};
    %vpi_call/w 3 89 "$fatal" {0 0 0};
T_7.15 ;
    %delay 20000, 0;
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001d6c746fd10;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001d6c746fd10;
T_9 ;
    %wait E_000001d6c749b070;
    %load/vec4 v000001d6c74f1c70_0;
    %store/vec4 v000001d6c74f1ef0_0, 0, 11;
    %load/vec4 v000001d6c74f3630_0;
    %load/vec4 v000001d6c74f24b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v000001d6c74f1c70_0;
    %store/vec4 v000001d6c74f1ef0_0, 0, 11;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001d6c74f1c70_0;
    %addi 1, 0, 11;
    %store/vec4 v000001d6c74f1ef0_0, 0, 11;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001d6c74f1c70_0;
    %subi 1, 0, 11;
    %store/vec4 v000001d6c74f1ef0_0, 0, 11;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d6c746fd10;
T_10 ;
    %wait E_000001d6c749b8f0;
    %load/vec4 v000001d6c74f3ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d6c74f38b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c74f3e50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001d6c74f2e10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001d6c74f40d0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d6c74f1c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c74f31d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c74f34f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d6c74f2f50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d6c74f3e50_0, 0;
    %load/vec4 v000001d6c74f3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001d6c74f2d70_0;
    %load/vec4 v000001d6c74f2e10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d6c74f4030, 0, 4;
    %load/vec4 v000001d6c74f2e10_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001d6c74f2e10_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001d6c74f2e10_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001d6c74f2e10_0, 0;
T_10.5 ;
T_10.2 ;
    %load/vec4 v000001d6c74f24b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v000001d6c74f40d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d6c74f4030, 4;
    %assign/vec4 v000001d6c74f38b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d6c74f3e50_0, 0;
    %load/vec4 v000001d6c74f40d0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001d6c74f40d0_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v000001d6c74f40d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001d6c74f40d0_0, 0;
T_10.9 ;
T_10.6 ;
    %load/vec4 v000001d6c74f1ef0_0;
    %assign/vec4 v000001d6c74f1c70_0, 0;
    %load/vec4 v000001d6c74f1ef0_0;
    %assign/vec4 v000001d6c74f2f50_0, 0;
    %load/vec4 v000001d6c74f1ef0_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d6c74f31d0_0, 0;
    %load/vec4 v000001d6c74f1ef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d6c74f34f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb\frame_sampler_tb.v";
    "src\interfaces\frame_sampler.v";
    "src\fifo\sync_fifo.v";
