# PTEditor
![GitHub Actions](https://github.com/misc0110/PTEditor/actions/workflows/ci.yml/badge.svg)

A small library to modify all page-table levels of all processes from user space for x86_64 (Linux and Windows 10) and ARMv8 (Linux).
It also allows to read and program memory types (i.e., PATs on x86 and MAIRs on ARM).

# Installation

The library relies on the `pteditor` kernel module (Linux) or kernel driver (Windows). The kernel part is provided as source code for compilation (Linux and Windows), PPA (Linux), and as pre-built binary (Windows).
The library can be used by linking it to the application (see `example.c`) or as a single header (`ptedit_header.h`) which can be directly included (see the demos). 

### Install from PPA (Linux, recommended)

First, add the public key of the PPA and the PPA URL to the package manager, and update the package manager

    curl -s "https://misc0110.github.io/ppa/KEY.gpg" | sudo tee /etc/apt/trusted.gpg.d/pteditor.asc
    sudo curl -s -o /etc/apt/sources.list.d/misc0110.list "https://misc0110.github.io/ppa/file.list"
    sudo apt update

Then, simply install the kernel module

    sudo apt install pteditor-dkms


### Pre-Built Driver (Windows, recommended)
The repository also contains a pre-built driver for Windows 10 in the `driver` folder. 
To load the driver, you have to first disable secure boot and driver signature enforcement.

#### Temporarily Disable Driver Signature Enforcement
Hold the shift key while clicking on "Restart" in the start menu. This brings up a restart menu, where you can disable driver signature enforcement in "Troubleshoot > Advanced Options > Startup Settings". Press "Restart", and the in the startup settings press "7" or "F7" to disable driver signature enforcement. 
After the PC is started, the driver can be loaded. Keep in mind that the driver signature enforcement is enabled when the PC is rebooted. 

#### Permanently Disable Driver Signature Enforcement
To permanently disable driver signature enforcement, enable Windows test mode by entering 

    bcdedit /set testsigning on

in an administrator command prompt. To disable test mode, run

    bcdedit /set testsigning off

#### Loading the Driver
To load and active the driver, the repository contains a loader in `driver/PTEditorLoader`. Simply run 

    PTEditorLoader.exe
    
as an administrator. To unload the driver, run

    PTEditorLoader.exe --unload

Alternatively, you can also use any other driver-loading tool, e.g., OSRLoader or NoVirusThanks Kernel-Mode Driver Loader. 
    
### Install Kernel Part From Source

#### Linux
Building the kernel module requires the kernel headers of the kernel. On Ubuntu, they can be installed by running

    sudo apt install linux-headers-$(uname -r)

Both the library and the the kernel module can be build by running

    make
    
The resulting kernel module can be loaded using

    sudo insmod module/pteditor.ko
    
#### Windows
The kernel driver for Windows requires Visual Studio with Visual C++, the Windows SDK, and the Windows Driver Kit (WDK) to build. 
Using the Visual Studio project, the driver can then simply be built from Visual Studio. 


# Requirements

The library requires a recent Linux kernel (continuously tested on the current kernel for 20.04 (kernel 5.8), and 22.04 (kernel 5.15 and 6.2)) or Windows 10. 
It supports both x86_64 and ARMv8. 

The library does not rely on any other library. It uses only standard C functionality. 
On Linux, the library does not require root privileges, whereas on Windows it requires administrator privileges. 

# Test

To test whether the kernel part and the library works, the repository contains unit tests. 
The tests are found in the folder `test` and can be compiled with `make` (Linux) or Visual Studio (Windows). 

# Example

The basic functionality (`ptedit_init` and `ptedit_cleanup`) is always required. 
After the initialization, all functions provided by the library can be used. 

For examples see `example.c` or the examples in the `demo` folder.
The `demo` folder contains multiple examples:
* `memmap`: Starting from the root of paging, the demo iterates through all page tables of all levels and dumps the contents of the entries.
* `map_pt`: A Rowhamer exploit simulation, which maps the page table to a user-accessible address for manipulation.
* `uncachable`: This demos manipulates the memory type of a mapping to uncachable and back to cachable.
* `nx`: After setting a function to non-executable, it uses the page tables to make the function executable again.
* `virt2phys`: Converts a virtual to a physical address.
* `performance`: Measures how many addresses can be resolved per second.

# API

 Basic Functionality            | Descriptions
--------------------------------|---------------------------------------------
`int `[`ptedit_init`](#group__BASIC_1gad452cf561308666214c69fc5feb89a1c)`()`            | Initializes (and acquires) PTEditor kernel module
`void `[`ptedit_cleanup`](#group__BASIC_1ga1fc9e84e43f3b38c20ef46b7929603b8)`()`            | Releases PTEditor kernel module
`void `[`ptedit_use_implementation`](#group__BASIC_implementation)`(int implementation)`  | Select the PTEditor implementation to use

 Page tables            | Descriptions
--------------------------------|---------------------------------------------
`ptedit_entry_t `[`ptedit_resolve`](#group__PAGETABLE_1gaa9ddb5d90e97c441c4f85e20500ed718)`(void * address,pid_t pid)`            | Resolves the page-table entries of all levels for a virtual address of a given process.
`void `[`ptedit_update`](#group__PAGETABLE_1gae5343f4a3e4a57cbc9e2c4a29f6e4fa3)`(void * address,pid_t pid,ptedit_entry_t * vm)`            | Updates one or more page-table entries for a virtual address of a given process. The TLB for the given address is flushed after updating the entries.
`void `[`ptedit_pte_set_bit`](#group__PAGETABLE_1ga432b18b744413964e20df39ca5440985)`(void * address,pid_t pid,int bit)`            | Sets a bit directly in the PTE of an address.
`void `[`ptedit_pte_clear_bit`](#group__PAGETABLE_1gac728497512386cf17e9ca6ec31959160)`(void * address,pid_t pid,int bit)`            | Clears a bit directly in the PTE of an address.
`unsigned char `[`ptedit_pte_get_bit`](#group__PAGETABLE_1ga978d010f4278e953bdc84df3adc4eee2)`(void * address,pid_t pid,int bit)`            | Returns the value of a bit directly from the PTE of an address.
`size_t `[`ptedit_pte_get_pfn`](#group__PAGETABLE_1ga323e5f2c138ff70f4ed3ab4e96e6f3e3)`(void * address,pid_t pid)`            | Reads the PFN directly from the PTE of an address.
`void `[`ptedit_pte_set_pfn`](#group__PAGETABLE_1gaa7211a27e72e3a1d3d78fac4dee8bfd3)`(void * address,pid_t pid,size_t pfn)`            | Sets the PFN directly in the PTE of an address.
`TYPE `[`ptedit_cast`](#group__PAGETABLE_cast)`(size_t entry, TYPE)` | Casts a paging structure entry (e.g., page table) to a structure with easy access to its fields


System Info | Descriptions
--------------------------------|---------------------------------------------
`int `[`ptedit_get_pagesize`](#group__SYSTEMINFO_1ga943074fddc99eade63764b599cccc392)`()`            | Returns the default page size of the system

 Page frame numbers (PFN)       | Descriptions
--------------------------------|---------------------------------------------
`size_t `[`ptedit_set_pfn`](#group__PFN_1gabfeaa97dd03aee438ca6c1af01fe4c38)`(size_t entry,size_t pfn)`            | Returns a new page-table entry where the page-frame number (PFN) is replaced by the specified one.
`size_t `[`ptedit_get_pfn`](#group__PFN_1ga7073222a5bf1a7e4fa52823851ccd55c)`(size_t entry)`            | Returns the page-frame number (PFN) of a page-table entry.

 Physical pages       | Descriptions
--------------------------------|---------------------------------------------
`void `[`ptedit_read_physical_page`](#group__PHYSICALPAGE_1gaadee01c80dcb1a6a7523d46840ef72ac)`(size_t pfn,char * buffer)`            | Retrieves the content of a physical page.
`void `[`ptedit_write_physical_page`](#group__PHYSICALPAGE_1gab2ba740cbf618d678b61b57cd7827881)`(size_t pfn,char * content)`            | Replaces the content of a physical page.
`void * `[`ptedit_pmap`](#group__PHYSICALPAGE_pmap)`(size_t physical,size_t length)` | Map a physical address range to the virtual address space.

 Paging       | Descriptions
--------------------------------|---------------------------------------------
`size_t `[`ptedit_get_paging_root`](#group__PAGING_1gafa10370f4fd18023a2fbb5d7e1165913)`(pid_t pid)`            | Returns the root of the paging structure (i.e., CR3 on x86 and TTBR0 on ARM).
`void `[`ptedit_set_paging_root`](#group__PAGING_1ga3beb57ebbd407339c24bdb9c0d9ad406)`(pid_t pid,size_t root)`            | Sets the root of the paging structure (i.e., CR3 on x86 and TTBR0 on ARM).

 TLB/Barriers       | Descriptions
--------------------------------|---------------------------------------------
`void `[`ptedit_invalidate_tlb`](#group__BARRIERS_1gad2d64fa589bc626ba41ccf18c60d159f)`(void * address)`            | Invalidates the TLB entry of current process for a given address on all CPUs.
`void `[`ptedit_invalidate_tlb_pid`](#group__BARRIERS_1gad2d64fa589bc626ba41ccf18c60d159f)`(pid_t pid, void * address)`            | Invalidates the TLB for a given PID and address on all CPUs.
`void `[`ptedit_full_serializing_barrier`](#group__BARRIERS_1ga35efff6b34856596b467ef3a5075adc6)`()`            | A full serializing barrier which stops everything.
`int `[`ptedit_switch_tlb_invalidation`](#group__BARRIERS_1gad2d64fa589bc626ba41ccf18c60d159f)`(int implementation)`            | The implementation to use, either PTEDITOR_TLB_INVALIDATION_KERNEL or PTEDITOR_TLB_INVALIDATION_CUSTOM (unsupported on x86).

 Memory types (PATs/MAIRs)       | Descriptions
--------------------------------|---------------------------------------------
`size_t `[`ptedit_get_mts`](#group__MTS_1gabc5edcc9f4f7d6dc102885135e70d2a3)`()`            | Reads the value of all memory types (x86 PATs / ARM MAIRs). This is equivalent to reading the MSR 0x277 (x86) / MAIR_EL1 (ARM).
`void `[`ptedit_set_mts`](#group__MTS_1gadfcac191bb1d27970c0182435a0f52ec)`(size_t mts)`            | Programs the value of all memory types (x86 PATs / ARM MAIRs). This is equivalent to writing to the MSR 0x277 (x86) / MAIR_EL1 (ARM) on all CPUs.
`char `[`ptedit_get_mt`](#group__MTS_1gaf44dbabdc9bc0eba6118b77544cd475e)`(unsigned char mt)`            | Reads the value of a specific memory type attribute (PAT/MAIR).
`void `[`ptedit_set_mt`](#group__MTS_1ga27ec8d49e5417d1c5fefe07df5488351)`(unsigned char mt,unsigned char value)`            | Programs the value of a specific memory type attribute (PAT/MAIR).
`unsigned char `[`ptedit_find_mt`](#group__MTS_1ga7b2e13ba66791be9413b3d00e6107ca8)`(unsigned char type)`            | Generates a bitmask of all memory type attributes (PAT/MAIR) which are programmed to the given value.
`int `[`ptedit_find_first_mt`](#group__MTS_1ga12456ca2dfe5cf1fa049af91b51f75c4)`(unsigned char type)`            | Returns the first memory type attribute (PAT/MAIR) which is programmed to the given memory type.
`size_t `[`ptedit_apply_mt`](#group__MTS_1ga8ae0242de0315431c377db0aae5e511e)`(size_t entry,unsigned char mt)`            | Returns a new page-table entry which uses the given memory type (PAT/MAIR).
`unsigned char `[`ptedit_extract_mt`](#group__MTS_1ga14dc1a89a89dfbf7c4def93e616bbd83)`(size_t entry)`            | Returns the memory type (i.e., PAT/MAIR ID) which is used by a page-table entry.
`size_t `[`ptedit_apply_mt_huge`](#group__MTS_1ga8ae0242de0315431c377db0aae5e511e)`(size_t entry,unsigned char mt)`            | Returns a new entry for a huge page which uses the given memory type (PAT/MAIR).
`unsigned char `[`ptedit_extract_mt_huge`](#group__MTS_1ga14dc1a89a89dfbf7c4def93e616bbd83)`(size_t entry)`            | Returns the memory type (i.e., PAT/MAIR ID) which is used by a huge-page entry.
`const char * `[`ptedit_mt_to_string`](#group__MTS_1gab8c7af3fab13d3255239d31bb2e8723f)`(unsigned char mt)`            | Returns a human-readable representation of a memory type (PAT/MAIR value).

 Pretty print       | Descriptions
--------------------------------|---------------------------------------------
`void `[`ptedit_print_entry`](#group__PRETTYPRINT_1ga458b51988f705885bdade4dc9d7b0ca4)`(size_t entry)`            | Pretty prints a page-table entry.
`void `[`ptedit_print_entry_line`](#group__PRETTYPRINT_1ga5d45507efaa51dcb9647e27a2d7bd281)`(size_t entry,int line)`            | Prints a single line of the pretty-print representation of a page-table entry.

## Basic Functionality

### `int `[`ptedit_init`](#group__BASIC_1gad452cf561308666214c69fc5feb89a1c)`()`

Initializes (and acquires) PTEditor kernel module

**Returns**
0 Initialization was successful

**Returns**
-1 Initialization failed

### `void `[`ptedit_cleanup`](#group__BASIC_1ga1fc9e84e43f3b38c20ef46b7929603b8)`()`

Releases PTEditor kernel module

### `void `[`ptedit_use_implementation`](#group__BASIC_implementation)`(int implementation)`  

Select the PTEditor implementation to use

**Parameters**
* `implementation` The implementation to use. Depending on the operating system and architecture, one or more of the following are supported: `PTEDIT_IMPL_KERNEL`, `PTEDIT_IMPL_USER`, `PTEDIT_IMPL_USER_PREAD`. 
  * `PTEDIT_IMPL_KERNEL` uses the kernel functionality to resolve and update page tables (default on Linux).
  * `PTEDIT_IMPL_USER` maps the physical memory to user space and only requires switches to the kernel for flushing the TLB after page-table updates.
  * `PTEDIT_IMPL_USER_PREAD` implements the page walk in user space but relies on the kernel for reading and writing physical addresses (default on Windows). 

## Page tables

### `ptedit_entry_t `[`ptedit_resolve`](#group__PAGETABLE_1gaa9ddb5d90e97c441c4f85e20500ed718)`(void * address,pid_t pid)`

Resolves the page-table entries of all levels for a virtual address of a given process.

**Parameters**
* `address` The virtual address to resolve

* `pid` The pid of the process (0 for own process)

**Returns**
A structure containing the page-table entries of all levels.

### `void `[`ptedit_update`](#group__PAGETABLE_1gae5343f4a3e4a57cbc9e2c4a29f6e4fa3)`(void * address,pid_t pid,ptedit_entry_t * vm)`

Updates one or more page-table entries for a virtual address of a given process. The TLB for the given address is flushed after updating the entries.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

* `vm` A structure containing the values for the page-table entries and a bitmask indicating which entries to update

### `void `[`ptedit_pte_set_bit`](#group__PAGETABLE_1ga432b18b744413964e20df39ca5440985)`(void * address,pid_t pid,int bit)`

Sets a bit directly in the PTE of an address.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

* `bit` The bit to set (one of PTEDIT_PAGE_BIT_*)

### `void `[`ptedit_pte_clear_bit`](#group__PAGETABLE_1gac728497512386cf17e9ca6ec31959160)`(void * address,pid_t pid,int bit)`

Clears a bit directly in the PTE of an address.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

* `bit` The bit to clear (one of PTEDIT_PAGE_BIT_*)

### `unsigned char `[`ptedit_pte_get_bit`](#group__PAGETABLE_1ga978d010f4278e953bdc84df3adc4eee2)`(void * address,pid_t pid,int bit)`

Returns the value of a bit directly from the PTE of an address.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

* `bit` The bit to get (one of PTEDIT_PAGE_BIT_*)

**Returns**
The value of the bit (0 or 1)

### `size_t `[`ptedit_pte_get_pfn`](#group__PAGETABLE_1ga323e5f2c138ff70f4ed3ab4e96e6f3e3)`(void * address,pid_t pid)`

Reads the PFN directly from the PTE of an address.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

**Returns**
The page-frame number (PFN)

### `void `[`ptedit_pte_set_pfn`](#group__PAGETABLE_1gaa7211a27e72e3a1d3d78fac4dee8bfd3)`(void * address,pid_t pid,size_t pfn)`

Sets the PFN directly in the PTE of an address.

**Parameters**
* `address` The virtual address

* `pid` The pid of the process (0 for own process)

* `pfn` The new page-frame number (PFN)

## `TYPE `[`ptedit_cast`](#group__PAGETABLE_cast)`(size_t entry, TYPE)`

Casts a paging structure entry (e.g., page table) to a structure with easy access to its fields.

**Parameters**
* `entry` The entry to cast

* `type` Data type of struct to cast to, one of `ptedit_pgd_t`, `ptedit_p4d_t`, `ptedut_pud_t`, `ptedit_pmd_t`, `ptedit_pte_t`

**Returns**
A struct of type `type` which has bit-fields for the parts of the corresponding paging structure. 


## System info

### `int `[`ptedit_get_pagesize`](#group__SYSTEMINFO_1ga943074fddc99eade63764b599cccc392)`()`

Returns the default page size of the system

**Returns**
Page size of the system in bytes

## Page frame numbers (PFN)

### `size_t `[`ptedit_set_pfn`](#group__PFN_1gabfeaa97dd03aee438ca6c1af01fe4c38)`(size_t entry,size_t pfn)`

Returns a new page-table entry where the page-frame number (PFN) is replaced by the specified one.

**Parameters**
* `entry` The page-table entry to modify

* `pfn` The new page-frame number (PFN)

**Returns**
A new page-table entry with the given page-frame number

### `size_t `[`ptedit_get_pfn`](#group__PFN_1ga7073222a5bf1a7e4fa52823851ccd55c)`(size_t entry)`

Returns the page-frame number (PFN) of a page-table entry.

**Parameters**
* `entry` The page-table entry to extract the PFN from

**Returns**
The page-frame number

## Physical pages

### `void `[`ptedit_read_physical_page`](#group__PHYSICALPAGE_1gaadee01c80dcb1a6a7523d46840ef72ac)`(size_t pfn,char * buffer)`

Retrieves the content of a physical page.

**Parameters**
* `pfn` The page-frame number (PFN) of the page to read

* `buffer` A buffer which is large enough to hold the content of the page

### `void `[`ptedit_write_physical_page`](#group__PHYSICALPAGE_1gab2ba740cbf618d678b61b57cd7827881)`(size_t pfn,char * content)`

Replaces the content of a physical page.

**Parameters**
* `pfn` The page-frame number (PFN) of the page to update

* `content` A buffer containing the new content of the page (must be the size of a physical page)

### `void * `[`ptedit_pmap`](#group__PHYSICALPAGE_pmap)`(size_t physical,size_t length)`

Map a physical address range to the virtual address space.

**Parameters**
* `physical` The physical address to map

* `length` The length of the physical memory range to map

**Returns**
A virtual address that can be used to access the physical address.

**Note**
This function is not supported on Windows. 

## Paging


### `size_t `[`ptedit_get_paging_root`](#group__PAGING_1gafa10370f4fd18023a2fbb5d7e1165913)`(pid_t pid)`

Returns the root of the paging structure (i.e., CR3 on x86 and TTBR0 on ARM).

**Parameters**
* `pid` The proccess id (0 for own process)

**Returns**
The phyiscal address (not PFN!) of the first page table (i.e., the PGD)

### `void `[`ptedit_set_paging_root`](#group__PAGING_1ga3beb57ebbd407339c24bdb9c0d9ad406)`(pid_t pid,size_t root)`

Sets the root of the paging structure (i.e., CR3 on x86 and TTBR0 on ARM).

**Parameters**
* `pid` The proccess id (0 for own process)

* `root` The physical address (not PFN!) of the first page table (i.e., the PGD)

## TLB/Barriers

### `void `[`ptedit_invalidate_tlb`](#group__BARRIERS_1gad2d64fa589bc626ba41ccf18c60d159f)`(void * address)`

Invalidates the TLB for a given address on all CPUs.

**Parameters**
* `address` The address to invalidate

### `void `[`ptedit_full_serializing_barrier`](#group__BARRIERS_1ga35efff6b34856596b467ef3a5075adc6)`()`

A full serializing barrier which stops everything.

## Memory types (PATs/MAIRs)

### `size_t `[`ptedit_get_mts`](#group__MTS_1gabc5edcc9f4f7d6dc102885135e70d2a3)`()`

Reads the value of all memory types (x86 PATs / ARM MAIRs). This is equivalent to reading the MSR 0x277 (x86) / MAIR_EL1 (ARM).

**Returns**
The memory types in the same format as in the IA32_PAT MSR / MAIR_EL1

### `void `[`ptedit_set_mts`](#group__MTS_1gadfcac191bb1d27970c0182435a0f52ec)`(size_t mts)`

Programs the value of all memory types (x86 PATs / ARM MAIRs). This is equivalent to writing to the MSR 0x277 (x86) / MAIR_EL1 (ARM) on all CPUs.

**Parameters**
* `mts` The memory types in the same format as in the IA32_PAT MSR / MAIR_EL1

### `char `[`ptedit_get_mt`](#group__MTS_1gaf44dbabdc9bc0eba6118b77544cd475e)`(unsigned char mt)`

Reads the value of a specific memory type attribute (PAT/MAIR).

**Parameters**
* `mt` The PAT/MAIR ID (from 0 to 7)

**Returns**
The PAT/MAIR value (can be one of PTEDIT_MT_*)

### `void `[`ptedit_set_mt`](#group__MTS_1ga27ec8d49e5417d1c5fefe07df5488351)`(unsigned char mt,unsigned char value)`

Programs the value of a specific memory type attribute (PAT/MAIR).

**Parameters**
* `mt` The PAT/MAIR ID (from 0 to 7)

* `value` The PAT/MAIR value (can be one of PTEDIT_MT_*)

### `unsigned char `[`ptedit_find_mt`](#group__MTS_1ga7b2e13ba66791be9413b3d00e6107ca8)`(unsigned char type)`

Generates a bitmask of all memory type attributes (PAT/MAIR) which are programmed to the given value.

**Parameters**
* `type` A memory type, i.e., PAT/MAIR value (one of PTEDIT_MT_*)

**Returns**
A bitmask where a set bit indicates that the corresponding PAT/MAIR has the given type

### `int `[`ptedit_find_first_mt`](#group__MTS_1ga12456ca2dfe5cf1fa049af91b51f75c4)`(unsigned char type)`

Returns the first memory type attribute (PAT/MAIR) which is programmed to the given memory type.

**Parameters**
* `type` A memory type, i.e., PAT/MAIR value (one of PTEDIT_MT_*)

**Returns**
A PAT/MAIR ID, or -1 if no PAT/MAIR of this type was found

### `size_t `[`ptedit_apply_mt`](#group__MTS_1ga8ae0242de0315431c377db0aae5e511e)`(size_t entry,unsigned char mt)`

Returns a new page-table entry which uses the given memory type (PAT/MAIR).

**Parameters**
* `entry` A page-table entry

* `mt` A PAT/MAIR ID (between 0 and 7)

**Returns**
A new page-table entry with the given memory type (PAT/MAIR)

### `unsigned char `[`ptedit_extract_mt`](#group__MTS_1ga14dc1a89a89dfbf7c4def93e616bbd83)`(size_t entry)`

Returns the memory type (i.e., PAT/MAIR ID) which is used by a page-table entry.

**Parameters**
* `entry` A page-table entry

**Returns**
A PAT/MAIR ID (between 0 and 7)

### `size_t `[`ptedit_apply_mt_huge`](#group__MTS_1ga8ae0242de0315431c377db0aae5e511e)`(size_t entry,unsigned char mt)`

Returns a new entry for a huge page which uses the given memory type (PAT/MAIR).

**Parameters**
* `entry` A page-table entry

* `mt` A PAT/MAIR ID (between 0 and 7)

**Returns**
A new page-table entry with the given memory type (PAT/MAIR)

### `unsigned char `[`ptedit_extract_mt`](#group__MTS_1ga14dc1a89a89dfbf7c4def93e616bbd83)`(size_t entry)`

Returns the memory type (i.e., PAT/MAIR ID) which is used by a huge-page entry.

**Parameters**
* `entry` A page-table entry

**Returns**
A PAT/MAIR ID (between 0 and 7)

### `const char * `[`ptedit_mt_to_string`](#group__MTS_1gab8c7af3fab13d3255239d31bb2e8723f)`(unsigned char mt)`

Returns a human-readable representation of a memory type (PAT/MAIR value).

**Parameters**
* `mt` A memory type (PAT/MAIR value, e.g., one of PTEDIT_MT_*)

**Returns**
A human-readable representation of the memory type

## Pretty print

### `void `[`ptedit_print_entry`](#group__PRETTYPRINT_1ga458b51988f705885bdade4dc9d7b0ca4)`(size_t entry)`

Pretty prints a page-table entry.

**Parameters**
* `entry` A page-table entry

### `void `[`ptedit_print_entry_line`](#group__PRETTYPRINT_1ga5d45507efaa51dcb9647e27a2d7bd281)`(size_t entry,int line)`

Prints a single line of the pretty-print representation of a page-table entry.

**Parameters**
* `entry` A page-table entry

* `line` The line to print (0 to 3)

# Use in Academic Papers

* [Efficient and Generic Microarchitectural Hash-Function Recovery](https://misc0110.net/files/hash_recovery_sp24.pdf) by Gerlach, Schwarz, Faroß, Schwarz (IEEE S&P 2024)
* [Downfall: Exploiting Speculative Data Gathering](https://www.usenix.org/system/files/usenixsecurity23-moghimi.pdf) by Moghimi (USENIX Security 2023)
* [Collide+Power: Leaking Inaccessible Data with Software-based Power Side Channels](https://misc0110.net/files/collidepower_sec23.pdf) by Kogler, Juffinger, Giner, Gerlach, Schwarzl, Schwarz, Gruss, Mangard (USENIX Security 2023)
* [(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channels](https://misc0110.net/files/mwait_sec23.pdf) by Zhang, Kim, Weber, Schwarz (USENIX Security 2023)
* [Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks]() by Weber, Thomas, Gerlach, Zhang, Schwarz (ESORICS 2023)
* [Layered Binary Templating](https://gruss.cc/files/lbta.pdf) by Schwarzl, Kraft, Gruss (ACNS 2023)
* [ÆPIC Leak: Architecturally Leaking Uninitialized Data from the Microarchitecture](https://misc0110.net/files/aepicleak_sec22.pdf) by Borrello, Kogler, Schwarzl, Lipp, Gruss, Schwarz (USENIX Security 2022)
* [Finding and Exploiting CPU Features using MSR Templating](https://misc0110.net/files/msrtemplate_sp22.pdf) by Kogler, Weber, Haubenwallner, Lipp, Gruss, Schwarz (IEEE S&P 2022)
* [Half-Double: Hammering From the Next Row Over](https://andreaskogler.com/papers/halfdouble.pdf) by Kogler, Juffinger, Qazi, Kim, Lipp, Boichat, Shiu, Nissler, Gruss (USENIX Security 2022)
* [AMD Prefetch Attacks through Power and Time](https://misc0110.net/files/amd_prefetch_sec22.pdf) by Lipp, Gruss, Schwarz (USENIX Security 2022)
* [Repurposing Segmentation as a Practical LVI-NULL Mitigation in SGX](https://misc0110.net/files/lvi_null_sec22.pdf) by Giner, Kogler, Canella, Schwarz, Gruss (USENIX Security 2022)
* [Rapid Prototyping for Microarchitectural Attacks](https://misc0110.net/files/rapid_prototyping_sec22.pdf) by Easdon, Schwarz, Schwarzl, Gruss (USENIX Security 2022)
* [SGXDump: A Repeatable Code-Reuse Attack for Extracting SGX Enclave Memory](https://doi.org/10.3390/app12157655) by Yoon, Lee (Applied Sciences, 2022)
* [SAM: A Mechanism to Facilitate Smear-Aware Forensic Analysis of Volatile System Memory](https://www.tandfonline.com/doi/abs/10.1080/19361610.2022.2161972) by Parida, Nath, Das (Journal of Applied Security Research, 2022)
* [Protected Functions: User Space Privileged Function Calls](https://link.springer.com/chapter/10.1007/978-3-031-21867-5_8) by Moti, Salkhordeh, Brinkmann (ARCS 2022)
* [Systematic Analysis of Programming Languages and Their Execution Environments for Spectre Attacks](https://sahnaseredini.github.io/files/icissp22_spectre_naseredini.pdf) by Naseredini, Gast, Schwarzl, Bernardo, Amel Smajic, Canella, Berger, Gruss (ICISSP 2021)
* [Domain Page-Table Isolation](https://arxiv.org/pdf/2111.10876.pdf) by Canella, Kogler, Giner, Gruss, Schwarz (arXiv 2021)
* [PLATYPUS: Software-based Power Side-Channel Attacks on x86](https://misc0110.net/files/platypus.pdf) by Lipp, Kogler, Oswald, Schwarz, Easdon, Canella, Gruss (IEEE S&P 2021)
* [Speculative Dereferencing of Registers: Reviving Foreshadow](https://misc0110.net/files/specderef.pdf) by Schwarzl, Schuster, Schwarz, Gruss (FC 2021)
* [Understanding TEE Containers, Easy to Use? Hard to Trust](https://arxiv.org/pdf/2109.01923) by Liu, Chen, Wang, Li, Zhang, Wang, Tang (arXiv 2021)
* [Simurgh: A Fully Decentralized and Secure NVMM User Space File System](https://dl.acm.org/doi/pdf/10.1145/3458817.3476180) by Moti, Schimmelpfennig, Salkhordeh, Klopp, Cortes, Rückert, Brinkmann (ACM SC 2021)
* [Improving Address Translation Performance in Virtualized Multi-Tenant Systems](https://era.ed.ac.uk/bitstream/handle/1842/38624/Margaritov2021.pdf) by Margaritov (PhD Thesis 2021)
* [How Trusted Execution Environments Fuel Research on Microarchitectural Attacks](https://misc0110.net/files/tee_uarch.pdf) by Schwarz and Gruss (IEEE Security & Privacy 2020)
* [LVI: Hijacking Transient Execution through Microarchitectural Load Value Injection](https://misc0110.net/files/lvi.pdf) by Van Bulck, Moghimi, Schwarz, Lipp, Minkin, Genkin, Yarom, Sunar, Gruss, Piessens (IEEE S&P 2020)
* [Data Sampling on MDS-resistant 10th Generation Intel Core (Ice Lake)](https://moghimi.org/papers/techreport2020-IceLakeMDS.pdf) by Moghimi (arXiv 2020)
* [Medusa: Microarchitectural Data Leakage via Automated Attack Synthesis](https://misc0110.net/files/medusa.pdf) by Moghimi, Lipp, Sunar, Schwarz (USENIX Security 2020)
* [KASLR: Break It, Fix It, Repeat](https://misc0110.net/files/kaslrbfr.pdf) by Canella, Schwarz, Haubenwallner, Schwarzl, Gruss (AsiaCCS 2020)
* [JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms](https://tches.iacr.org/index.php/TCHES/article/view/8587/8154) by Weissman, Tiemann, Moghimi, Custodio, Eisenbarth, Sunar (TCHES 2020)
* [ConTExT: A Generic Approach for Mitigating Spectre](https://misc0110.net/files/context.pdf) by Schwarz, Lipp, Canella, Schilling, Kargl, Gruss (NDSS 2020)
* [ZombieLoad: Cross-Privilege-Boundary Data Sampling](https://misc0110.net/files/zombieload.pdf) by Schwarz, Lipp, Moghimi, Van Bulck, Stecklina, Prescher, Gruss (CCS 2019)
* [Fallout: Leaking Data on Meltdown-resistant CPUs](https://misc0110.net/files/fallout.pdf) by Canella, Genkin, Giner, Gruss, Lipp, Minkin, Moghimi, Piessens, Schwarz, Sunar, Van Bulck, Yarom (CCS 2019)
* [A Systematic Evaluation of Transient Execution Attacks and Defenses](https://misc0110.net/files/transient_execution_attacks.pdf) by Canella, Van Bulck, Schwarz, Lipp, von Berg, Ortner, Piessens, Evtyushkin, Gruss (USENIX Security 2019)


