;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB @127, 106
	SLT 0, 0
	MOV -1, <-20
	SPL 0, <-54
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, -20
	SUB 12, @10
	SUB 12, @10
	ADD 0, 0
	ADD 0, 0
	SUB 0, 20
	SUB #12, @200
	JMP @72, #200
	SUB @121, 106
	SUB 0, 1
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL <127, 100
	SUB 12, @10
	ADD 210, 30
	SUB #0, 0
	SUB #72, @200
	MOV 12, @10
	SUB 12, @10
	SUB @121, 106
	SUB <0, @2
	SUB @127, 106
	SUB <0, @2
	SUB -7, <-20
	SPL 0, #1
	SUB #12, @200
	SUB #12, @200
	SUB @127, 106
	SUB @121, 100
	CMP 290, 90
	ADD 210, 60
	ADD 210, 60
	SLT 0, 0
	SPL -9, @-12
	JMP @72, #200
	ADD 210, 60
	JMP @72, #200
	SPL -9, @-12
	CMP 0, -54
