****************************************
Report : qor
Design : RRS_1
Version: B-2008.09
Date   : Mon May 14 22:37:43 2012
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          3.16
  Critical Path Slack:           5.54
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 23
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      241.530002
  Noncombinational Area:    49.765999
  Net Area:                 17.137332
  -----------------------------------
  Cell Area:               291.296001
  Design Area:             308.433333


  Design Rules
  -----------------------------------
  Total Number of Nets:            57
  Nets With Violations:             0
  -----------------------------------


  Hostname: ayman-Satellite-A300

  Compile CPU Statistics
  -----------------------------------
  Resource Sharing:              0.04
  Logic Optimization:            0.09
  Mapping Optimization:          0.06
  -----------------------------------
  Overall Compile Time:          1.18
