# Clock Divider using 3 bit implementation
  The given verilog code is the implementation of a Frequency divider exploiting the T flip flops characteristics.

![images](https://github.com/user-attachments/assets/b50ce304-ca96-4d47-9f09-9f35842a756d)

![unnamed (1)](https://github.com/user-attachments/assets/06eaa1d2-0c4d-4dce-85ca-ba122cb62a81)
