#Very Large Scale Integration Assignment

All verilog modules have been divided into appropriately named files. Test modules have been omitted.

**Instructions**:

1. **Compiling**: eg. `iverilog -o test module.v test.v`
2. **Executing**: eg. `vvp test`
3. **Simulating**: eg. `gtkwave test.vcd`

**Notes**:

* Requires iverilog.
* Requires vvp.
* Requires gtkwave.
