Quartus Prime Archive log --	C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task.qarlog

Archive:	C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task.qar
Date:		Wed Mar 27 19:35:13 2024
Quartus Prime		20.1.1 Build 720 11/11/2020 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit.qsys
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit.sopcinfo
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit/SP_unit.cmp
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit/synthesis/SP_unit.debuginfo
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit/synthesis/SP_unit.qip
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit/synthesis/SP_unit.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/SP_unit/synthesis/submodules/altsource_probe_top.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/db/lab_PD3_extra_task_auto_stripped.stp
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/db_lab_PD3_extra_task_top.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task.qsys
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task.sopcinfo
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task.stp
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/lab_PD3_extra_task.cmp
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/lab_PD3_extra_task.spd
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.sip
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_sc_fifo.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_base.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_default_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_incr_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_address_alignment.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_arbitrator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_agent.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_translator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_agent.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_translator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_width_adapter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_wrap_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_master.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slave.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slaveWS.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.debuginfo
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.qip
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/lab_PD3_extra_task.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_default_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_incr_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_master.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_slave.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task/synthesis/submodules/my_slaveWS.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/lab_PD3_extra_task_top.sv
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/output_files/Spf1.spf
C:/Users/Legion/Desktop/Polytech/Verilog/6 семестр/Labs/Lab 10 - Lab_PD3/lab_PD3/.files/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv
	======= Total: 88 files to archive =======

	================ Status: ===============
All files archived successfully.
