// Seed: 387520774
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5
);
  logic [7:0] id_7;
  assign module_1.id_9 = 0;
  assign id_7[-1] = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    input tri id_5,
    output logic id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    output uwire id_11,
    input wand id_12,
    output tri id_13
);
  always @(posedge id_2) begin : LABEL_0
    id_6 <= -1 !== 1 - id_8;
    id_6 <= -1 == -1;
  end
  module_0 modCall_1 (
      id_8,
      id_13,
      id_12,
      id_9,
      id_5,
      id_9
  );
endmodule
