Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Core.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Core"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : Core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/Multiplier/SevenSegment.vhd" in Library work.
Architecture behavioral of Entity sevensegment is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/Multiplier/Core.vhd" in Library work.
Entity <core> compiled.
Entity <core> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Core> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevenSegment> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Core> in library <work> (Architecture <behavioral>).
Entity <Core> analyzed. Unit <Core> generated.

Analyzing Entity <SevenSegment> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/noraw/Documents/VHDL/Multiplier/SevenSegment.vhd" line 83: Mux is complete : default of case is discarded
Entity <SevenSegment> analyzed. Unit <SevenSegment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SevenSegment>.
    Related source file is "C:/Users/noraw/Documents/VHDL/Multiplier/SevenSegment.vhd".
    Found 16x7-bit ROM for signal <Segments$mux0001> created at line 67.
    Found 7-bit register for signal <Segments>.
    Found 4-bit register for signal <Digits>.
    Found 32-bit up counter for signal <CountSegment>.
    Found 32-bit adder for signal <CountSegment$addsub0000> created at line 50.
    Found 4-bit register for signal <CurrentData>.
    Found 32-bit register for signal <SegmentState>.
    Found 32-bit adder for signal <SegmentState$addsub0000> created at line 54.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SevenSegment> synthesized.


Synthesizing Unit <Core>.
    Related source file is "C:/Users/noraw/Documents/VHDL/Multiplier/Core.vhd".
WARNING:Xst:643 - "C:/Users/noraw/Documents/VHDL/Multiplier/Core.vhd" line 78: The result of a 32x9-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit up counter for signal <ButtonTimeCount>.
    Found 32-bit adder for signal <ButtonTimeCount$add0000> created at line 68.
    Found 32-bit comparator greatequal for signal <ButtonTimeCount$cmp_ge0000> created at line 69.
    Found 32-bit register for signal <Data>.
    Found 32-bit comparator less for signal <Data$cmp_lt0000> created at line 69.
    Found 32x9-bit multiplier for signal <Data$mult0000> created at line 78.
    Found 32-bit addsub for signal <Data$share0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <Core> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 5
 32-bit register                                       : 2
 4-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SevenSegment>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Segments_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <SevenSegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 1
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Data_17> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_18> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_19> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_20> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_21> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_22> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_23> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_24> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_25> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_26> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_27> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_28> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_29> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_30> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <Data_31> of sequential type is unconnected in block <Core>.

Optimizing unit <Core> ...

Optimizing unit <SevenSegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Core, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Core.ngr
Top Level Output File Name         : Core
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 651
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 158
#      LUT2                        : 10
#      LUT3                        : 18
#      LUT3_D                      : 1
#      LUT4                        : 68
#      LUT4_L                      : 7
#      MUXCY                       : 200
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 172
# FlipFlops/Latches                : 128
#      FDE                         : 64
#      FDR                         : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 13
#      OBUF                        : 11
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      169  out of   1920     8%  
 Number of Slice Flip Flops:            128  out of   3840     3%  
 Number of 4 input LUTs:                273  out of   3840     7%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     97    25%  
 Number of MULT18X18s:                    1  out of     12     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.410ns (Maximum Frequency: 80.581MHz)
   Minimum input arrival time before clock: 7.512ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.410ns (frequency: 80.581MHz)
  Total number of paths / destination ports: 77608 / 256
-------------------------------------------------------------------------
Delay:               12.410ns (Levels of Logic = 33)
  Source:            ButtonTimeCount_1 (FF)
  Destination:       Data_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: ButtonTimeCount_1 to Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  ButtonTimeCount_1 (ButtonTimeCount_1)
     LUT1:I0->O            1   0.551   0.000  Madd_ButtonTimeCount_add0000_cy<1>_rt (Madd_ButtonTimeCount_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_ButtonTimeCount_add0000_cy<1> (Madd_ButtonTimeCount_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<2> (Madd_ButtonTimeCount_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<3> (Madd_ButtonTimeCount_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<4> (Madd_ButtonTimeCount_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<5> (Madd_ButtonTimeCount_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<6> (Madd_ButtonTimeCount_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<7> (Madd_ButtonTimeCount_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<8> (Madd_ButtonTimeCount_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<9> (Madd_ButtonTimeCount_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<10> (Madd_ButtonTimeCount_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<11> (Madd_ButtonTimeCount_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<12> (Madd_ButtonTimeCount_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<13> (Madd_ButtonTimeCount_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<14> (Madd_ButtonTimeCount_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<15> (Madd_ButtonTimeCount_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<16> (Madd_ButtonTimeCount_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<17> (Madd_ButtonTimeCount_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<18> (Madd_ButtonTimeCount_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<19> (Madd_ButtonTimeCount_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<20> (Madd_ButtonTimeCount_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<21> (Madd_ButtonTimeCount_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<22> (Madd_ButtonTimeCount_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<23> (Madd_ButtonTimeCount_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<24> (Madd_ButtonTimeCount_add0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<25> (Madd_ButtonTimeCount_add0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<26> (Madd_ButtonTimeCount_add0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Madd_ButtonTimeCount_add0000_cy<27> (Madd_ButtonTimeCount_add0000_cy<27>)
     XORCY:CI->O           1   0.904   1.140  Madd_ButtonTimeCount_add0000_xor<28> (ButtonTimeCount_add0000<28>)
     LUT3:I0->O            1   0.551   0.000  Mcompar_ButtonTimeCount_cmp_ge0000_lut<11> (Mcompar_ButtonTimeCount_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_ButtonTimeCount_cmp_ge0000_cy<11> (Mcompar_ButtonTimeCount_cmp_ge0000_cy<11>)
     MUXCY:CI->O          33   0.281   1.885  Mcompar_ButtonTimeCount_cmp_ge0000_cy<12> (ButtonTimeCount_cmp_ge0000)
     LUT4:I3->O           17   0.551   1.345  Data_not0001 (Data_not0001)
     FDE:CE                    0.602          Data_0
    ----------------------------------------
    Total                     12.410ns (6.824ns logic, 5.586ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 538 / 34
-------------------------------------------------------------------------
Offset:              7.512ns (Levels of Logic = 20)
  Source:            MinusButton (PAD)
  Destination:       Data_16 (FF)
  Destination Clock: Clock rising

  Data Path: MinusButton to Data_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.821   1.830  MinusButton_IBUF (MinusButton_IBUF)
     INV:I->O              1   0.551   0.801  Data_mux00012_INV_0 (Data_mux0001)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<0> (Maddsub_Data_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<1> (Maddsub_Data_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<2> (Maddsub_Data_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<3> (Maddsub_Data_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<4> (Maddsub_Data_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<5> (Maddsub_Data_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<6> (Maddsub_Data_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<7> (Maddsub_Data_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<8> (Maddsub_Data_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<9> (Maddsub_Data_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<10> (Maddsub_Data_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<11> (Maddsub_Data_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<12> (Maddsub_Data_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<13> (Maddsub_Data_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_Data_share0000_cy<14> (Maddsub_Data_share0000_cy<14>)
     MUXCY:CI->O           0   0.064   0.000  Maddsub_Data_share0000_cy<15> (Maddsub_Data_share0000_cy<15>)
     XORCY:CI->O           1   0.904   0.827  Maddsub_Data_share0000_xor<16> (Data_share0000<16>)
     LUT4:I3->O            1   0.551   0.000  Data_mux0000<16>1 (Data_mux0000<16>)
     FDE:D                     0.203          Data_16
    ----------------------------------------
    Total                      7.512ns (4.054ns logic, 3.458ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            SS/Segments_6 (FF)
  Destination:       Segments<6> (PAD)
  Source Clock:      Clock rising

  Data Path: SS/Segments_6 to Segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.801  SS/Segments_6 (SS/Segments_6)
     OBUF:I->O                 5.644          Segments_6_OBUF (Segments<6>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.25 secs
 
--> 

Total memory usage is 305824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    3 (   0 filtered)

