
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023938                       # Number of seconds simulated
sim_ticks                                 23937987000                       # Number of ticks simulated
final_tick                                23937987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)

system.cpu.dcache.tags.replacements           3757485                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.999335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11857103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3757549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.155542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            863500                       # Cycle when the warmup percentage was hit.

system.cpu.dcache.tags.tag_accesses          19372201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19372201                       # Number of data accesses

system.cpu.dcache.overall_hits::cpu.data     11666089                       # number of overall hits
system.cpu.dcache.overall_hits::total        11666089                       # number of overall hits

system.cpu.dcache.overall_misses::cpu.data      3757549                       # number of overall misses
system.cpu.dcache.overall_misses::total       3757549                       # number of overall misses

system.cpu.dcache.overall_accesses::cpu.data     15423638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15423638                       # number of overall (read+write) accesses

system.cpu.dcache.overall_miss_rate::cpu.data     0.243623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243623                       # miss rate for overall accesses

system.cpu.dcache.writebacks::writebacks      2621986                       # number of writebacks
system.cpu.dcache.writebacks::total           2621986                       # number of writebacks



system.cpu.icache.tags.replacements           1540110                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.997914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43547848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1540238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.273454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           2643500                       # Cycle when the warmup percentage was hit.

system.cpu.icache.tags.tag_accesses          46628324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         46628324                       # Number of data accesses

system.cpu.icache.overall_misses::cpu.inst      1540238                       # number of overall misses
system.cpu.icache.overall_misses::total       1540238                       # number of overall misses

system.cpu.icache.overall_accesses::cpu.inst     45088086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45088086                       # number of overall (read+write) accesses

system.cpu.icache.overall_miss_rate::cpu.inst     0.034161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034161                       # miss rate for overall accesses

system.cpu.icache.writebacks::writebacks      1540110                       # number of writebacks
system.cpu.icache.writebacks::total           1540110                       # number of writebacks



system.l2.tags.replacements                    321825                       # number of replacements
system.l2.tags.tagsinuse                  1018.310546                       # Cycle average of tags in use
system.l2.tags.total_refs                    10003776                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    322848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.986024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3936111500                       # Cycle when the warmup percentage was hit.

system.l2.tags.tag_accesses                 170113468                       # Number of tag accesses
system.l2.tags.data_accesses                170113468                       # Number of data accesses

system.l2.overall_hits::cpu.inst              1533799                       # number of overall hits
system.l2.overall_hits::cpu.data              3443294                       # number of overall hits
system.l2.overall_hits::total                 4977093                       # number of overall hits

system.l2.overall_misses::cpu.inst               6439                       # number of overall misses
system.l2.overall_misses::cpu.data             314255                       # number of overall misses
system.l2.overall_misses::total                320694                       # number of overall misses

system.l2.overall_accesses::cpu.inst          1540238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3757549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5297787                       # number of overall (read+write) accesses

system.l2.overall_miss_rate::cpu.inst        0.004181                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.083633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060534                       # miss rate for overall accesses

system.l2.writebacks::writebacks                21310                       # number of writebacks
system.l2.writebacks::total                     21310                       # number of writebacks

---------- End Simulation Statistics   ----------
