Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 12:15:46 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rx_eth_tx_uart_control_sets_placed.rpt
| Design       : rx_eth_tx_uart
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |           54 |
| No           | No                    | Yes                    |              42 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             138 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|          Clock Signal         |                                                           Enable Signal                                                           |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  PHY_RX_CLK_IBUF_BUFG         | PHY_RX_CTRL_IBUF                                                                                                                  |                                              |                1 |              4 |
|  pll_25MHZ_inst/inst/clk_out2 | ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[0][0] |                                              |                3 |              8 |
|  PHY_RX_CLK_IBUF_BUFG         | ethernet_recieve_inst/bytedate[7]_i_1_n_0                                                                                         |                                              |                1 |              8 |
|  PHY_RX_CLK_IBUF_BUFG         | ethernet_recieve_inst/rx_data_out                                                                                                 | ethernet_recieve_inst/rx_data_out[7]_i_1_n_0 |                6 |              8 |
|  pll_25MHZ_inst/inst/clk_out2 |                                                                                                                                   | reset_IBUF                                   |                6 |             19 |
|  PHY_RX_CLK_IBUF_BUFG         |                                                                                                                                   | reset_IBUF                                   |               12 |             23 |
|  PHY_RX_CLK_IBUF_BUFG         | ethernet_recieve_inst/board_mac_0                                                                                                 | ethernet_recieve_inst/board_mac[47]_i_1_n_0  |               10 |             48 |
|  pll_25MHZ_inst/inst/clk_out2 | ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                              |               11 |             51 |
|  PHY_RX_CLK_IBUF_BUFG         | ex_rx_uart_tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[16]            |                                              |               18 |             67 |
|  PHY_RX_CLK_IBUF_BUFG         |                                                                                                                                   |                                              |               25 |             94 |
|  pll_25MHZ_inst/inst/clk_out2 |                                                                                                                                   |                                              |               29 |            101 |
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     3 |
| 16+    |                     7 |
+--------+-----------------------+


