Classic Timing Analyzer report for EXP4
Sat Dec 02 10:59:32 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CHO'
  6. Clock Setup: '132'
  7. Clock Setup: '131'
  8. Clock Setup: 'ON/OFF'
  9. Clock Hold: 'CHO'
 10. Clock Hold: '132'
 11. Clock Hold: '131'
 12. Clock Hold: 'ON/OFF'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                 ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 24.391 ns                        ; RAMdata6             ; Reg:PC|inst8  ; --         ; 132      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 44.857 ns                        ; Reg:PC|inst          ; RAMdata0      ; 132        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 36.545 ns                        ; RAMdata6             ; RAMdata0      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.138 ns                         ; RAMdata7             ; Reg:MAR|inst  ; --         ; 132      ; 0            ;
; Clock Setup: '132'           ; N/A                                      ; None          ; 16.33 MHz ( period = 61.230 ns ) ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; 132        ; 132      ; 0            ;
; Clock Setup: 'ON/OFF'        ; N/A                                      ; None          ; 17.58 MHz ( period = 56.870 ns ) ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; 0            ;
; Clock Setup: '131'           ; N/A                                      ; None          ; 17.58 MHz ( period = 56.870 ns ) ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; 131        ; 131      ; 0            ;
; Clock Setup: 'CHO'           ; N/A                                      ; None          ; 17.58 MHz ( period = 56.870 ns ) ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; CHO        ; CHO      ; 0            ;
; Clock Hold: '132'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; 132        ; 132      ; 362          ;
; Clock Hold: 'CHO'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; CHO        ; CHO      ; 101          ;
; Clock Hold: '131'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; 131        ; 131      ; 101          ;
; Clock Hold: 'ON/OFF'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; 101          ;
; Total number of failed paths ;                                          ;               ;                                  ;                      ;               ;            ;          ; 665          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CHO             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; 132             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; 131             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ON/OFF          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CHO'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 17.58 MHz ( period = 56.870 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 17.79 MHz ( period = 56.216 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.285 ns               ;
; N/A                                     ; 18.26 MHz ( period = 54.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.334 ns               ;
; N/A                                     ; 19.40 MHz ( period = 51.558 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.988 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.372 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.284 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.792 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.768 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 25.733 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.396 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst4  ; CHO        ; CHO      ; None                        ; None                      ; 21.553 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.034 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                        ; None                      ; 27.860 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.302 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst4  ; CHO        ; CHO      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.290 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst4  ; CHO        ; CHO      ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.328 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst7 ; CHO        ; CHO      ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 25.85 MHz ( period = 38.692 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; CHO        ; CHO      ; None                        ; None                      ; 20.525 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; CHO        ; CHO      ; None                        ; None                      ; 26.630 ns               ;
; N/A                                     ; 26.24 MHz ( period = 38.106 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; CHO        ; CHO      ; None                        ; None                      ; 19.908 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.066 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst   ; CHO        ; CHO      ; None                        ; None                      ; 20.211 ns               ;
; N/A                                     ; 26.33 MHz ( period = 37.980 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst3  ; CHO        ; CHO      ; None                        ; None                      ; 20.939 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst   ; CHO        ; CHO      ; None                        ; None                      ; 19.628 ns               ;
; N/A                                     ; 27.50 MHz ( period = 36.364 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst   ; CHO        ; CHO      ; None                        ; None                      ; 20.131 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.626 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst1  ; CHO        ; CHO      ; None                        ; None                      ; 18.991 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst1  ; CHO        ; CHO      ; None                        ; None                      ; 19.334 ns               ;
; N/A                                     ; 29.11 MHz ( period = 34.358 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst2  ; CHO        ; CHO      ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.348 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; CHO        ; CHO      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst2  ; CHO        ; CHO      ; None                        ; None                      ; 17.769 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.524 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst2  ; CHO        ; CHO      ; None                        ; None                      ; 18.211 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.523 ns )                    ; Reg:PC|inst          ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.448 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.478 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.403 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.322 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.255 ns               ;
; N/A                                     ; 33.12 MHz ( period = 30.196 ns )                    ; Reg:PC|inst          ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.449 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.185 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.122 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.151 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.404 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.139 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.076 ns               ;
; N/A                                     ; 33.28 MHz ( period = 30.050 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.987 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.995 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.256 ns               ;
; N/A                                     ; 33.49 MHz ( period = 29.858 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.123 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.812 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.077 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.771 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.864 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.988 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.680 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.850 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.473 ns )                    ; Reg:PC|inst          ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.498 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.866 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.428 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.453 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.363 ns )                    ; Reg:R1|inst          ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.457 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; Reg:R0|inst          ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.532 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.353 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.851 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.272 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.305 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.270 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.365 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.195 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.289 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.135 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.172 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.090 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.183 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.089 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.126 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.036 ns )                    ; Reg:R1|inst          ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.458 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.035 ns )                    ; Reg:R0|inst          ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.533 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 25.037 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.997 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.940 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.943 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.366 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.932 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.025 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.888 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.983 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.290 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.862 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.805 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.184 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.722 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.915 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.721 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.914 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.670 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.941 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.630 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.026 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.561 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.984 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.806 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                        ; None                      ; 21.554 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.313 ns )                    ; Reg:R1|inst          ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.507 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.312 ns )                    ; Reg:R0|inst          ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.582 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.220 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.415 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.145 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.339 ns               ;
; N/A                                     ; 35.66 MHz ( period = 28.040 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.233 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.947 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.990 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.882 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.075 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.867 ns )                    ; Reg:PC|inst          ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.798 ns               ;
; N/A                                     ; 35.92 MHz ( period = 27.838 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 24.033 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.822 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.753 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.812 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 23.855 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.666 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.605 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.582 ns )                    ; Reg:PC|inst          ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.835 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.537 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.790 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.529 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.472 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.483 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.426 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.394 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.337 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.381 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.642 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.274 ns )                    ; Reg:PC|inst          ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 23.299 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.244 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.509 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.230 ns )                    ; Reg:PC|inst          ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 23.255 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.229 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 23.254 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.198 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.463 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 23.210 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.215 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.115 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.214 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.374 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.073 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 23.106 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.029 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 23.062 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.984 ns )                    ; Reg:PC|inst          ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.239 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.972 ns )                    ; Reg:PC|inst          ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.939 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.194 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.973 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.927 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.852 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.899 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.929 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.927 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.846 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.883 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 22.014 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.252 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.830 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.251 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.801 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.838 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.783 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.046 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.771 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.794 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.739 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.237 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.707 ns )                    ; Reg:R1|inst          ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.807 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; Reg:R0|inst          ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.646 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.913 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.614 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.867 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.588 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; mod4add1:inst3|inst  ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.165 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.539 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.523 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.716 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.715 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; Reg:R0|inst2         ; Reg:R1|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 22.015 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.778 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.499 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.672 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.671 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.533 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.431 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.701 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.422 ns )                    ; Reg:R1|inst          ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.421 ns )                    ; Reg:R0|inst          ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.919 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.387 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.657 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.341 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.290 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.329 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.752 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.676 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.233 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.220 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.313 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.155 ns               ;
; N/A                                     ; 38.24 MHz ( period = 26.149 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 38.25 MHz ( period = 26.141 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.641 ns               ;
; N/A                                     ; 38.27 MHz ( period = 26.129 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.299 ns               ;
; N/A                                     ; 38.29 MHz ( period = 26.114 ns )                    ; Reg:R1|inst          ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.308 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.113 ns )                    ; Reg:R0|inst          ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.383 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; Reg:R1|inst          ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.264 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.069 ns )                    ; Reg:R0|inst          ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.339 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 38.43 MHz ( period = 26.021 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.216 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.991 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.412 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.977 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.172 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.947 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.370 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.946 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.140 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.921 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.192 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.902 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 22.096 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.849 ns )                    ; mod4add1:inst3|inst  ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 29.214 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.841 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 22.034 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; Reg:R1|inst          ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.248 ns               ;
; N/A                                     ; 38.73 MHz ( period = 25.823 ns )                    ; Reg:R0|inst          ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; Reg:R1|inst          ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.906 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.811 ns )                    ; Reg:R0|inst          ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.981 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.797 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.990 ns               ;
; N/A                                     ; 38.77 MHz ( period = 25.794 ns )                    ; Reg:R0|inst2         ; Reg:R0|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 22.064 ns               ;
; N/A                                     ; 38.84 MHz ( period = 25.748 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.791 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.731 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.156 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.719 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.814 ns               ;
; N/A                                     ; 38.90 MHz ( period = 25.704 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 38.94 MHz ( period = 25.683 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.876 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.080 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.644 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.738 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.834 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.832 ns               ;
; N/A                                     ; 39.04 MHz ( period = 25.613 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.595 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.790 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.569 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 21.612 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.551 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 20.974 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.539 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.632 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 20.731 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.389 ns               ;
; N/A                                     ; 39.38 MHz ( period = 25.393 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 20.816 ns               ;
; N/A                                     ; 39.40 MHz ( period = 25.381 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.349 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 20.774 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.337 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.323 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 20.596 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.311 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst7  ; CHO        ; CHO      ; None                        ; None                      ; 20.254 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; CHO        ; CHO      ; None                        ; None                      ; 19.909 ns               ;
; N/A                                     ; 41.03 MHz ( period = 24.375 ns )                    ; Reg:R0|inst3         ; Reg:PC|inst8  ; CHO        ; CHO      ; None                        ; None                      ; 19.545 ns               ;
; N/A                                     ; 41.25 MHz ( period = 24.243 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 26.514 ns               ;
; N/A                                     ; 41.34 MHz ( period = 24.188 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst5  ; CHO        ; CHO      ; None                        ; None                      ; 19.364 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '132'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 16.33 MHz ( period = 61.230 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 16.51 MHz ( period = 60.576 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.285 ns               ;
; N/A                                     ; 16.91 MHz ( period = 59.130 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.334 ns               ;
; N/A                                     ; 17.88 MHz ( period = 55.918 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 18.07 MHz ( period = 55.348 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 18.27 MHz ( period = 54.732 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 18.30 MHz ( period = 54.644 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.152 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.128 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 25.733 ns               ;
; N/A                                     ; 21.86 MHz ( period = 45.756 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst4  ; 132        ; 132      ; None                        ; None                      ; 21.553 ns               ;
; N/A                                     ; 22.03 MHz ( period = 45.394 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; 132        ; 132      ; None                        ; None                      ; 27.860 ns               ;
; N/A                                     ; 22.39 MHz ( period = 44.662 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst4  ; 132        ; 132      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 22.40 MHz ( period = 44.650 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst4  ; 132        ; 132      ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.688 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst7 ; 132        ; 132      ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.052 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; 132        ; 132      ; None                        ; None                      ; 20.525 ns               ;
; N/A                                     ; 23.32 MHz ( period = 42.882 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; 132        ; 132      ; None                        ; None                      ; 26.630 ns               ;
; N/A                                     ; 23.55 MHz ( period = 42.466 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; 132        ; 132      ; None                        ; None                      ; 19.908 ns               ;
; N/A                                     ; 23.57 MHz ( period = 42.426 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst   ; 132        ; 132      ; None                        ; None                      ; 20.211 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.340 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst3  ; 132        ; 132      ; None                        ; None                      ; 20.939 ns               ;
; N/A                                     ; 23.88 MHz ( period = 41.882 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst   ; 132        ; 132      ; None                        ; None                      ; 19.628 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.724 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst   ; 132        ; 132      ; None                        ; None                      ; 20.131 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.986 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst1  ; 132        ; 132      ; None                        ; None                      ; 18.991 ns               ;
; N/A                                     ; 25.56 MHz ( period = 39.130 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst1  ; 132        ; 132      ; None                        ; None                      ; 19.334 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.718 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst2  ; 132        ; 132      ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 26.52 MHz ( period = 37.708 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; 132        ; 132      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 26.64 MHz ( period = 37.540 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst2  ; 132        ; 132      ; None                        ; None                      ; 17.769 ns               ;
; N/A                                     ; 27.11 MHz ( period = 36.884 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst2  ; 132        ; 132      ; None                        ; None                      ; 18.211 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.730 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; 132        ; 132      ; None                        ; None                      ; 21.554 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.703 ns )                    ; Reg:PC|inst          ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.448 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.658 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.403 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.502 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.255 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.376 ns )                    ; Reg:PC|inst          ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.449 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.365 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.122 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.331 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.404 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.319 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.076 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.230 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.987 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.175 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.256 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.038 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.123 ns               ;
; N/A                                     ; 31.26 MHz ( period = 31.992 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.077 ns               ;
; N/A                                     ; 31.30 MHz ( period = 31.952 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 31.30 MHz ( period = 31.951 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.864 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.903 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.988 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.860 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.850 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.653 ns )                    ; Reg:PC|inst          ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.498 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.625 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.866 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.624 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.453 ns               ;
; N/A                                     ; 31.70 MHz ( period = 31.543 ns )                    ; Reg:R1|inst          ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.457 ns               ;
; N/A                                     ; 31.70 MHz ( period = 31.542 ns )                    ; Reg:R0|inst          ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.532 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.533 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.851 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.452 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.305 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.450 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.365 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.375 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.289 ns               ;
; N/A                                     ; 31.93 MHz ( period = 31.315 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.172 ns               ;
; N/A                                     ; 31.98 MHz ( period = 31.270 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.183 ns               ;
; N/A                                     ; 31.98 MHz ( period = 31.269 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.126 ns               ;
; N/A                                     ; 32.03 MHz ( period = 31.216 ns )                    ; Reg:R1|inst          ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.458 ns               ;
; N/A                                     ; 32.04 MHz ( period = 31.215 ns )                    ; Reg:R0|inst          ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.533 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.180 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 25.037 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.177 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.940 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.123 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.366 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.112 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.025 ns               ;
; N/A                                     ; 32.19 MHz ( period = 31.068 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.983 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.048 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.290 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.042 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.805 ns               ;
; N/A                                     ; 32.32 MHz ( period = 30.943 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.184 ns               ;
; N/A                                     ; 32.36 MHz ( period = 30.902 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.915 ns               ;
; N/A                                     ; 32.36 MHz ( period = 30.901 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.914 ns               ;
; N/A                                     ; 32.41 MHz ( period = 30.850 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.941 ns               ;
; N/A                                     ; 32.46 MHz ( period = 30.810 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 32.48 MHz ( period = 30.785 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.026 ns               ;
; N/A                                     ; 32.53 MHz ( period = 30.741 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.984 ns               ;
; N/A                                     ; 32.56 MHz ( period = 30.715 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.806 ns               ;
; N/A                                     ; 32.79 MHz ( period = 30.493 ns )                    ; Reg:R1|inst          ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.507 ns               ;
; N/A                                     ; 32.80 MHz ( period = 30.492 ns )                    ; Reg:R0|inst          ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.582 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.400 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.415 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.325 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.339 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.220 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.233 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.127 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.990 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.062 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.075 ns               ;
; N/A                                     ; 33.28 MHz ( period = 30.047 ns )                    ; Reg:PC|inst          ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.798 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.018 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 24.033 ns               ;
; N/A                                     ; 33.33 MHz ( period = 30.002 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.753 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.992 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 23.855 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.846 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.605 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.762 ns )                    ; Reg:PC|inst          ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.835 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.717 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.790 ns               ;
; N/A                                     ; 33.66 MHz ( period = 29.709 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.472 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.663 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.426 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.574 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.337 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.561 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.642 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.454 ns )                    ; Reg:PC|inst          ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 23.299 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.440 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; 132        ; 132      ; None                        ; None                      ; 19.909 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.424 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.509 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; Reg:PC|inst          ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 23.255 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.409 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 23.254 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.378 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.463 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.365 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 23.210 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.296 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.215 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.295 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.214 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.289 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.374 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.253 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 23.106 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.209 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 23.062 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.204 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.164 ns )                    ; Reg:PC|inst          ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.239 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.152 ns )                    ; Reg:PC|inst          ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.119 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.194 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.116 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.973 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.107 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.852 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.079 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.072 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.929 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.070 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.927 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.026 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.883 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 22.014 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.252 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.010 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.251 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.981 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.838 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.963 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.046 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.951 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.937 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.794 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.237 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.887 ns )                    ; Reg:R1|inst          ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.807 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.886 ns )                    ; Reg:R0|inst          ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.826 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.913 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.814 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.794 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.780 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.867 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; mod4add1:inst3|inst  ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.165 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.719 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.703 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.716 ns               ;
; N/A                                     ; 34.84 MHz ( period = 28.702 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.715 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.697 ns )                    ; Reg:R0|inst2         ; Reg:R1|inst8  ; 132        ; 132      ; None                        ; None                      ; 22.015 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.691 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.778 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.679 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.659 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.672 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.658 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.671 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.614 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.533 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.611 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.701 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.602 ns )                    ; Reg:R1|inst          ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.601 ns )                    ; Reg:R0|inst          ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.919 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.657 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.521 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.290 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.509 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.752 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.456 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.434 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.676 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.413 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.412 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.313 ns               ;
; N/A                                     ; 35.23 MHz ( period = 28.386 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.155 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.329 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 35.31 MHz ( period = 28.321 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.641 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.309 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.299 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.294 ns )                    ; Reg:R1|inst          ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.308 ns               ;
; N/A                                     ; 35.34 MHz ( period = 28.293 ns )                    ; Reg:R0|inst          ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.383 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.250 ns )                    ; Reg:R1|inst          ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.264 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.249 ns )                    ; Reg:R0|inst          ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.339 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.236 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.201 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.216 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.171 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.412 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.157 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.172 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.127 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.370 ns               ;
; N/A                                     ; 35.55 MHz ( period = 28.126 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.140 ns               ;
; N/A                                     ; 35.59 MHz ( period = 28.101 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.192 ns               ;
; N/A                                     ; 35.61 MHz ( period = 28.082 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 22.096 ns               ;
; N/A                                     ; 35.68 MHz ( period = 28.029 ns )                    ; mod4add1:inst3|inst  ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 29.214 ns               ;
; N/A                                     ; 35.69 MHz ( period = 28.021 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 22.034 ns               ;
; N/A                                     ; 35.71 MHz ( period = 28.004 ns )                    ; Reg:R1|inst          ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.248 ns               ;
; N/A                                     ; 35.71 MHz ( period = 28.003 ns )                    ; Reg:R0|inst          ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 35.72 MHz ( period = 27.992 ns )                    ; Reg:R1|inst          ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.906 ns               ;
; N/A                                     ; 35.73 MHz ( period = 27.991 ns )                    ; Reg:R0|inst          ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.981 ns               ;
; N/A                                     ; 35.74 MHz ( period = 27.977 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.990 ns               ;
; N/A                                     ; 35.75 MHz ( period = 27.974 ns )                    ; Reg:R0|inst2         ; Reg:R0|inst8  ; 132        ; 132      ; None                        ; None                      ; 22.064 ns               ;
; N/A                                     ; 35.81 MHz ( period = 27.928 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.791 ns               ;
; N/A                                     ; 35.83 MHz ( period = 27.911 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.156 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.899 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.814 ns               ;
; N/A                                     ; 35.86 MHz ( period = 27.884 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 35.89 MHz ( period = 27.863 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.876 ns               ;
; N/A                                     ; 35.92 MHz ( period = 27.836 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.080 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.824 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.738 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.819 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.834 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.819 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.832 ns               ;
; N/A                                     ; 35.98 MHz ( period = 27.793 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst5  ; 132        ; 132      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.775 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.790 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.749 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst7  ; 132        ; 132      ; None                        ; None                      ; 21.612 ns               ;
; N/A                                     ; 36.06 MHz ( period = 27.731 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 20.974 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.719 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.632 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.638 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 20.731 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.626 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.389 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.573 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 20.816 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.561 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.529 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 20.774 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.517 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.503 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst5  ; 132        ; 132      ; None                        ; None                      ; 20.596 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.491 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst7  ; 132        ; 132      ; None                        ; None                      ; 20.254 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst1 ; 132        ; 132      ; None                        ; None                      ; 18.830 ns               ;
; N/A                                     ; 36.91 MHz ( period = 27.096 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst  ; 132        ; 132      ; None                        ; None                      ; 18.741 ns               ;
; N/A                                     ; 37.66 MHz ( period = 26.555 ns )                    ; Reg:R0|inst3         ; Reg:PC|inst8  ; 132        ; 132      ; None                        ; None                      ; 19.545 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '131'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 17.58 MHz ( period = 56.870 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 17.79 MHz ( period = 56.216 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.285 ns               ;
; N/A                                     ; 18.26 MHz ( period = 54.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.334 ns               ;
; N/A                                     ; 19.40 MHz ( period = 51.558 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.988 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.372 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.284 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.792 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.768 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 25.733 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.396 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst4  ; 131        ; 131      ; None                        ; None                      ; 21.553 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.034 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; 131        ; 131      ; None                        ; None                      ; 27.860 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.302 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst4  ; 131        ; 131      ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.290 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst4  ; 131        ; 131      ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.328 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst7 ; 131        ; 131      ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 25.85 MHz ( period = 38.692 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; 131        ; 131      ; None                        ; None                      ; 20.525 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; 131        ; 131      ; None                        ; None                      ; 26.630 ns               ;
; N/A                                     ; 26.24 MHz ( period = 38.106 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; 131        ; 131      ; None                        ; None                      ; 19.908 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.066 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst   ; 131        ; 131      ; None                        ; None                      ; 20.211 ns               ;
; N/A                                     ; 26.33 MHz ( period = 37.980 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst3  ; 131        ; 131      ; None                        ; None                      ; 20.939 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst   ; 131        ; 131      ; None                        ; None                      ; 19.628 ns               ;
; N/A                                     ; 27.50 MHz ( period = 36.364 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst   ; 131        ; 131      ; None                        ; None                      ; 20.131 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.626 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst1  ; 131        ; 131      ; None                        ; None                      ; 18.991 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst1  ; 131        ; 131      ; None                        ; None                      ; 19.334 ns               ;
; N/A                                     ; 29.11 MHz ( period = 34.358 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst2  ; 131        ; 131      ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.348 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; 131        ; 131      ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst2  ; 131        ; 131      ; None                        ; None                      ; 17.769 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.524 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst2  ; 131        ; 131      ; None                        ; None                      ; 18.211 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.523 ns )                    ; Reg:PC|inst          ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.448 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.478 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.403 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.322 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.255 ns               ;
; N/A                                     ; 33.12 MHz ( period = 30.196 ns )                    ; Reg:PC|inst          ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.449 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.185 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.122 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.151 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.404 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.139 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.076 ns               ;
; N/A                                     ; 33.28 MHz ( period = 30.050 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.987 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.995 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.256 ns               ;
; N/A                                     ; 33.49 MHz ( period = 29.858 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.123 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.812 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.077 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.771 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.864 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.988 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.680 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.850 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.473 ns )                    ; Reg:PC|inst          ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.498 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.866 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.428 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.453 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.363 ns )                    ; Reg:R1|inst          ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.457 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; Reg:R0|inst          ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.532 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.353 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.851 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.272 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.305 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.270 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.365 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.195 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.289 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.135 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.172 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.090 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.183 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.089 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.126 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.036 ns )                    ; Reg:R1|inst          ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.458 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.035 ns )                    ; Reg:R0|inst          ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.533 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 25.037 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.997 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.940 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.943 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.366 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.932 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.025 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.888 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.983 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.290 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.862 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.805 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.184 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.722 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.915 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.721 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.914 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.670 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.941 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.630 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.026 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.561 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.984 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.806 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; 131        ; 131      ; None                        ; None                      ; 21.554 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.313 ns )                    ; Reg:R1|inst          ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.507 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.312 ns )                    ; Reg:R0|inst          ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.582 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.220 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.415 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.145 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.339 ns               ;
; N/A                                     ; 35.66 MHz ( period = 28.040 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.233 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.947 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.990 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.882 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.075 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.867 ns )                    ; Reg:PC|inst          ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.798 ns               ;
; N/A                                     ; 35.92 MHz ( period = 27.838 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 24.033 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.822 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.753 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.812 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 23.855 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.666 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.605 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.582 ns )                    ; Reg:PC|inst          ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.835 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.537 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.790 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.529 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.472 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.483 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.426 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.394 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.337 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.381 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.642 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.274 ns )                    ; Reg:PC|inst          ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 23.299 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.244 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.509 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.230 ns )                    ; Reg:PC|inst          ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 23.255 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.229 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 23.254 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.198 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.463 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 23.210 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.215 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.115 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.214 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.374 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.073 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 23.106 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.029 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 23.062 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.984 ns )                    ; Reg:PC|inst          ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.239 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.972 ns )                    ; Reg:PC|inst          ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.939 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.194 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.973 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.927 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.852 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.899 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.929 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.927 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.846 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.883 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 22.014 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.252 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.830 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.251 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.801 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.838 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.783 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.046 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.771 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.794 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.739 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.237 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.707 ns )                    ; Reg:R1|inst          ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.807 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; Reg:R0|inst          ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.646 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.913 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.614 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.867 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.588 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; mod4add1:inst3|inst  ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.165 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.539 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.523 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.716 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.715 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; Reg:R0|inst2         ; Reg:R1|inst8  ; 131        ; 131      ; None                        ; None                      ; 22.015 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.778 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.499 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.672 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.671 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.533 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.431 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.701 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.422 ns )                    ; Reg:R1|inst          ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.421 ns )                    ; Reg:R0|inst          ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.919 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.387 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.657 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.341 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.290 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.329 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.752 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.676 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.233 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.220 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.313 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.155 ns               ;
; N/A                                     ; 38.24 MHz ( period = 26.149 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 38.25 MHz ( period = 26.141 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.641 ns               ;
; N/A                                     ; 38.27 MHz ( period = 26.129 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.299 ns               ;
; N/A                                     ; 38.29 MHz ( period = 26.114 ns )                    ; Reg:R1|inst          ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.308 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.113 ns )                    ; Reg:R0|inst          ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.383 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; Reg:R1|inst          ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.264 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.069 ns )                    ; Reg:R0|inst          ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.339 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 38.43 MHz ( period = 26.021 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.216 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.991 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.412 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.977 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.172 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.947 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.370 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.946 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.140 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.921 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.192 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.902 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 22.096 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.849 ns )                    ; mod4add1:inst3|inst  ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 29.214 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.841 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 22.034 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; Reg:R1|inst          ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.248 ns               ;
; N/A                                     ; 38.73 MHz ( period = 25.823 ns )                    ; Reg:R0|inst          ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; Reg:R1|inst          ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.906 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.811 ns )                    ; Reg:R0|inst          ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.981 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.797 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.990 ns               ;
; N/A                                     ; 38.77 MHz ( period = 25.794 ns )                    ; Reg:R0|inst2         ; Reg:R0|inst8  ; 131        ; 131      ; None                        ; None                      ; 22.064 ns               ;
; N/A                                     ; 38.84 MHz ( period = 25.748 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.791 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.731 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.156 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.719 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.814 ns               ;
; N/A                                     ; 38.90 MHz ( period = 25.704 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 38.94 MHz ( period = 25.683 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.876 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.080 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.644 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.738 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.834 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.832 ns               ;
; N/A                                     ; 39.04 MHz ( period = 25.613 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst5  ; 131        ; 131      ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.595 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.790 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.569 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst7  ; 131        ; 131      ; None                        ; None                      ; 21.612 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.551 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 20.974 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.539 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.632 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 20.731 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.389 ns               ;
; N/A                                     ; 39.38 MHz ( period = 25.393 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 20.816 ns               ;
; N/A                                     ; 39.40 MHz ( period = 25.381 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.349 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 20.774 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.337 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.323 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst5  ; 131        ; 131      ; None                        ; None                      ; 20.596 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.311 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst7  ; 131        ; 131      ; None                        ; None                      ; 20.254 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; 131        ; 131      ; None                        ; None                      ; 19.909 ns               ;
; N/A                                     ; 41.03 MHz ( period = 24.375 ns )                    ; Reg:R0|inst3         ; Reg:PC|inst8  ; 131        ; 131      ; None                        ; None                      ; 19.545 ns               ;
; N/A                                     ; 41.25 MHz ( period = 24.243 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 26.514 ns               ;
; N/A                                     ; 41.34 MHz ( period = 24.188 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst5  ; 131        ; 131      ; None                        ; None                      ; 19.364 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ON/OFF'                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 17.58 MHz ( period = 56.870 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 17.79 MHz ( period = 56.216 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.285 ns               ;
; N/A                                     ; 18.26 MHz ( period = 54.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.334 ns               ;
; N/A                                     ; 19.40 MHz ( period = 51.558 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 26.634 ns               ;
; N/A                                     ; 19.61 MHz ( period = 50.988 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.372 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 27.135 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.284 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.792 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 26.075 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.768 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.733 ns               ;
; N/A                                     ; 24.16 MHz ( period = 41.396 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst4  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.553 ns               ;
; N/A                                     ; 24.37 MHz ( period = 41.034 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 27.860 ns               ;
; N/A                                     ; 24.81 MHz ( period = 40.302 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst4  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.100 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.290 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst4  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 25.43 MHz ( period = 39.328 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst7 ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 27.033 ns               ;
; N/A                                     ; 25.85 MHz ( period = 38.692 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.525 ns               ;
; N/A                                     ; 25.96 MHz ( period = 38.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 26.630 ns               ;
; N/A                                     ; 26.24 MHz ( period = 38.106 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.908 ns               ;
; N/A                                     ; 26.27 MHz ( period = 38.066 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst   ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.211 ns               ;
; N/A                                     ; 26.33 MHz ( period = 37.980 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst3  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.939 ns               ;
; N/A                                     ; 26.65 MHz ( period = 37.522 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst   ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.628 ns               ;
; N/A                                     ; 27.50 MHz ( period = 36.364 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst   ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.131 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.626 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst1  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 18.991 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.770 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst1  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.334 ns               ;
; N/A                                     ; 29.11 MHz ( period = 34.358 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst2  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 18.046 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.348 ns )                    ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 17.533 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; mod4add1:inst3|inst2 ; Reg:R1|inst2  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 17.769 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.524 ns )                    ; mod4add1:inst3|inst2 ; Reg:R0|inst2  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 18.211 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.523 ns )                    ; Reg:PC|inst          ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.448 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.478 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.403 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.322 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.255 ns               ;
; N/A                                     ; 33.12 MHz ( period = 30.196 ns )                    ; Reg:PC|inst          ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.449 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.185 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.122 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.151 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.404 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.139 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.076 ns               ;
; N/A                                     ; 33.28 MHz ( period = 30.050 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.987 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.995 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.256 ns               ;
; N/A                                     ; 33.49 MHz ( period = 29.858 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.123 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.812 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.077 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.771 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.864 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.723 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.988 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.680 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.850 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.473 ns )                    ; Reg:PC|inst          ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.498 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.866 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.865 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.428 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.453 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.363 ns )                    ; Reg:R1|inst          ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.457 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; Reg:R0|inst          ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.532 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.353 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.851 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.272 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.305 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.270 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.365 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.195 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.289 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.135 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.172 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.090 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.183 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.089 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.126 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.036 ns )                    ; Reg:R1|inst          ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.458 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.035 ns )                    ; Reg:R0|inst          ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.533 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 25.037 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.997 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.940 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.943 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.366 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.932 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.025 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.888 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.983 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.290 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.862 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.805 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.184 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.722 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.915 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.721 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.914 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.670 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.941 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.630 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.026 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.561 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.984 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.806 ns               ;
; N/A                                     ; 35.25 MHz ( period = 28.370 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.554 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.313 ns )                    ; Reg:R1|inst          ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.507 ns               ;
; N/A                                     ; 35.32 MHz ( period = 28.312 ns )                    ; Reg:R0|inst          ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.582 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.220 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.415 ns               ;
; N/A                                     ; 35.53 MHz ( period = 28.145 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.339 ns               ;
; N/A                                     ; 35.66 MHz ( period = 28.040 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.233 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.947 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.990 ns               ;
; N/A                                     ; 35.87 MHz ( period = 27.882 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.075 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.867 ns )                    ; Reg:PC|inst          ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.798 ns               ;
; N/A                                     ; 35.92 MHz ( period = 27.838 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 24.033 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.822 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.753 ns               ;
; N/A                                     ; 35.96 MHz ( period = 27.812 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.855 ns               ;
; N/A                                     ; 36.15 MHz ( period = 27.666 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.605 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.582 ns )                    ; Reg:PC|inst          ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.835 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.537 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.790 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.529 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.472 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.483 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.426 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.394 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.337 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.381 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.642 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.274 ns )                    ; Reg:PC|inst          ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.299 ns               ;
; N/A                                     ; 36.71 MHz ( period = 27.244 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.509 ns               ;
; N/A                                     ; 36.72 MHz ( period = 27.230 ns )                    ; Reg:PC|inst          ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.255 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.229 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.254 ns               ;
; N/A                                     ; 36.77 MHz ( period = 27.198 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.463 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.185 ns )                    ; Reg:PC|inst2         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.210 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.215 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.115 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.214 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.374 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.073 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.106 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.029 ns )                    ; Reg:PC|inst1         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 23.062 ns               ;
; N/A                                     ; 37.00 MHz ( period = 27.024 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.200 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.984 ns )                    ; Reg:PC|inst          ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.239 ns               ;
; N/A                                     ; 37.08 MHz ( period = 26.972 ns )                    ; Reg:PC|inst          ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.897 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.939 ns )                    ; Reg:PC|inst2         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.194 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.973 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.927 ns )                    ; Reg:PC|inst2         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.852 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.899 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.164 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; Reg:PC|inst5         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.929 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.927 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.846 ns )                    ; Reg:PC|inst4         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.883 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.014 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.252 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.830 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.251 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.801 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.838 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.783 ns )                    ; Reg:PC|inst1         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.046 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.771 ns )                    ; Reg:PC|inst1         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.757 ns )                    ; Reg:PC|inst3         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.794 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.739 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.237 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.707 ns )                    ; Reg:R1|inst          ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.807 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; Reg:R0|inst          ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.882 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.646 ns )                    ; Reg:PC|inst5         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.913 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; Reg:PC|inst5         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.614 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.715 ns               ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; Reg:PC|inst4         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.867 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.588 ns )                    ; Reg:PC|inst4         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; mod4add1:inst3|inst  ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.165 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.539 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.523 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.716 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.715 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; Reg:R0|inst2         ; Reg:R1|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.015 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; Reg:PC|inst3         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.778 ns               ;
; N/A                                     ; 37.74 MHz ( period = 26.499 ns )                    ; Reg:PC|inst3         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.479 ns )                    ; Reg:R1|inst2         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.672 ns               ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; Reg:R1|inst4         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.671 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.533 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.431 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.701 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.422 ns )                    ; Reg:R1|inst          ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.844 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.421 ns )                    ; Reg:R0|inst          ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.919 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.387 ns )                    ; Reg:R0|inst1         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.657 ns               ;
; N/A                                     ; 37.96 MHz ( period = 26.341 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.290 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.329 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.752 ns               ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.375 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.676 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.233 ns )                    ; Reg:R1|inst2         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst4         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; Reg:R1|inst2         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.220 ns )                    ; Reg:R1|inst4         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.313 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.155 ns               ;
; N/A                                     ; 38.24 MHz ( period = 26.149 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 38.25 MHz ( period = 26.141 ns )                    ; Reg:R0|inst1         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.641 ns               ;
; N/A                                     ; 38.27 MHz ( period = 26.129 ns )                    ; Reg:R0|inst1         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.299 ns               ;
; N/A                                     ; 38.29 MHz ( period = 26.114 ns )                    ; Reg:R1|inst          ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.308 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.113 ns )                    ; Reg:R0|inst          ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.383 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; Reg:R1|inst          ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.264 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.069 ns )                    ; Reg:R0|inst          ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.339 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 38.43 MHz ( period = 26.021 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.216 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.991 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.412 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.977 ns )                    ; Reg:R1|inst7         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.172 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.947 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.370 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.946 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.140 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.921 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.192 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.902 ns )                    ; Reg:R1|inst1         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.096 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.849 ns )                    ; mod4add1:inst3|inst  ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 29.214 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.841 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.034 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; Reg:R1|inst          ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.248 ns               ;
; N/A                                     ; 38.73 MHz ( period = 25.823 ns )                    ; Reg:R0|inst          ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; Reg:R1|inst          ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.906 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.811 ns )                    ; Reg:R0|inst          ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.981 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.797 ns )                    ; Reg:R1|inst5         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.990 ns               ;
; N/A                                     ; 38.77 MHz ( period = 25.794 ns )                    ; Reg:R0|inst2         ; Reg:R0|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 22.064 ns               ;
; N/A                                     ; 38.84 MHz ( period = 25.748 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.791 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.731 ns )                    ; Reg:R1|inst7         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.156 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.719 ns )                    ; Reg:R1|inst7         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.814 ns               ;
; N/A                                     ; 38.90 MHz ( period = 25.704 ns )                    ; Reg:PC|inst7         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 38.94 MHz ( period = 25.683 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.876 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; Reg:R1|inst1         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.080 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.644 ns )                    ; Reg:R1|inst1         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.738 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.834 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.639 ns )                    ; Reg:R1|inst3         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.832 ns               ;
; N/A                                     ; 39.04 MHz ( period = 25.613 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.656 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.595 ns )                    ; Reg:R1|inst8         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.790 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.569 ns )                    ; Reg:PC|inst8         ; Reg:R0|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 21.612 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.551 ns )                    ; Reg:R1|inst5         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.974 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.539 ns )                    ; Reg:R1|inst5         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.632 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; Reg:PC|inst7         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.731 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; Reg:PC|inst7         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.389 ns               ;
; N/A                                     ; 39.38 MHz ( period = 25.393 ns )                    ; Reg:R1|inst3         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.816 ns               ;
; N/A                                     ; 39.40 MHz ( period = 25.381 ns )                    ; Reg:R1|inst3         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.474 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.349 ns )                    ; Reg:R1|inst8         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.774 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.337 ns )                    ; Reg:R1|inst8         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.323 ns )                    ; Reg:PC|inst8         ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.596 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.311 ns )                    ; Reg:PC|inst8         ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 20.254 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.909 ns               ;
; N/A                                     ; 41.03 MHz ( period = 24.375 ns )                    ; Reg:R0|inst3         ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.545 ns               ;
; N/A                                     ; 41.25 MHz ( period = 24.243 ns )                    ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 26.514 ns               ;
; N/A                                     ; 41.34 MHz ( period = 24.188 ns )                    ; Reg:R0|inst2         ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                        ; None                      ; 19.364 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CHO'                                                                                                                                                                            ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; CHO        ; CHO      ; None                       ; None                       ; 4.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst5 ; CHO        ; CHO      ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; CHO        ; CHO      ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 6.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 3.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst3  ; CHO        ; CHO      ; None                       ; None                       ; 4.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst1  ; CHO        ; CHO      ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst3  ; CHO        ; CHO      ; None                       ; None                       ; 5.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst5  ; CHO        ; CHO      ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 4.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; CHO        ; CHO      ; None                       ; None                       ; 6.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 4.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                       ; None                       ; 7.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst3  ; CHO        ; CHO      ; None                       ; None                       ; 5.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; CHO        ; CHO      ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 6.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 4.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 6.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; CHO        ; CHO      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst          ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                       ; None                       ; 5.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst7 ; CHO        ; CHO      ; None                       ; None                       ; 8.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst7 ; CHO        ; CHO      ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst   ; CHO        ; CHO      ; None                       ; None                       ; 6.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; CHO        ; CHO      ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst5  ; CHO        ; CHO      ; None                       ; None                       ; 6.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst1  ; CHO        ; CHO      ; None                       ; None                       ; 6.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 6.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                       ; None                       ; 5.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst3 ; CHO        ; CHO      ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst8 ; CHO        ; CHO      ; None                       ; None                       ; 5.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst2  ; CHO        ; CHO      ; None                       ; None                       ; 6.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst7  ; CHO        ; CHO      ; None                       ; None                       ; 6.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; CHO        ; CHO      ; None                       ; None                       ; 5.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:PC|inst7  ; CHO        ; CHO      ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; CHO        ; CHO      ; None                       ; None                       ; 5.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst2  ; CHO        ; CHO      ; None                       ; None                       ; 7.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst3 ; CHO        ; CHO      ; None                       ; None                       ; 6.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst7 ; CHO        ; CHO      ; None                       ; None                       ; 6.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst1  ; CHO        ; CHO      ; None                       ; None                       ; 6.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:PC|inst1  ; CHO        ; CHO      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst5 ; CHO        ; CHO      ; None                       ; None                       ; 6.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 6.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst7 ; CHO        ; CHO      ; None                       ; None                       ; 6.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst5 ; CHO        ; CHO      ; None                       ; None                       ; 6.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; CHO        ; CHO      ; None                       ; None                       ; 7.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst2         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst   ; CHO        ; CHO      ; None                       ; None                       ; 7.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst   ; CHO        ; CHO      ; None                       ; None                       ; 7.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5         ; Reg:MAR|inst2 ; CHO        ; CHO      ; None                       ; None                       ; 5.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; CHO        ; CHO      ; None                       ; None                       ; 7.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst1 ; CHO        ; CHO      ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst  ; CHO        ; CHO      ; None                       ; None                       ; 6.652 ns                 ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '132'                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 4.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 3.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst3         ; 132        ; 132      ; None                       ; None                       ; 4.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst3         ; 132        ; 132      ; None                       ; None                       ; 5.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst5         ; 132        ; 132      ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 4.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 6.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 4.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst3         ; 132        ; 132      ; None                       ; None                       ; 5.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst5         ; 132        ; 132      ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 6.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 4.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:PC|inst3         ; 132        ; 132      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst                                         ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 5.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 8.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 6.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst5         ; 132        ; 132      ; None                       ; None                       ; 6.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst1         ; 132        ; 132      ; None                       ; None                       ; 6.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 6.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 5.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 6.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 6.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R1|inst3         ; 132        ; 132      ; None                       ; None                       ; 5.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R1|inst5         ; 132        ; 132      ; None                       ; None                       ; 5.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 7.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 6.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst1         ; 132        ; 132      ; None                       ; None                       ; 6.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 6.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 6.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 6.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst8         ; 132        ; 132      ; None                       ; None                       ; 7.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst2                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst          ; 132        ; 132      ; None                       ; None                       ; 7.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst          ; 132        ; 132      ; None                       ; None                       ; 7.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 5.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst8         ; 132        ; 132      ; None                       ; None                       ; 7.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R0|inst3         ; 132        ; 132      ; None                       ; None                       ; 5.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:PC|inst5         ; 132        ; 132      ; None                       ; None                       ; 6.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst2         ; 132        ; 132      ; None                       ; None                       ; 7.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 6.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst8         ; 132        ; 132      ; None                       ; None                       ; 7.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 6.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst4         ; 132        ; 132      ; None                       ; None                       ; 7.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst3                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst7                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 5.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:PC|inst4         ; 132        ; 132      ; None                       ; None                       ; 7.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 5.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst                                         ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 6.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 4.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 7.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 4.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 7.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 4.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 7.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 6.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; mod4add1:inst3|inst2 ; 132        ; 132      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; mod4add1:inst3|inst  ; 132        ; 132      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst7                                        ; Reg:MAR|inst8        ; 132        ; 132      ; None                       ; None                       ; 6.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 6.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst7                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 6.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 5.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 5.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 6.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 4.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst7                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 6.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R1|inst7         ; 132        ; 132      ; None                       ; None                       ; 7.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 6.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 6.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:R1|inst7         ; 132        ; 132      ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:R1|inst4         ; 132        ; 132      ; None                       ; None                       ; 5.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 7.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 7.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:PC|inst4         ; 132        ; 132      ; None                       ; None                       ; 5.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst7                                        ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 4.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst                                         ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 6.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R0|inst5         ; 132        ; 132      ; None                       ; None                       ; 6.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5                                        ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:R0|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R1|inst1         ; 132        ; 132      ; None                       ; None                       ; 6.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst1                                        ; Reg:MAR|inst2        ; 132        ; 132      ; None                       ; None                       ; 6.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 8.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst5        ; 132        ; 132      ; None                       ; None                       ; 7.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst                                 ; Reg:R0|inst4         ; 132        ; 132      ; None                       ; None                       ; 8.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst                                         ; Reg:MAR|inst1        ; 132        ; 132      ; None                       ; None                       ; 7.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:R0|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 7.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8                                        ; Reg:MAR|inst3        ; 132        ; 132      ; None                       ; None                       ; 6.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3                                        ; Reg:PC|inst7         ; 132        ; 132      ; None                       ; None                       ; 5.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8                                        ; Reg:PC|inst1         ; 132        ; 132      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5                                        ; Reg:MAR|inst         ; 132        ; 132      ; None                       ; None                       ; 6.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7                                        ; Reg:MAR|inst4        ; 132        ; 132      ; None                       ; None                       ; 7.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7                                        ; Reg:PC|inst2         ; 132        ; 132      ; None                       ; None                       ; 5.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2                                ; Reg:R1|inst2         ; 132        ; 132      ; None                       ; None                       ; 6.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8                                        ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3                                        ; Reg:MAR|inst7        ; 132        ; 132      ; None                       ; None                       ; 7.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4                                        ; Reg:PC|inst          ; 132        ; 132      ; None                       ; None                       ; 5.982 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                      ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '131'                                                                                                                                                                            ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; 131        ; 131      ; None                       ; None                       ; 4.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst5 ; 131        ; 131      ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; 131        ; 131      ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 6.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 3.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst3  ; 131        ; 131      ; None                       ; None                       ; 4.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst1  ; 131        ; 131      ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst3  ; 131        ; 131      ; None                       ; None                       ; 5.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst5  ; 131        ; 131      ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 4.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; 131        ; 131      ; None                       ; None                       ; 6.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 4.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst4 ; 131        ; 131      ; None                       ; None                       ; 7.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst3  ; 131        ; 131      ; None                       ; None                       ; 5.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; 131        ; 131      ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 6.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 4.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 6.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; 131        ; 131      ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst          ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst4 ; 131        ; 131      ; None                       ; None                       ; 5.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst7 ; 131        ; 131      ; None                       ; None                       ; 8.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst7 ; 131        ; 131      ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst   ; 131        ; 131      ; None                       ; None                       ; 6.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; 131        ; 131      ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst5  ; 131        ; 131      ; None                       ; None                       ; 6.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst1  ; 131        ; 131      ; None                       ; None                       ; 6.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 6.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst4 ; 131        ; 131      ; None                       ; None                       ; 5.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst3 ; 131        ; 131      ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst8 ; 131        ; 131      ; None                       ; None                       ; 5.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst2  ; 131        ; 131      ; None                       ; None                       ; 6.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst4 ; 131        ; 131      ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst7  ; 131        ; 131      ; None                       ; None                       ; 6.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; 131        ; 131      ; None                       ; None                       ; 5.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:PC|inst7  ; 131        ; 131      ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; 131        ; 131      ; None                       ; None                       ; 5.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst2  ; 131        ; 131      ; None                       ; None                       ; 7.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst3 ; 131        ; 131      ; None                       ; None                       ; 6.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst7 ; 131        ; 131      ; None                       ; None                       ; 6.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst1  ; 131        ; 131      ; None                       ; None                       ; 6.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:PC|inst1  ; 131        ; 131      ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst5 ; 131        ; 131      ; None                       ; None                       ; 6.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 6.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst7 ; 131        ; 131      ; None                       ; None                       ; 6.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst5 ; 131        ; 131      ; None                       ; None                       ; 6.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; 131        ; 131      ; None                       ; None                       ; 7.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst2         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst   ; 131        ; 131      ; None                       ; None                       ; 7.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst   ; 131        ; 131      ; None                       ; None                       ; 7.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5         ; Reg:MAR|inst2 ; 131        ; 131      ; None                       ; None                       ; 5.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; 131        ; 131      ; None                       ; None                       ; 7.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst1 ; 131        ; 131      ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst  ; 131        ; 131      ; None                       ; None                       ; 6.652 ns                 ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ON/OFF'                                                                                                                                                                         ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst5 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 3.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 3.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst3  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst1  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst3  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst5 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst3  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst5  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst3  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst5         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst          ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst8         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:MAR|inst7 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 8.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst2         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst7 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst   ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:PC|inst1  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst2         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst5  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst3         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst1  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst4         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst4         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst8         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst4         ; Reg:MAR|inst8 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst2  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst1         ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst3  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:PC|inst7  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst          ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:R1|inst5  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst2  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst3 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst          ; Reg:MAR|inst7 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst1  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:PC|inst1  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst5         ; Reg:MAR|inst5 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst1         ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst8         ; Reg:MAR|inst7 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst7         ; Reg:MAR|inst5 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:PC|inst8  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst2         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R0|inst   ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst  ; Reg:R1|inst   ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R0|inst5         ; Reg:MAR|inst2 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 5.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; mod4add1:inst3|inst2 ; Reg:MAR|inst4 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 7.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:R1|inst7         ; Reg:MAR|inst1 ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reg:PC|inst3         ; Reg:MAR|inst  ; ON/OFF     ; ON/OFF   ; None                       ; None                       ; 6.652 ns                 ;
+------------------------------------------+----------------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------+----------+
; N/A                                     ; None                                                ; 24.391 ns  ; RAMdata6 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 24.064 ns  ; RAMdata6 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 24.031 ns  ; RAMdata7 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 23.704 ns  ; RAMdata7 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 23.658 ns  ; RAMdata6 ; Reg:PC|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 23.341 ns  ; RAMdata6 ; Reg:R0|inst8  ; 132      ;
; N/A                                     ; None                                                ; 23.331 ns  ; RAMdata6 ; Reg:R1|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 23.298 ns  ; RAMdata7 ; Reg:PC|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 23.160 ns  ; RAMdata6 ; Reg:PC|inst8  ; 131      ;
; N/A                                     ; None                                                ; 22.981 ns  ; RAMdata7 ; Reg:R0|inst8  ; 132      ;
; N/A                                     ; None                                                ; 22.971 ns  ; RAMdata7 ; Reg:R1|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 22.833 ns  ; RAMdata6 ; Reg:R1|inst8  ; 131      ;
; N/A                                     ; None                                                ; 22.800 ns  ; RAMdata7 ; Reg:PC|inst8  ; 131      ;
; N/A                                     ; None                                                ; 22.608 ns  ; RAMdata6 ; Reg:R0|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 22.473 ns  ; RAMdata7 ; Reg:R1|inst8  ; 131      ;
; N/A                                     ; None                                                ; 22.290 ns  ; RAMdata6 ; Reg:PC|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 22.248 ns  ; RAMdata7 ; Reg:R0|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 22.110 ns  ; RAMdata6 ; Reg:R0|inst8  ; 131      ;
; N/A                                     ; None                                                ; 21.963 ns  ; RAMdata6 ; Reg:R1|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 21.930 ns  ; RAMdata7 ; Reg:PC|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 21.750 ns  ; RAMdata7 ; Reg:R0|inst8  ; 131      ;
; N/A                                     ; None                                                ; 21.735 ns  ; RAMdata6 ; Reg:PC|inst5  ; 132      ;
; N/A                                     ; None                                                ; 21.726 ns  ; RAMdata5 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 21.603 ns  ; RAMdata7 ; Reg:R1|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 21.450 ns  ; RAMdata6 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 21.399 ns  ; RAMdata5 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 21.375 ns  ; RAMdata7 ; Reg:PC|inst5  ; 132      ;
; N/A                                     ; None                                                ; 21.240 ns  ; RAMdata6 ; Reg:R0|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 21.142 ns  ; RAMdata6 ; Reg:R0|inst5  ; 132      ;
; N/A                                     ; None                                                ; 21.098 ns  ; RAMdata6 ; Reg:R0|inst7  ; 132      ;
; N/A                                     ; None                                                ; 21.090 ns  ; RAMdata7 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 21.002 ns  ; RAMdata6 ; Reg:PC|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 20.993 ns  ; RAMdata5 ; Reg:PC|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 20.880 ns  ; RAMdata7 ; Reg:R0|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 20.852 ns  ; RAMdata6 ; Reg:R1|inst5  ; 132      ;
; N/A                                     ; None                                                ; 20.840 ns  ; RAMdata6 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 20.782 ns  ; RAMdata7 ; Reg:R0|inst5  ; 132      ;
; N/A                                     ; None                                                ; 20.738 ns  ; RAMdata7 ; Reg:R0|inst7  ; 132      ;
; N/A                                     ; None                                                ; 20.717 ns  ; RAMdata6 ; Reg:R1|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 20.676 ns  ; RAMdata5 ; Reg:R0|inst8  ; 132      ;
; N/A                                     ; None                                                ; 20.666 ns  ; RAMdata5 ; Reg:R1|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 20.642 ns  ; RAMdata7 ; Reg:PC|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 20.504 ns  ; RAMdata6 ; Reg:PC|inst5  ; 131      ;
; N/A                                     ; None                                                ; 20.495 ns  ; RAMdata5 ; Reg:PC|inst8  ; 131      ;
; N/A                                     ; None                                                ; 20.492 ns  ; RAMdata7 ; Reg:R1|inst5  ; 132      ;
; N/A                                     ; None                                                ; 20.480 ns  ; RAMdata7 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 20.409 ns  ; RAMdata6 ; Reg:R0|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 20.365 ns  ; RAMdata6 ; Reg:R0|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 20.357 ns  ; RAMdata7 ; Reg:R1|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 20.219 ns  ; RAMdata6 ; Reg:R1|inst7  ; 131      ;
; N/A                                     ; None                                                ; 20.168 ns  ; RAMdata5 ; Reg:R1|inst8  ; 131      ;
; N/A                                     ; None                                                ; 20.144 ns  ; RAMdata7 ; Reg:PC|inst5  ; 131      ;
; N/A                                     ; None                                                ; 20.119 ns  ; RAMdata6 ; Reg:R1|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 20.107 ns  ; RAMdata6 ; Reg:PC|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 20.049 ns  ; RAMdata7 ; Reg:R0|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 20.005 ns  ; RAMdata7 ; Reg:R0|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 19.943 ns  ; RAMdata5 ; Reg:R0|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 19.911 ns  ; RAMdata6 ; Reg:R0|inst5  ; 131      ;
; N/A                                     ; None                                                ; 19.867 ns  ; RAMdata6 ; Reg:R0|inst7  ; 131      ;
; N/A                                     ; None                                                ; 19.859 ns  ; RAMdata7 ; Reg:R1|inst7  ; 131      ;
; N/A                                     ; None                                                ; 19.759 ns  ; RAMdata7 ; Reg:R1|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 19.747 ns  ; RAMdata7 ; Reg:PC|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 19.634 ns  ; RAMdata6 ; Reg:PC|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 19.625 ns  ; RAMdata5 ; Reg:PC|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 19.621 ns  ; RAMdata6 ; Reg:R1|inst5  ; 131      ;
; N/A                                     ; None                                                ; 19.609 ns  ; RAMdata6 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 19.551 ns  ; RAMdata7 ; Reg:R0|inst5  ; 131      ;
; N/A                                     ; None                                                ; 19.507 ns  ; RAMdata7 ; Reg:R0|inst7  ; 131      ;
; N/A                                     ; None                                                ; 19.445 ns  ; RAMdata5 ; Reg:R0|inst8  ; 131      ;
; N/A                                     ; None                                                ; 19.349 ns  ; RAMdata6 ; Reg:R1|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 19.298 ns  ; RAMdata5 ; Reg:R1|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 19.274 ns  ; RAMdata7 ; Reg:PC|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 19.261 ns  ; RAMdata7 ; Reg:R1|inst5  ; 131      ;
; N/A                                     ; None                                                ; 19.249 ns  ; RAMdata7 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 19.136 ns  ; RAMdata4 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 19.070 ns  ; RAMdata5 ; Reg:PC|inst5  ; 132      ;
; N/A                                     ; None                                                ; 19.041 ns  ; RAMdata6 ; Reg:R0|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.997 ns  ; RAMdata6 ; Reg:R0|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.989 ns  ; RAMdata7 ; Reg:R1|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.809 ns  ; RAMdata4 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 18.785 ns  ; RAMdata5 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 18.751 ns  ; RAMdata6 ; Reg:R1|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.739 ns  ; RAMdata6 ; Reg:PC|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.681 ns  ; RAMdata7 ; Reg:R0|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.637 ns  ; RAMdata7 ; Reg:R0|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.575 ns  ; RAMdata5 ; Reg:R0|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.477 ns  ; RAMdata5 ; Reg:R0|inst5  ; 132      ;
; N/A                                     ; None                                                ; 18.433 ns  ; RAMdata5 ; Reg:R0|inst7  ; 132      ;
; N/A                                     ; None                                                ; 18.403 ns  ; RAMdata4 ; Reg:PC|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 18.391 ns  ; RAMdata7 ; Reg:R1|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.379 ns  ; RAMdata7 ; Reg:PC|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 18.337 ns  ; RAMdata5 ; Reg:PC|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 18.187 ns  ; RAMdata5 ; Reg:R1|inst5  ; 132      ;
; N/A                                     ; None                                                ; 18.175 ns  ; RAMdata5 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 18.086 ns  ; RAMdata4 ; Reg:R0|inst8  ; 132      ;
; N/A                                     ; None                                                ; 18.076 ns  ; RAMdata4 ; Reg:R1|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 18.052 ns  ; RAMdata5 ; Reg:R1|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 17.905 ns  ; RAMdata4 ; Reg:PC|inst8  ; 131      ;
; N/A                                     ; None                                                ; 17.839 ns  ; RAMdata5 ; Reg:PC|inst5  ; 131      ;
; N/A                                     ; None                                                ; 17.744 ns  ; RAMdata5 ; Reg:R0|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 17.700 ns  ; RAMdata5 ; Reg:R0|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 17.578 ns  ; RAMdata4 ; Reg:R1|inst8  ; 131      ;
; N/A                                     ; None                                                ; 17.554 ns  ; RAMdata5 ; Reg:R1|inst7  ; 131      ;
; N/A                                     ; None                                                ; 17.454 ns  ; RAMdata5 ; Reg:R1|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 17.442 ns  ; RAMdata5 ; Reg:PC|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 17.353 ns  ; RAMdata4 ; Reg:R0|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 17.246 ns  ; RAMdata5 ; Reg:R0|inst5  ; 131      ;
; N/A                                     ; None                                                ; 17.202 ns  ; RAMdata5 ; Reg:R0|inst7  ; 131      ;
; N/A                                     ; None                                                ; 17.035 ns  ; RAMdata4 ; Reg:PC|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.969 ns  ; RAMdata5 ; Reg:PC|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.956 ns  ; RAMdata5 ; Reg:R1|inst5  ; 131      ;
; N/A                                     ; None                                                ; 16.944 ns  ; RAMdata5 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 16.855 ns  ; RAMdata4 ; Reg:R0|inst8  ; 131      ;
; N/A                                     ; None                                                ; 16.708 ns  ; RAMdata4 ; Reg:R1|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.684 ns  ; RAMdata5 ; Reg:R1|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.654 ns  ; RAMdata6 ; Reg:PC|inst4  ; 132      ;
; N/A                                     ; None                                                ; 16.480 ns  ; RAMdata4 ; Reg:PC|inst5  ; 132      ;
; N/A                                     ; None                                                ; 16.473 ns  ; RAMdata6 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 16.376 ns  ; RAMdata5 ; Reg:R0|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.332 ns  ; RAMdata5 ; Reg:R0|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.294 ns  ; RAMdata7 ; Reg:PC|inst4  ; 132      ;
; N/A                                     ; None                                                ; 16.195 ns  ; RAMdata4 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 16.113 ns  ; RAMdata7 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 16.107 ns  ; RAMdata6 ; Reg:R0|inst4  ; 132      ;
; N/A                                     ; None                                                ; 16.101 ns  ; RAMdata6 ; Reg:R1|inst4  ; 132      ;
; N/A                                     ; None                                                ; 16.086 ns  ; RAMdata5 ; Reg:R1|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 16.074 ns  ; RAMdata5 ; Reg:PC|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 15.985 ns  ; RAMdata4 ; Reg:R0|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 15.921 ns  ; RAMdata6 ; Reg:PC|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 15.887 ns  ; RAMdata4 ; Reg:R0|inst5  ; 132      ;
; N/A                                     ; None                                                ; 15.843 ns  ; RAMdata4 ; Reg:R0|inst7  ; 132      ;
; N/A                                     ; None                                                ; 15.747 ns  ; RAMdata7 ; Reg:R0|inst4  ; 132      ;
; N/A                                     ; None                                                ; 15.747 ns  ; RAMdata4 ; Reg:PC|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 15.741 ns  ; RAMdata7 ; Reg:R1|inst4  ; 132      ;
; N/A                                     ; None                                                ; 15.740 ns  ; RAMdata6 ; Reg:MAR|inst8 ; CHO      ;
; N/A                                     ; None                                                ; 15.620 ns  ; RAMdata6 ; Reg:MAR|inst7 ; 132      ;
; N/A                                     ; None                                                ; 15.597 ns  ; RAMdata4 ; Reg:R1|inst5  ; 132      ;
; N/A                                     ; None                                                ; 15.585 ns  ; RAMdata4 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 15.561 ns  ; RAMdata7 ; Reg:PC|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 15.462 ns  ; RAMdata4 ; Reg:R1|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 15.423 ns  ; RAMdata6 ; Reg:PC|inst4  ; 131      ;
; N/A                                     ; None                                                ; 15.380 ns  ; RAMdata7 ; Reg:MAR|inst8 ; CHO      ;
; N/A                                     ; None                                                ; 15.374 ns  ; RAMdata6 ; Reg:R0|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 15.368 ns  ; RAMdata6 ; Reg:R1|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 15.302 ns  ; RAMdata6 ; Reg:R1|inst3  ; 132      ;
; N/A                                     ; None                                                ; 15.260 ns  ; RAMdata7 ; Reg:MAR|inst7 ; 132      ;
; N/A                                     ; None                                                ; 15.249 ns  ; RAMdata4 ; Reg:PC|inst5  ; 131      ;
; N/A                                     ; None                                                ; 15.242 ns  ; RAMdata6 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 15.217 ns  ; RAMdata6 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 15.154 ns  ; RAMdata4 ; Reg:R0|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 15.137 ns  ; RAMdata3 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 15.110 ns  ; RAMdata4 ; Reg:R0|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 15.063 ns  ; RAMdata7 ; Reg:PC|inst4  ; 131      ;
; N/A                                     ; None                                                ; 15.014 ns  ; RAMdata7 ; Reg:R0|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 15.009 ns  ; RAMdata6 ; Reg:PC|inst3  ; 132      ;
; N/A                                     ; None                                                ; 15.008 ns  ; RAMdata7 ; Reg:R1|inst4  ; CHO      ;
; N/A                                     ; None                                                ; 14.964 ns  ; RAMdata4 ; Reg:R1|inst7  ; 131      ;
; N/A                                     ; None                                                ; 14.946 ns  ; RAMdata6 ; Reg:R0|inst3  ; 132      ;
; N/A                                     ; None                                                ; 14.942 ns  ; RAMdata7 ; Reg:R1|inst3  ; 132      ;
; N/A                                     ; None                                                ; 14.887 ns  ; RAMdata6 ; Reg:MAR|inst7 ; CHO      ;
; N/A                                     ; None                                                ; 14.882 ns  ; RAMdata7 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 14.876 ns  ; RAMdata6 ; Reg:R0|inst4  ; 131      ;
; N/A                                     ; None                                                ; 14.870 ns  ; RAMdata6 ; Reg:R1|inst4  ; 131      ;
; N/A                                     ; None                                                ; 14.864 ns  ; RAMdata4 ; Reg:R1|inst5  ; CHO      ;
; N/A                                     ; None                                                ; 14.857 ns  ; RAMdata7 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 14.852 ns  ; RAMdata4 ; Reg:PC|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 14.810 ns  ; RAMdata3 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 14.788 ns  ; RAMdata0 ; Reg:R1|inst   ; 132      ;
; N/A                                     ; None                                                ; 14.656 ns  ; RAMdata4 ; Reg:R0|inst5  ; 131      ;
; N/A                                     ; None                                                ; 14.649 ns  ; RAMdata7 ; Reg:PC|inst3  ; 132      ;
; N/A                                     ; None                                                ; 14.612 ns  ; RAMdata4 ; Reg:R0|inst7  ; 131      ;
; N/A                                     ; None                                                ; 14.586 ns  ; RAMdata7 ; Reg:R0|inst3  ; 132      ;
; N/A                                     ; None                                                ; 14.569 ns  ; RAMdata6 ; Reg:R1|inst3  ; CHO      ;
; N/A                                     ; None                                                ; 14.553 ns  ; RAMdata6 ; Reg:PC|inst4  ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.527 ns  ; RAMdata7 ; Reg:MAR|inst7 ; CHO      ;
; N/A                                     ; None                                                ; 14.516 ns  ; RAMdata7 ; Reg:R0|inst4  ; 131      ;
; N/A                                     ; None                                                ; 14.516 ns  ; RAMdata0 ; Reg:PC|inst   ; 132      ;
; N/A                                     ; None                                                ; 14.510 ns  ; RAMdata7 ; Reg:R1|inst4  ; 131      ;
; N/A                                     ; None                                                ; 14.484 ns  ; RAMdata6 ; Reg:MAR|inst5 ; CHO      ;
; N/A                                     ; None                                                ; 14.404 ns  ; RAMdata3 ; Reg:PC|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 14.389 ns  ; RAMdata6 ; Reg:MAR|inst7 ; 131      ;
; N/A                                     ; None                                                ; 14.379 ns  ; RAMdata4 ; Reg:PC|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.372 ns  ; RAMdata6 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.366 ns  ; RAMdata4 ; Reg:R1|inst5  ; 131      ;
; N/A                                     ; None                                                ; 14.354 ns  ; RAMdata4 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 14.276 ns  ; RAMdata6 ; Reg:PC|inst3  ; CHO      ;
; N/A                                     ; None                                                ; 14.213 ns  ; RAMdata6 ; Reg:R0|inst3  ; CHO      ;
; N/A                                     ; None                                                ; 14.209 ns  ; RAMdata7 ; Reg:R1|inst3  ; CHO      ;
; N/A                                     ; None                                                ; 14.193 ns  ; RAMdata7 ; Reg:PC|inst4  ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.124 ns  ; RAMdata7 ; Reg:MAR|inst5 ; CHO      ;
; N/A                                     ; None                                                ; 14.094 ns  ; RAMdata4 ; Reg:R1|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.087 ns  ; RAMdata3 ; Reg:R0|inst8  ; 132      ;
; N/A                                     ; None                                                ; 14.077 ns  ; RAMdata3 ; Reg:R1|inst8  ; CHO      ;
; N/A                                     ; None                                                ; 14.071 ns  ; RAMdata6 ; Reg:R1|inst3  ; 131      ;
; N/A                                     ; None                                                ; 14.055 ns  ; RAMdata0 ; Reg:R1|inst   ; CHO      ;
; N/A                                     ; None                                                ; 14.029 ns  ; RAMdata7 ; Reg:MAR|inst7 ; 131      ;
; N/A                                     ; None                                                ; 14.012 ns  ; RAMdata7 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.006 ns  ; RAMdata6 ; Reg:R0|inst4  ; ON/OFF   ;
; N/A                                     ; None                                                ; 14.000 ns  ; RAMdata6 ; Reg:R1|inst4  ; ON/OFF   ;
; N/A                                     ; None                                                ; 13.989 ns  ; RAMdata5 ; Reg:PC|inst4  ; 132      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                 ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+----------+------------+
; N/A                                     ; None                                                ; 44.857 ns  ; Reg:PC|inst          ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.812 ns  ; Reg:PC|inst2         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.778 ns  ; Reg:PC|inst          ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.733 ns  ; Reg:PC|inst2         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.656 ns  ; Reg:PC|inst1         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.577 ns  ; Reg:PC|inst1         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.519 ns  ; Reg:PC|inst5         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.473 ns  ; Reg:PC|inst4         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.440 ns  ; Reg:PC|inst5         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.394 ns  ; Reg:PC|inst4         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.384 ns  ; Reg:PC|inst3         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.305 ns  ; Reg:PC|inst3         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.106 ns  ; Reg:R1|inst2         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.105 ns  ; Reg:R1|inst4         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 44.027 ns  ; Reg:R1|inst2         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.026 ns  ; Reg:R1|inst4         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 44.014 ns  ; Reg:R0|inst1         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.935 ns  ; Reg:R0|inst1         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.908 ns  ; Reg:PC|inst          ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.863 ns  ; Reg:PC|inst2         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.707 ns  ; Reg:PC|inst1         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.697 ns  ; Reg:R1|inst          ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.696 ns  ; Reg:R0|inst          ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.618 ns  ; Reg:R1|inst          ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.617 ns  ; Reg:R0|inst          ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.604 ns  ; Reg:R1|inst7         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.570 ns  ; Reg:PC|inst5         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.529 ns  ; Reg:R1|inst1         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.525 ns  ; Reg:R1|inst7         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.524 ns  ; Reg:PC|inst4         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.450 ns  ; Reg:R1|inst1         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.435 ns  ; Reg:PC|inst3         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.424 ns  ; Reg:R1|inst5         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.410 ns  ; Reg:PC|inst          ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 43.365 ns  ; Reg:PC|inst2         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 43.345 ns  ; Reg:R1|inst5         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.331 ns  ; Reg:PC|inst7         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.266 ns  ; Reg:R1|inst3         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.252 ns  ; Reg:PC|inst7         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.222 ns  ; Reg:R1|inst8         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.209 ns  ; Reg:PC|inst1         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 43.196 ns  ; Reg:PC|inst8         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 43.187 ns  ; Reg:R1|inst3         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.157 ns  ; Reg:R1|inst2         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.156 ns  ; Reg:R1|inst4         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.143 ns  ; Reg:R1|inst8         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.117 ns  ; Reg:PC|inst8         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 43.072 ns  ; Reg:PC|inst5         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 43.065 ns  ; Reg:R0|inst1         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 43.026 ns  ; Reg:PC|inst4         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.937 ns  ; Reg:PC|inst3         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.769 ns  ; mod4add1:inst3|inst2 ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 42.748 ns  ; Reg:R1|inst          ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.747 ns  ; Reg:R0|inst          ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.690 ns  ; mod4add1:inst3|inst2 ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 42.659 ns  ; Reg:R1|inst2         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.658 ns  ; Reg:R1|inst4         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.655 ns  ; Reg:R1|inst7         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.580 ns  ; Reg:R1|inst1         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.567 ns  ; Reg:R0|inst1         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.475 ns  ; Reg:R1|inst5         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.382 ns  ; Reg:PC|inst7         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.317 ns  ; Reg:R1|inst3         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.273 ns  ; Reg:R1|inst8         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.250 ns  ; Reg:R1|inst          ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.249 ns  ; Reg:R0|inst          ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.247 ns  ; Reg:PC|inst8         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 42.157 ns  ; Reg:R1|inst7         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 42.082 ns  ; Reg:R1|inst1         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.977 ns  ; Reg:R1|inst5         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.928 ns  ; Reg:PC|inst          ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.884 ns  ; Reg:PC|inst7         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.883 ns  ; Reg:PC|inst2         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.849 ns  ; Reg:PC|inst          ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.820 ns  ; mod4add1:inst3|inst2 ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 41.819 ns  ; Reg:R1|inst3         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.804 ns  ; Reg:PC|inst2         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.775 ns  ; Reg:R1|inst8         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.749 ns  ; Reg:PC|inst8         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.727 ns  ; Reg:PC|inst1         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.648 ns  ; Reg:PC|inst1         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.590 ns  ; Reg:PC|inst5         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.544 ns  ; Reg:PC|inst4         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.511 ns  ; Reg:PC|inst5         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.465 ns  ; Reg:PC|inst4         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.455 ns  ; Reg:PC|inst3         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.376 ns  ; Reg:PC|inst3         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.322 ns  ; mod4add1:inst3|inst2 ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 41.279 ns  ; Reg:PC|inst          ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 41.234 ns  ; Reg:PC|inst2         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 41.233 ns  ; mod4add1:inst3|inst  ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 41.200 ns  ; Reg:PC|inst          ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.178 ns  ; Reg:R0|inst2         ; RAMdata0 ; 132        ;
; N/A                                     ; None                                                ; 41.177 ns  ; Reg:R1|inst2         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.176 ns  ; Reg:R1|inst4         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.155 ns  ; Reg:PC|inst2         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.154 ns  ; mod4add1:inst3|inst  ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.099 ns  ; Reg:R0|inst2         ; RAMdata0 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.098 ns  ; Reg:R1|inst2         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.097 ns  ; Reg:R1|inst4         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 41.085 ns  ; Reg:R0|inst1         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 41.078 ns  ; Reg:PC|inst1         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 41.006 ns  ; Reg:R0|inst1         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.999 ns  ; Reg:PC|inst1         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.979 ns  ; Reg:PC|inst          ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.941 ns  ; Reg:PC|inst5         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.934 ns  ; Reg:PC|inst2         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.895 ns  ; Reg:PC|inst4         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.862 ns  ; Reg:PC|inst5         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.816 ns  ; Reg:PC|inst4         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.806 ns  ; Reg:PC|inst3         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.778 ns  ; Reg:PC|inst1         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.768 ns  ; Reg:R1|inst          ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.767 ns  ; Reg:R0|inst          ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.727 ns  ; Reg:PC|inst3         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.689 ns  ; Reg:R1|inst          ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.688 ns  ; Reg:R0|inst          ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.675 ns  ; Reg:R1|inst7         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.641 ns  ; Reg:PC|inst5         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.600 ns  ; Reg:R1|inst1         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.596 ns  ; Reg:R1|inst7         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.595 ns  ; Reg:PC|inst4         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.528 ns  ; Reg:R1|inst2         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.527 ns  ; Reg:R1|inst4         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.521 ns  ; Reg:R1|inst1         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.506 ns  ; Reg:PC|inst3         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.495 ns  ; Reg:R1|inst5         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.481 ns  ; Reg:PC|inst          ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 40.449 ns  ; Reg:R1|inst2         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.448 ns  ; Reg:R1|inst4         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.436 ns  ; Reg:PC|inst2         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 40.436 ns  ; Reg:R0|inst1         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.416 ns  ; Reg:R1|inst5         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.402 ns  ; Reg:PC|inst7         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.357 ns  ; Reg:R0|inst1         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.337 ns  ; Reg:R1|inst3         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.330 ns  ; Reg:PC|inst          ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 40.323 ns  ; Reg:PC|inst7         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.293 ns  ; Reg:R1|inst8         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.285 ns  ; Reg:PC|inst2         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 40.284 ns  ; mod4add1:inst3|inst  ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 40.280 ns  ; Reg:PC|inst1         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 40.267 ns  ; Reg:PC|inst8         ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 40.258 ns  ; Reg:R1|inst3         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.229 ns  ; Reg:R0|inst2         ; RAMdata0 ; 131        ;
; N/A                                     ; None                                                ; 40.228 ns  ; Reg:R1|inst2         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.227 ns  ; Reg:R1|inst4         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.214 ns  ; Reg:R1|inst8         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.188 ns  ; Reg:PC|inst8         ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.143 ns  ; Reg:PC|inst5         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 40.136 ns  ; Reg:R0|inst1         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 40.129 ns  ; Reg:PC|inst1         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 40.119 ns  ; Reg:R1|inst          ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.118 ns  ; Reg:R0|inst          ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.097 ns  ; Reg:PC|inst4         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 40.040 ns  ; Reg:R1|inst          ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.039 ns  ; Reg:R0|inst          ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 40.026 ns  ; Reg:R1|inst7         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 40.008 ns  ; Reg:PC|inst3         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 39.992 ns  ; Reg:PC|inst5         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.951 ns  ; Reg:R1|inst1         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.947 ns  ; Reg:R1|inst7         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.946 ns  ; Reg:PC|inst4         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.872 ns  ; Reg:R1|inst1         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.857 ns  ; Reg:PC|inst3         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.846 ns  ; Reg:R1|inst5         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.840 ns  ; mod4add1:inst3|inst2 ; RAMdata1 ; 132        ;
; N/A                                     ; None                                                ; 39.832 ns  ; Reg:PC|inst          ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.819 ns  ; Reg:R1|inst          ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.818 ns  ; Reg:R0|inst          ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.787 ns  ; Reg:PC|inst2         ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.786 ns  ; mod4add1:inst3|inst  ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 39.767 ns  ; Reg:R1|inst5         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.761 ns  ; mod4add1:inst3|inst2 ; RAMdata1 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.753 ns  ; Reg:PC|inst7         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.731 ns  ; Reg:R0|inst2         ; RAMdata0 ; CHO        ;
; N/A                                     ; None                                                ; 39.730 ns  ; Reg:R1|inst2         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 39.729 ns  ; Reg:R1|inst4         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 39.726 ns  ; Reg:R1|inst7         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.688 ns  ; Reg:R1|inst3         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.674 ns  ; Reg:PC|inst7         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.651 ns  ; Reg:R1|inst1         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.644 ns  ; Reg:R1|inst8         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.638 ns  ; Reg:R0|inst1         ; RAMdata1 ; CHO        ;
; N/A                                     ; None                                                ; 39.631 ns  ; Reg:PC|inst1         ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.618 ns  ; Reg:PC|inst8         ; RAMdata2 ; 132        ;
; N/A                                     ; None                                                ; 39.609 ns  ; Reg:R1|inst3         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.579 ns  ; Reg:R1|inst2         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.578 ns  ; Reg:R1|inst4         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.565 ns  ; Reg:R1|inst8         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.546 ns  ; Reg:R1|inst5         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.539 ns  ; Reg:PC|inst8         ; RAMdata2 ; ON/OFF     ;
; N/A                                     ; None                                                ; 39.494 ns  ; Reg:PC|inst5         ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.487 ns  ; Reg:R0|inst1         ; RAMdata2 ; 131        ;
; N/A                                     ; None                                                ; 39.453 ns  ; Reg:PC|inst7         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.448 ns  ; Reg:PC|inst4         ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.388 ns  ; Reg:R1|inst3         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.359 ns  ; Reg:PC|inst3         ; RAMdata2 ; CHO        ;
; N/A                                     ; None                                                ; 39.344 ns  ; Reg:R1|inst8         ; RAMdata1 ; 131        ;
; N/A                                     ; None                                                ; 39.321 ns  ; Reg:R1|inst          ; RAMdata1 ; CHO        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                      ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------+----------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 36.545 ns       ; RAMdata6 ; RAMdata0 ;
; N/A   ; None              ; 36.185 ns       ; RAMdata7 ; RAMdata0 ;
; N/A   ; None              ; 33.880 ns       ; RAMdata5 ; RAMdata0 ;
; N/A   ; None              ; 33.616 ns       ; RAMdata6 ; RAMdata1 ;
; N/A   ; None              ; 33.256 ns       ; RAMdata7 ; RAMdata1 ;
; N/A   ; None              ; 32.967 ns       ; RAMdata6 ; RAMdata2 ;
; N/A   ; None              ; 32.607 ns       ; RAMdata7 ; RAMdata2 ;
; N/A   ; None              ; 31.290 ns       ; RAMdata4 ; RAMdata0 ;
; N/A   ; None              ; 30.951 ns       ; RAMdata5 ; RAMdata1 ;
; N/A   ; None              ; 30.302 ns       ; RAMdata5 ; RAMdata2 ;
; N/A   ; None              ; 28.361 ns       ; RAMdata4 ; RAMdata1 ;
; N/A   ; None              ; 28.265 ns       ; RAMdata6 ; RAMdata3 ;
; N/A   ; None              ; 27.905 ns       ; RAMdata7 ; RAMdata3 ;
; N/A   ; None              ; 27.819 ns       ; RAMdata6 ; RAMdata4 ;
; N/A   ; None              ; 27.712 ns       ; RAMdata4 ; RAMdata2 ;
; N/A   ; None              ; 27.459 ns       ; RAMdata7 ; RAMdata4 ;
; N/A   ; None              ; 27.291 ns       ; RAMdata3 ; RAMdata0 ;
; N/A   ; None              ; 26.850 ns       ; RAMdata0 ; RAMdata7 ;
; N/A   ; None              ; 25.676 ns       ; RAMdata0 ; RAMdata6 ;
; N/A   ; None              ; 25.600 ns       ; RAMdata5 ; RAMdata3 ;
; N/A   ; None              ; 25.268 ns       ; RAMdata1 ; RAMdata7 ;
; N/A   ; None              ; 25.154 ns       ; RAMdata5 ; RAMdata4 ;
; N/A   ; None              ; 24.897 ns       ; RAMdata2 ; RAMdata0 ;
; N/A   ; None              ; 24.646 ns       ; RAMdata2 ; RAMdata7 ;
; N/A   ; None              ; 24.546 ns       ; RAMdata0 ; RAMdata5 ;
; N/A   ; None              ; 24.362 ns       ; RAMdata3 ; RAMdata1 ;
; N/A   ; None              ; 24.290 ns       ; RAMdata2 ; RAMdata1 ;
; N/A   ; None              ; 24.094 ns       ; RAMdata1 ; RAMdata6 ;
; N/A   ; None              ; 24.023 ns       ; RAMdata0 ; RAMdata4 ;
; N/A   ; None              ; 23.713 ns       ; RAMdata3 ; RAMdata2 ;
; N/A   ; None              ; 23.472 ns       ; RAMdata2 ; RAMdata6 ;
; N/A   ; None              ; 23.471 ns       ; RAMdata1 ; RAMdata1 ;
; N/A   ; None              ; 23.385 ns       ; RAMdata1 ; RAMdata4 ;
; N/A   ; None              ; 23.348 ns       ; RAMdata3 ; RAMdata7 ;
; N/A   ; None              ; 23.336 ns       ; RAMdata0 ; RAMdata1 ;
; N/A   ; None              ; 23.156 ns       ; RAMdata2 ; RAMdata4 ;
; N/A   ; None              ; 23.049 ns       ; RAMdata3 ; RAMdata4 ;
; N/A   ; None              ; 23.042 ns       ; RAMdata2 ; RAMdata3 ;
; N/A   ; None              ; 23.033 ns       ; RAMdata4 ; RAMdata7 ;
; N/A   ; None              ; 23.010 ns       ; RAMdata4 ; RAMdata3 ;
; N/A   ; None              ; 22.964 ns       ; RAMdata1 ; RAMdata5 ;
; N/A   ; None              ; 22.638 ns       ; RAMdata1 ; RAMdata0 ;
; N/A   ; None              ; 22.342 ns       ; RAMdata2 ; RAMdata5 ;
; N/A   ; None              ; 22.324 ns       ; RAMdata0 ; RAMdata3 ;
; N/A   ; None              ; 22.223 ns       ; RAMdata1 ; RAMdata3 ;
; N/A   ; None              ; 22.174 ns       ; RAMdata3 ; RAMdata6 ;
; N/A   ; None              ; 22.171 ns       ; RAMdata5 ; RAMdata7 ;
; N/A   ; None              ; 22.121 ns       ; RAMdata6 ; RAMdata7 ;
; N/A   ; None              ; 22.113 ns       ; RAMdata0 ; RAMdata2 ;
; N/A   ; None              ; 21.859 ns       ; RAMdata4 ; RAMdata6 ;
; N/A   ; None              ; 21.438 ns       ; RAMdata4 ; RAMdata4 ;
; N/A   ; None              ; 21.383 ns       ; RAMdata5 ; RAMdata6 ;
; N/A   ; None              ; 21.278 ns       ; RAMdata2 ; RAMdata2 ;
; N/A   ; None              ; 21.138 ns       ; RAMdata6 ; RAMdata5 ;
; N/A   ; None              ; 21.044 ns       ; RAMdata3 ; RAMdata5 ;
; N/A   ; None              ; 20.891 ns       ; RAMdata1 ; RAMdata2 ;
; N/A   ; None              ; 20.778 ns       ; RAMdata7 ; RAMdata5 ;
; N/A   ; None              ; 20.732 ns       ; RAMdata3 ; RAMdata3 ;
; N/A   ; None              ; 20.729 ns       ; RAMdata4 ; RAMdata5 ;
; N/A   ; None              ; 20.037 ns       ; RAMdata6 ; RAMdata6 ;
; N/A   ; None              ; 20.000 ns       ; RAMdata5 ; RAMdata5 ;
; N/A   ; None              ; 19.886 ns       ; RAMdata7 ; RAMdata7 ;
; N/A   ; None              ; 19.693 ns       ; RAMdata0 ; RAMdata0 ;
; N/A   ; None              ; 19.691 ns       ; RAMdata7 ; RAMdata6 ;
+-------+-------------------+-----------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------+----------+
; N/A                                     ; None                                                ; 5.138 ns  ; RAMdata7 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 5.059 ns  ; RAMdata7 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 4.779 ns  ; RAMdata3 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 4.700 ns  ; RAMdata3 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 4.695 ns  ; RAMdata3 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 4.616 ns  ; RAMdata3 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 4.545 ns  ; RAMdata0 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 4.466 ns  ; RAMdata0 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 4.189 ns  ; RAMdata7 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 3.916 ns  ; RAMdata5 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 3.837 ns  ; RAMdata5 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.830 ns  ; RAMdata3 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 3.809 ns  ; RAMdata1 ; Reg:MAR|inst7 ; 132      ;
; N/A                                     ; None                                                ; 3.746 ns  ; RAMdata3 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 3.737 ns  ; RAMdata4 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 3.730 ns  ; RAMdata1 ; Reg:MAR|inst7 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.715 ns  ; RAMdata2 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 3.691 ns  ; RAMdata7 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 3.666 ns  ; RAMdata0 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 3.658 ns  ; RAMdata4 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.636 ns  ; RAMdata2 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.596 ns  ; RAMdata0 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 3.587 ns  ; RAMdata0 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.553 ns  ; RAMdata1 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 3.529 ns  ; RAMdata0 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 3.474 ns  ; RAMdata1 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.454 ns  ; RAMdata1 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 3.450 ns  ; RAMdata0 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.387 ns  ; RAMdata3 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 3.385 ns  ; RAMdata1 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 3.375 ns  ; RAMdata1 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.368 ns  ; RAMdata0 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 3.332 ns  ; RAMdata3 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 3.308 ns  ; RAMdata3 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.306 ns  ; RAMdata1 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.289 ns  ; RAMdata0 ; Reg:MAR|inst5 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.248 ns  ; RAMdata3 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 3.242 ns  ; RAMdata1 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 3.212 ns  ; RAMdata7 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 3.163 ns  ; RAMdata1 ; Reg:PC|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.133 ns  ; RAMdata7 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 3.098 ns  ; RAMdata0 ; Reg:MAR|inst8 ; CHO      ;
; N/A                                     ; None                                                ; 3.071 ns  ; RAMdata6 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 2.992 ns  ; RAMdata6 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.967 ns  ; RAMdata5 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.955 ns  ; RAMdata2 ; Reg:MAR|inst3 ; 132      ;
; N/A                                     ; None                                                ; 2.936 ns  ; RAMdata0 ; Reg:MAR|inst3 ; 132      ;
; N/A                                     ; None                                                ; 2.876 ns  ; RAMdata2 ; Reg:MAR|inst3 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.860 ns  ; RAMdata1 ; Reg:MAR|inst7 ; 131      ;
; N/A                                     ; None                                                ; 2.857 ns  ; RAMdata0 ; Reg:MAR|inst3 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.815 ns  ; RAMdata3 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 2.788 ns  ; RAMdata4 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 2.781 ns  ; RAMdata0 ; Reg:MAR|inst7 ; 132      ;
; N/A                                     ; None                                                ; 2.767 ns  ; RAMdata4 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 2.766 ns  ; RAMdata2 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.742 ns  ; RAMdata6 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 2.736 ns  ; RAMdata3 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.717 ns  ; RAMdata0 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 2.702 ns  ; RAMdata0 ; Reg:MAR|inst7 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.688 ns  ; RAMdata4 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.684 ns  ; RAMdata3 ; Reg:MAR|inst3 ; 132      ;
; N/A                                     ; None                                                ; 2.663 ns  ; RAMdata6 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.605 ns  ; RAMdata3 ; Reg:MAR|inst3 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.604 ns  ; RAMdata1 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 2.580 ns  ; RAMdata0 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.547 ns  ; RAMdata2 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 2.505 ns  ; RAMdata1 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 2.469 ns  ; RAMdata5 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 2.468 ns  ; RAMdata2 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.438 ns  ; RAMdata3 ; Reg:MAR|inst1 ; 131      ;
; N/A                                     ; None                                                ; 2.436 ns  ; RAMdata1 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.419 ns  ; RAMdata0 ; Reg:MAR|inst5 ; 131      ;
; N/A                                     ; None                                                ; 2.398 ns  ; RAMdata7 ; Reg:PC|inst   ; 132      ;
; N/A                                     ; None                                                ; 2.389 ns  ; RAMdata3 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 2.386 ns  ; RAMdata1 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 2.371 ns  ; RAMdata1 ; Reg:MAR|inst4 ; 132      ;
; N/A                                     ; None                                                ; 2.362 ns  ; RAMdata1 ; Reg:MAR|inst7 ; CHO      ;
; N/A                                     ; None                                                ; 2.319 ns  ; RAMdata7 ; Reg:PC|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.310 ns  ; RAMdata3 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.307 ns  ; RAMdata1 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.293 ns  ; RAMdata1 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 2.292 ns  ; RAMdata1 ; Reg:MAR|inst4 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.290 ns  ; RAMdata4 ; Reg:MAR|inst8 ; CHO      ;
; N/A                                     ; None                                                ; 2.281 ns  ; RAMdata6 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 2.268 ns  ; RAMdata2 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 2.263 ns  ; RAMdata7 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.241 ns  ; RAMdata4 ; Reg:MAR|inst3 ; 132      ;
; N/A                                     ; None                                                ; 2.227 ns  ; RAMdata3 ; Reg:MAR|inst4 ; 132      ;
; N/A                                     ; None                                                ; 2.219 ns  ; RAMdata0 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 2.214 ns  ; RAMdata0 ; Reg:PC|inst7  ; 132      ;
; N/A                                     ; None                                                ; 2.207 ns  ; RAMdata4 ; Reg:MAR|inst2 ; 132      ;
; N/A                                     ; None                                                ; 2.206 ns  ; RAMdata2 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 2.202 ns  ; RAMdata6 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.195 ns  ; RAMdata4 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 2.162 ns  ; RAMdata4 ; Reg:MAR|inst3 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.152 ns  ; RAMdata1 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 2.148 ns  ; RAMdata3 ; Reg:MAR|inst4 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.135 ns  ; RAMdata0 ; Reg:PC|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.128 ns  ; RAMdata4 ; Reg:MAR|inst2 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.127 ns  ; RAMdata2 ; Reg:MAR|inst5 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.122 ns  ; RAMdata6 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 2.119 ns  ; RAMdata4 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 2.116 ns  ; RAMdata4 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.106 ns  ; RAMdata1 ; Reg:MAR|inst8 ; CHO      ;
; N/A                                     ; None                                                ; 2.082 ns  ; RAMdata0 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 2.073 ns  ; RAMdata1 ; Reg:R1|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.054 ns  ; RAMdata1 ; Reg:MAR|inst3 ; 132      ;
; N/A                                     ; None                                                ; 2.040 ns  ; RAMdata4 ; Reg:MAR|inst5 ; ON/OFF   ;
; N/A                                     ; None                                                ; 2.040 ns  ; RAMdata2 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 2.039 ns  ; RAMdata3 ; Reg:PC|inst   ; 132      ;
; N/A                                     ; None                                                ; 2.007 ns  ; RAMdata1 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 2.006 ns  ; RAMdata2 ; Reg:MAR|inst3 ; 131      ;
; N/A                                     ; None                                                ; 2.003 ns  ; RAMdata5 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 1.987 ns  ; RAMdata0 ; Reg:MAR|inst3 ; 131      ;
; N/A                                     ; None                                                ; 1.975 ns  ; RAMdata1 ; Reg:MAR|inst3 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.961 ns  ; RAMdata2 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.960 ns  ; RAMdata3 ; Reg:PC|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.940 ns  ; RAMdata3 ; Reg:MAR|inst1 ; CHO      ;
; N/A                                     ; None                                                ; 1.938 ns  ; RAMdata1 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 1.924 ns  ; RAMdata5 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.921 ns  ; RAMdata0 ; Reg:MAR|inst5 ; CHO      ;
; N/A                                     ; None                                                ; 1.919 ns  ; RAMdata0 ; Reg:MAR|inst4 ; 132      ;
; N/A                                     ; None                                                ; 1.906 ns  ; RAMdata0 ; Reg:R1|inst5  ; 132      ;
; N/A                                     ; None                                                ; 1.900 ns  ; RAMdata5 ; Reg:MAR|inst8 ; 132      ;
; N/A                                     ; None                                                ; 1.866 ns  ; RAMdata3 ; Reg:PC|inst1  ; 131      ;
; N/A                                     ; None                                                ; 1.840 ns  ; RAMdata0 ; Reg:MAR|inst4 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.832 ns  ; RAMdata0 ; Reg:MAR|inst7 ; 131      ;
; N/A                                     ; None                                                ; 1.827 ns  ; RAMdata0 ; Reg:R1|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.821 ns  ; RAMdata5 ; Reg:MAR|inst8 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.818 ns  ; RAMdata4 ; Reg:MAR|inst1 ; 131      ;
; N/A                                     ; None                                                ; 1.814 ns  ; RAMdata1 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 1.795 ns  ; RAMdata1 ; Reg:PC|inst7  ; CHO      ;
; N/A                                     ; None                                                ; 1.793 ns  ; RAMdata6 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 1.768 ns  ; RAMdata0 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 1.765 ns  ; RAMdata7 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 1.735 ns  ; RAMdata1 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.735 ns  ; RAMdata3 ; Reg:MAR|inst3 ; 131      ;
; N/A                                     ; None                                                ; 1.734 ns  ; RAMdata4 ; Reg:MAR|inst  ; 132      ;
; N/A                                     ; None                                                ; 1.709 ns  ; RAMdata6 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 1.689 ns  ; RAMdata0 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.657 ns  ; RAMdata1 ; Reg:R0|inst7  ; 132      ;
; N/A                                     ; None                                                ; 1.655 ns  ; RAMdata4 ; Reg:MAR|inst  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.650 ns  ; RAMdata7 ; Reg:R0|inst   ; 132      ;
; N/A                                     ; None                                                ; 1.646 ns  ; RAMdata7 ; Reg:R1|inst   ; 132      ;
; N/A                                     ; None                                                ; 1.630 ns  ; RAMdata6 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.624 ns  ; RAMdata6 ; Reg:MAR|inst2 ; CHO      ;
; N/A                                     ; None                                                ; 1.598 ns  ; RAMdata2 ; Reg:MAR|inst  ; 131      ;
; N/A                                     ; None                                                ; 1.578 ns  ; RAMdata1 ; Reg:R0|inst7  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.571 ns  ; RAMdata7 ; Reg:R0|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.567 ns  ; RAMdata7 ; Reg:R1|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.514 ns  ; RAMdata2 ; Reg:MAR|inst4 ; 132      ;
; N/A                                     ; None                                                ; 1.508 ns  ; RAMdata2 ; Reg:MAR|inst3 ; CHO      ;
; N/A                                     ; None                                                ; 1.503 ns  ; RAMdata0 ; Reg:PC|inst5  ; 132      ;
; N/A                                     ; None                                                ; 1.489 ns  ; RAMdata0 ; Reg:MAR|inst3 ; CHO      ;
; N/A                                     ; None                                                ; 1.468 ns  ; RAMdata2 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 1.465 ns  ; RAMdata6 ; Reg:MAR|inst5 ; 132      ;
; N/A                                     ; None                                                ; 1.449 ns  ; RAMdata7 ; Reg:PC|inst   ; 131      ;
; N/A                                     ; None                                                ; 1.440 ns  ; RAMdata3 ; Reg:MAR|inst8 ; 131      ;
; N/A                                     ; None                                                ; 1.437 ns  ; RAMdata1 ; Reg:MAR|inst1 ; 131      ;
; N/A                                     ; None                                                ; 1.435 ns  ; RAMdata2 ; Reg:MAR|inst4 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.424 ns  ; RAMdata0 ; Reg:PC|inst5  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.422 ns  ; RAMdata1 ; Reg:MAR|inst4 ; 131      ;
; N/A                                     ; None                                                ; 1.389 ns  ; RAMdata2 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.386 ns  ; RAMdata6 ; Reg:MAR|inst5 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.381 ns  ; RAMdata7 ; Reg:MAR|inst1 ; 132      ;
; N/A                                     ; None                                                ; 1.368 ns  ; RAMdata3 ; Reg:PC|inst1  ; CHO      ;
; N/A                                     ; None                                                ; 1.334 ns  ; RAMdata0 ; Reg:MAR|inst7 ; CHO      ;
; N/A                                     ; None                                                ; 1.332 ns  ; RAMdata6 ; Reg:MAR|inst1 ; 131      ;
; N/A                                     ; None                                                ; 1.320 ns  ; RAMdata4 ; Reg:MAR|inst1 ; CHO      ;
; N/A                                     ; None                                                ; 1.302 ns  ; RAMdata7 ; Reg:MAR|inst1 ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.295 ns  ; RAMdata6 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 1.292 ns  ; RAMdata4 ; Reg:MAR|inst3 ; 131      ;
; N/A                                     ; None                                                ; 1.291 ns  ; RAMdata3 ; Reg:R0|inst   ; 132      ;
; N/A                                     ; None                                                ; 1.287 ns  ; RAMdata3 ; Reg:R1|inst   ; 132      ;
; N/A                                     ; None                                                ; 1.280 ns  ; RAMdata0 ; Reg:PC|inst8  ; 132      ;
; N/A                                     ; None                                                ; 1.278 ns  ; RAMdata3 ; Reg:MAR|inst4 ; 131      ;
; N/A                                     ; None                                                ; 1.266 ns  ; RAMdata3 ; Reg:R1|inst2  ; 132      ;
; N/A                                     ; None                                                ; 1.265 ns  ; RAMdata0 ; Reg:PC|inst7  ; 131      ;
; N/A                                     ; None                                                ; 1.258 ns  ; RAMdata4 ; Reg:MAR|inst2 ; 131      ;
; N/A                                     ; None                                                ; 1.257 ns  ; RAMdata2 ; Reg:MAR|inst5 ; 131      ;
; N/A                                     ; None                                                ; 1.246 ns  ; RAMdata4 ; Reg:PC|inst1  ; 131      ;
; N/A                                     ; None                                                ; 1.237 ns  ; RAMdata3 ; Reg:MAR|inst3 ; CHO      ;
; N/A                                     ; None                                                ; 1.212 ns  ; RAMdata3 ; Reg:R0|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.208 ns  ; RAMdata3 ; Reg:R1|inst   ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.203 ns  ; RAMdata1 ; Reg:R1|inst7  ; 131      ;
; N/A                                     ; None                                                ; 1.201 ns  ; RAMdata0 ; Reg:PC|inst8  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.196 ns  ; RAMdata0 ; Reg:PC|inst1  ; 132      ;
; N/A                                     ; None                                                ; 1.196 ns  ; RAMdata3 ; Reg:R1|inst1  ; 132      ;
; N/A                                     ; None                                                ; 1.187 ns  ; RAMdata3 ; Reg:R1|inst2  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.170 ns  ; RAMdata4 ; Reg:MAR|inst5 ; 131      ;
; N/A                                     ; None                                                ; 1.157 ns  ; RAMdata3 ; Reg:PC|inst2  ; 132      ;
; N/A                                     ; None                                                ; 1.127 ns  ; RAMdata0 ; Reg:R1|inst8  ; 132      ;
; N/A                                     ; None                                                ; 1.124 ns  ; RAMdata0 ; Reg:R1|inst7  ; 132      ;
; N/A                                     ; None                                                ; 1.117 ns  ; RAMdata0 ; Reg:PC|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.117 ns  ; RAMdata3 ; Reg:R1|inst1  ; ON/OFF   ;
; N/A                                     ; None                                                ; 1.105 ns  ; RAMdata1 ; Reg:MAR|inst3 ; 131      ;
; N/A                                     ; None                                                ; 1.100 ns  ; RAMdata2 ; Reg:MAR|inst  ; CHO      ;
; N/A                                     ; None                                                ; 1.095 ns  ; RAMdata2 ; Reg:PC|inst3  ; 132      ;
; N/A                                     ; None                                                ; 1.091 ns  ; RAMdata2 ; Reg:MAR|inst1 ; 131      ;
; N/A                                     ; None                                                ; 1.090 ns  ; RAMdata3 ; Reg:PC|inst   ; 131      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;               ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Dec 02 10:59:31 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CHO" is an undefined clock
    Info: Assuming node "132" is an undefined clock
    Info: Assuming node "131" is an undefined clock
    Info: Assuming node "ON/OFF" is an undefined clock
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "maincontrol:inst4|CPMAR~106" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPMAR~107" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPMAR" as buffer
    Info: Detected gated clock "maincontrol:inst4|M~699" as buffer
    Info: Detected gated clock "maincontrol:inst4|M~700" as buffer
    Info: Detected ripple clock "Start:inst42|inst6" as buffer
    Info: Detected gated clock "Start:inst42|inst~41" as buffer
    Info: Detected gated clock "control:inst1|inst16~135" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPPC~96" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPR1~240" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPR1~241" as buffer
    Info: Detected gated clock "control:inst1|inst16~132" as buffer
    Info: Detected gated clock "maincontrol:inst4|RB~226" as buffer
    Info: Detected gated clock "control:inst1|inst16~131" as buffer
    Info: Detected ripple clock "Reg:IR|inst5" as buffer
    Info: Detected ripple clock "Reg:IR|inst8" as buffer
    Info: Detected ripple clock "Reg:IR|inst4" as buffer
    Info: Detected ripple clock "Reg:IR|inst7" as buffer
    Info: Detected gated clock "Start:inst42|inst~42" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPIR" as buffer
    Info: Detected gated clock "maincontrol:inst4|MA~116" as buffer
    Info: Detected gated clock "maincontrol:inst4|MA~117" as buffer
    Info: Detected ripple clock "Reg:IR|inst" as buffer
    Info: Detected ripple clock "Reg:IR|inst2" as buffer
    Info: Detected ripple clock "Reg:IR|inst1" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPPC" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPR1" as buffer
    Info: Detected gated clock "maincontrol:inst4|RB~225" as buffer
    Info: Detected gated clock "maincontrol:inst4|RB~227" as buffer
    Info: Detected gated clock "control:inst1|inst16~127" as buffer
    Info: Detected gated clock "maincontrol:inst4|CPR0" as buffer
    Info: Detected gated clock "control:inst1|inst16~125" as buffer
    Info: Detected gated clock "control:inst1|inst1~26" as buffer
    Info: Detected gated clock "control:inst1|inst1~25" as buffer
    Info: Detected gated clock "inst8" as buffer
    Info: Detected ripple clock "Reg:IR|inst3" as buffer
    Info: Detected gated clock "maincontrol:inst4|MA~118" as buffer
    Info: Detected gated clock "maincontrol:inst4|MA~119" as buffer
    Info: Detected gated clock "control:inst1|inst16~124" as buffer
    Info: Detected gated clock "Timing:inst2|decoder24:inst|inst1~34" as buffer
    Info: Detected gated clock "maincontrol:inst4|RB~228" as buffer
    Info: Detected gated clock "inst6~11" as buffer
    Info: Detected gated clock "Timing:inst2|decoder24:inst|inst1" as buffer
    Info: Detected ripple clock "mod4add1:inst3|inst" as buffer
    Info: Detected gated clock "maincontrol:inst4|MA~120" as buffer
    Info: Detected ripple clock "Timing:inst2|inst4" as buffer
    Info: Detected ripple clock "mod4add1:inst3|inst2" as buffer
Info: Clock "CHO" has Internal fmax of 17.58 MHz between source register "mod4add1:inst3|inst2" and destination register "Reg:PC|inst8" (period= 56.87 ns)
    Info: + Longest register to register delay is 29.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
        Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'
        Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4|RB'
        Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16|inst27'
        Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388'
        Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389'
        Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460'
        Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 15.217 ns ( 51.96 % )
        Info: Total interconnect delay = 14.067 ns ( 48.04 % )
    Info: - Smallest clock skew is 1.113 ns
        Info: + Shortest clock path from clock "CHO" to destination register is 8.689 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'
            Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 4.699 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
            Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 7.137 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
            Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 8.689 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
            Info: Total cell delay = 2.089 ns ( 24.04 % )
            Info: Total interconnect delay = 6.600 ns ( 75.96 % )
        Info: - Longest clock path from clock "CHO" to source register is 7.576 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'
            Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(1.377 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 4: + IC(0.446 ns) + CELL(0.666 ns) = 7.576 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
            Info: Total cell delay = 2.857 ns ( 37.71 % )
            Info: Total interconnect delay = 4.719 ns ( 62.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "132" has Internal fmax of 16.33 MHz between source register "mod4add1:inst3|inst2" and destination register "Reg:PC|inst8" (period= 61.23 ns)
    Info: + Longest register to register delay is 29.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
        Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'
        Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4|RB'
        Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16|inst27'
        Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388'
        Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389'
        Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460'
        Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 15.217 ns ( 51.96 % )
        Info: Total interconnect delay = 14.067 ns ( 48.04 % )
    Info: - Smallest clock skew is -1.067 ns
        Info: + Shortest clock path from clock "132" to destination register is 7.956 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
            Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 3.966 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
            Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 6.404 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
            Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 7.956 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
            Info: Total cell delay = 2.388 ns ( 30.02 % )
            Info: Total interconnect delay = 5.568 ns ( 69.98 % )
        Info: - Longest clock path from clock "132" to source register is 9.023 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
            Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42|inst6'
            Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 9.023 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
            Info: Total cell delay = 4.586 ns ( 50.83 % )
            Info: Total interconnect delay = 4.437 ns ( 49.17 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "131" has Internal fmax of 17.58 MHz between source register "mod4add1:inst3|inst2" and destination register "Reg:PC|inst8" (period= 56.87 ns)
    Info: + Longest register to register delay is 29.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
        Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'
        Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4|RB'
        Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16|inst27'
        Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388'
        Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389'
        Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460'
        Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 15.217 ns ( 51.96 % )
        Info: Total interconnect delay = 14.067 ns ( 48.04 % )
    Info: - Smallest clock skew is 1.113 ns
        Info: + Shortest clock path from clock "131" to destination register is 9.187 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'
            Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(0.380 ns) + CELL(0.202 ns) = 5.197 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
            Info: 6: + IC(2.438 ns) + CELL(0.000 ns) = 7.635 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
            Info: 7: + IC(0.886 ns) + CELL(0.666 ns) = 9.187 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
            Info: Total cell delay = 3.218 ns ( 35.03 % )
            Info: Total interconnect delay = 5.969 ns ( 64.97 % )
        Info: - Longest clock path from clock "131" to source register is 8.074 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'
            Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 6.962 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 8.074 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
            Info: Total cell delay = 3.986 ns ( 49.37 % )
            Info: Total interconnect delay = 4.088 ns ( 50.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ON/OFF" has Internal fmax of 17.58 MHz between source register "mod4add1:inst3|inst2" and destination register "Reg:PC|inst8" (period= 56.87 ns)
    Info: + Longest register to register delay is 29.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
        Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'
        Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4|RB'
        Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16|inst27'
        Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388'
        Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389'
        Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460'
        Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 15.217 ns ( 51.96 % )
        Info: Total interconnect delay = 14.067 ns ( 48.04 % )
    Info: - Smallest clock skew is 1.113 ns
        Info: + Shortest clock path from clock "ON/OFF" to destination register is 10.057 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'
            Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(0.380 ns) + CELL(0.202 ns) = 6.067 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
            Info: 6: + IC(2.438 ns) + CELL(0.000 ns) = 8.505 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
            Info: 7: + IC(0.886 ns) + CELL(0.666 ns) = 10.057 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
            Info: Total cell delay = 3.425 ns ( 34.06 % )
            Info: Total interconnect delay = 6.632 ns ( 65.94 % )
        Info: - Longest clock path from clock "ON/OFF" to source register is 8.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'
            Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.832 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 8.944 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3|inst2'
            Info: Total cell delay = 4.193 ns ( 46.88 % )
            Info: Total interconnect delay = 4.751 ns ( 53.12 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock "CHO" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "mod4add1:inst3|inst" and destination pin or register "Reg:MAR|inst3" for clock "CHO" (Hold time is 4.551 ns)
    Info: + Largest clock skew is 9.189 ns
        Info: + Longest clock path from clock "CHO" to destination register is 15.349 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'
            Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(1.377 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 4: + IC(0.800 ns) + CELL(0.206 ns) = 7.470 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2|decoder24:inst|inst1~34'
            Info: 5: + IC(1.377 ns) + CELL(0.624 ns) = 9.471 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~106'
            Info: 6: + IC(1.402 ns) + CELL(0.624 ns) = 11.497 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~107'
            Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 12.060 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR'
            Info: 8: + IC(1.731 ns) + CELL(0.000 ns) = 13.791 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4|CPMAR~clkctrl'
            Info: 9: + IC(0.892 ns) + CELL(0.666 ns) = 15.349 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
            Info: Total cell delay = 4.517 ns ( 29.43 % )
            Info: Total interconnect delay = 10.832 ns ( 70.57 % )
        Info: - Shortest clock path from clock "CHO" to source register is 6.160 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'
            Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(1.377 ns) + CELL(0.666 ns) = 6.160 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: Total cell delay = 1.887 ns ( 30.63 % )
            Info: Total interconnect delay = 4.273 ns ( 69.37 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 4.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23|inst24~97'
        Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23|inst21~10'
        Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR|inst3~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
        Info: Total cell delay = 1.350 ns ( 29.09 % )
        Info: Total interconnect delay = 3.290 ns ( 70.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "132" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "mod4add1:inst3|inst" and destination pin or register "Reg:MAR|inst3" for clock "132" (Hold time is 6.731 ns)
    Info: + Largest clock skew is 11.369 ns
        Info: + Longest clock path from clock "132" to destination register is 16.796 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
            Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42|inst6'
            Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2|decoder24:inst|inst1~34'
            Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.918 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~106'
            Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.944 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~107'
            Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.507 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR'
            Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.238 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4|CPMAR~clkctrl'
            Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 16.796 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
            Info: Total cell delay = 6.246 ns ( 37.19 % )
            Info: Total interconnect delay = 10.550 ns ( 62.81 % )
        Info: - Shortest clock path from clock "132" to source register is 5.427 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
            Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 3: + IC(1.377 ns) + CELL(0.666 ns) = 5.427 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: Total cell delay = 2.186 ns ( 40.28 % )
            Info: Total interconnect delay = 3.241 ns ( 59.72 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 4.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23|inst24~97'
        Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23|inst21~10'
        Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR|inst3~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
        Info: Total cell delay = 1.350 ns ( 29.09 % )
        Info: Total interconnect delay = 3.290 ns ( 70.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock "131" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "mod4add1:inst3|inst" and destination pin or register "Reg:MAR|inst3" for clock "131" (Hold time is 4.551 ns)
    Info: + Largest clock skew is 9.189 ns
        Info: + Longest clock path from clock "131" to destination register is 15.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'
            Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 6.962 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 7.968 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2|decoder24:inst|inst1~34'
            Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 9.969 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~106'
            Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 11.995 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~107'
            Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 12.558 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR'
            Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 14.289 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4|CPMAR~clkctrl'
            Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 15.847 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
            Info: Total cell delay = 5.646 ns ( 35.63 % )
            Info: Total interconnect delay = 10.201 ns ( 64.37 % )
        Info: - Shortest clock path from clock "131" to source register is 6.658 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'
            Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.666 ns) = 6.658 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: Total cell delay = 3.016 ns ( 45.30 % )
            Info: Total interconnect delay = 3.642 ns ( 54.70 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 4.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23|inst24~97'
        Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23|inst21~10'
        Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR|inst3~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
        Info: Total cell delay = 1.350 ns ( 29.09 % )
        Info: Total interconnect delay = 3.290 ns ( 70.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock "ON/OFF" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "mod4add1:inst3|inst" and destination pin or register "Reg:MAR|inst3" for clock "ON/OFF" (Hold time is 4.551 ns)
    Info: + Largest clock skew is 9.189 ns
        Info: + Longest clock path from clock "ON/OFF" to destination register is 16.717 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'
            Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.832 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.838 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2|decoder24:inst|inst1~34'
            Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.839 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~106'
            Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.865 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~107'
            Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.428 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR'
            Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.159 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4|CPMAR~clkctrl'
            Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 16.717 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
            Info: Total cell delay = 5.853 ns ( 35.01 % )
            Info: Total interconnect delay = 10.864 ns ( 64.99 % )
        Info: - Shortest clock path from clock "ON/OFF" to source register is 7.528 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'
            Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42|inst~41'
            Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
            Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
            Info: 5: + IC(1.377 ns) + CELL(0.666 ns) = 7.528 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
            Info: Total cell delay = 3.223 ns ( 42.81 % )
            Info: Total interconnect delay = 4.305 ns ( 57.19 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 4.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2|decoder24:inst|inst1'
        Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23|inst24~97'
        Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23|inst21~10'
        Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR|inst3~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR|inst3'
        Info: Total cell delay = 1.350 ns ( 29.09 % )
        Info: Total interconnect delay = 3.290 ns ( 70.91 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Reg:PC|inst8" (data pin = "RAMdata6", clock pin = "132") is 24.391 ns
    Info: + Longest pin to register delay is 32.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'
        Info: 3: + IC(6.735 ns) + CELL(0.624 ns) = 8.353 ns; Loc. = LCCOMB_X8_Y13_N4; Fanout = 7; COMB Node = 'selector:inst15|inst28'
        Info: 4: + IC(1.136 ns) + CELL(0.319 ns) = 9.808 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1'
        Info: 5: + IC(0.716 ns) + CELL(0.651 ns) = 11.175 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 11.934 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 7: + IC(0.374 ns) + CELL(0.596 ns) = 12.904 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 13.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 13.600 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 10: + IC(0.383 ns) + CELL(0.319 ns) = 14.302 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 11: + IC(0.391 ns) + CELL(0.206 ns) = 14.899 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 12: + IC(1.127 ns) + CELL(0.621 ns) = 16.647 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 16.733 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.239 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 15: + IC(0.376 ns) + CELL(0.206 ns) = 17.821 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 16: + IC(0.390 ns) + CELL(0.206 ns) = 18.417 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 17: + IC(0.377 ns) + CELL(0.596 ns) = 19.390 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 19.562 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.068 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 21: + IC(0.724 ns) + CELL(0.370 ns) = 21.162 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 22: + IC(0.377 ns) + CELL(0.596 ns) = 22.135 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.221 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.307 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.393 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 22.583 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.089 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 28: + IC(0.382 ns) + CELL(0.319 ns) = 23.790 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 29: + IC(0.393 ns) + CELL(0.206 ns) = 24.389 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 30: + IC(0.610 ns) + CELL(0.596 ns) = 25.595 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.681 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 32: + IC(0.000 ns) + CELL(0.190 ns) = 25.871 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 25.957 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.043 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 26.549 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 36: + IC(0.400 ns) + CELL(0.370 ns) = 27.319 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 37: + IC(0.676 ns) + CELL(0.596 ns) = 28.591 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 28.677 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 28.763 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.849 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.935 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 42: + IC(0.000 ns) + CELL(0.190 ns) = 29.125 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.211 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.717 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 45: + IC(0.360 ns) + CELL(0.206 ns) = 30.283 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 46: + IC(0.366 ns) + CELL(0.206 ns) = 30.855 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 47: + IC(1.072 ns) + CELL(0.460 ns) = 32.387 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 14.633 ns ( 45.18 % )
        Info: Total interconnect delay = 17.754 ns ( 54.82 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "132" to destination register is 7.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
        Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
        Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 3.966 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
        Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 6.404 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
        Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 7.956 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC|inst8'
        Info: Total cell delay = 2.388 ns ( 30.02 % )
        Info: Total interconnect delay = 5.568 ns ( 69.98 % )
Info: tco from clock "132" to destination pin "RAMdata0" through register "Reg:PC|inst" is 44.857 ns
    Info: + Longest clock path from clock "132" to source register is 14.947 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
        Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42|inst6'
        Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
        Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
        Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC~96'
        Info: 7: + IC(1.398 ns) + CELL(0.624 ns) = 10.939 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4|CPPC'
        Info: 8: + IC(2.438 ns) + CELL(0.000 ns) = 13.377 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4|CPPC~clkctrl'
        Info: 9: + IC(0.904 ns) + CELL(0.666 ns) = 14.947 ns; Loc. = LCFF_X9_Y13_N13; Fanout = 2; REG Node = 'Reg:PC|inst'
        Info: Total cell delay = 5.416 ns ( 36.23 % )
        Info: Total interconnect delay = 9.531 ns ( 63.77 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 29.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y13_N13; Fanout = 2; REG Node = 'Reg:PC|inst'
        Info: 2: + IC(1.178 ns) + CELL(0.206 ns) = 1.384 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16|inst27'
        Info: 3: + IC(0.382 ns) + CELL(0.539 ns) = 2.305 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388'
        Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 2.894 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389'
        Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 3.484 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460'
        Info: 6: + IC(0.382 ns) + CELL(0.370 ns) = 4.236 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
        Info: 7: + IC(0.389 ns) + CELL(0.370 ns) = 4.995 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
        Info: 8: + IC(0.374 ns) + CELL(0.596 ns) = 5.965 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 6.155 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.661 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 11: + IC(0.383 ns) + CELL(0.319 ns) = 7.363 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
        Info: 12: + IC(0.391 ns) + CELL(0.206 ns) = 7.960 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
        Info: 13: + IC(1.127 ns) + CELL(0.621 ns) = 9.708 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 9.794 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.300 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 16: + IC(0.376 ns) + CELL(0.206 ns) = 10.882 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
        Info: 17: + IC(0.390 ns) + CELL(0.206 ns) = 11.478 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
        Info: 18: + IC(0.377 ns) + CELL(0.596 ns) = 12.451 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 12.537 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 12.623 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 13.129 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 22: + IC(0.724 ns) + CELL(0.370 ns) = 14.223 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
        Info: 23: + IC(0.377 ns) + CELL(0.596 ns) = 15.196 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.282 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 15.368 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 15.454 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 27: + IC(0.000 ns) + CELL(0.190 ns) = 15.644 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 16.150 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 29: + IC(0.382 ns) + CELL(0.319 ns) = 16.851 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
        Info: 30: + IC(0.393 ns) + CELL(0.206 ns) = 17.450 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
        Info: 31: + IC(0.610 ns) + CELL(0.596 ns) = 18.656 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 18.742 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 18.932 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 19.018 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 19.104 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 19.610 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 37: + IC(0.400 ns) + CELL(0.370 ns) = 20.380 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
        Info: 38: + IC(0.676 ns) + CELL(0.596 ns) = 21.652 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 21.738 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 21.824 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 21.910 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 21.996 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 43: + IC(0.000 ns) + CELL(0.190 ns) = 22.186 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 22.272 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 22.778 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 46: + IC(0.360 ns) + CELL(0.206 ns) = 23.344 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
        Info: 47: + IC(0.366 ns) + CELL(0.206 ns) = 23.916 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
        Info: 48: + IC(2.414 ns) + CELL(3.276 ns) = 29.606 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'
        Info: Total cell delay = 16.388 ns ( 55.35 % )
        Info: Total interconnect delay = 13.218 ns ( 44.65 % )
Info: Longest tpd from source pin "RAMdata6" to destination pin "RAMdata0" is 36.545 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'
    Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'
    Info: 3: + IC(6.735 ns) + CELL(0.624 ns) = 8.353 ns; Loc. = LCCOMB_X8_Y13_N4; Fanout = 7; COMB Node = 'selector:inst15|inst28'
    Info: 4: + IC(1.136 ns) + CELL(0.319 ns) = 9.808 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1'
    Info: 5: + IC(0.716 ns) + CELL(0.651 ns) = 11.175 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390'
    Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 11.934 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462'
    Info: 7: + IC(0.374 ns) + CELL(0.596 ns) = 12.904 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
    Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 13.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
    Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 13.600 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
    Info: 10: + IC(0.383 ns) + CELL(0.319 ns) = 14.302 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]'
    Info: 11: + IC(0.391 ns) + CELL(0.206 ns) = 14.899 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464'
    Info: 12: + IC(1.127 ns) + CELL(0.621 ns) = 16.647 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 16.733 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
    Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.239 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
    Info: 15: + IC(0.376 ns) + CELL(0.206 ns) = 17.821 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]'
    Info: 16: + IC(0.390 ns) + CELL(0.206 ns) = 18.417 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469'
    Info: 17: + IC(0.377 ns) + CELL(0.596 ns) = 19.390 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 19.562 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
    Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.068 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
    Info: 21: + IC(0.724 ns) + CELL(0.370 ns) = 21.162 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476'
    Info: 22: + IC(0.377 ns) + CELL(0.596 ns) = 22.135 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.221 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.307 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.393 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
    Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 22.583 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
    Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.089 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
    Info: 28: + IC(0.382 ns) + CELL(0.319 ns) = 23.790 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]'
    Info: 29: + IC(0.393 ns) + CELL(0.206 ns) = 24.389 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481'
    Info: 30: + IC(0.610 ns) + CELL(0.596 ns) = 25.595 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.681 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
    Info: 32: + IC(0.000 ns) + CELL(0.190 ns) = 25.871 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
    Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 25.957 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.043 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
    Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 26.549 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
    Info: 36: + IC(0.400 ns) + CELL(0.370 ns) = 27.319 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490'
    Info: 37: + IC(0.676 ns) + CELL(0.596 ns) = 28.591 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 28.677 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
    Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 28.763 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
    Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.849 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
    Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.935 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
    Info: 42: + IC(0.000 ns) + CELL(0.190 ns) = 29.125 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.211 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
    Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.717 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
    Info: 45: + IC(0.360 ns) + CELL(0.206 ns) = 30.283 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23|inst17~39'
    Info: 46: + IC(0.366 ns) + CELL(0.206 ns) = 30.855 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst17~40'
    Info: 47: + IC(2.414 ns) + CELL(3.276 ns) = 36.545 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'
    Info: Total cell delay = 17.449 ns ( 47.75 % )
    Info: Total interconnect delay = 19.096 ns ( 52.25 % )
Info: th for register "Reg:MAR|inst" (data pin = "RAMdata7", clock pin = "132") is 5.138 ns
    Info: + Longest clock path from clock "132" to destination register is 16.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'
        Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42|inst6'
        Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42|inst~42'
        Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'
        Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3|inst'
        Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2|decoder24:inst|inst1~34'
        Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.918 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~106'
        Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.944 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR~107'
        Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.507 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4|CPMAR'
        Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.238 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4|CPMAR~clkctrl'
        Info: 11: + IC(0.896 ns) + CELL(0.666 ns) = 16.800 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR|inst'
        Info: Total cell delay = 6.246 ns ( 37.18 % )
        Info: Total interconnect delay = 10.554 ns ( 62.82 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 11.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'RAMdata7'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 1; COMB Node = 'RAMdata7~0'
        Info: 3: + IC(6.678 ns) + CELL(0.650 ns) = 8.322 ns; Loc. = LCCOMB_X8_Y13_N8; Fanout = 6; COMB Node = 'selector:inst15|inst27'
        Info: 4: + IC(1.506 ns) + CELL(0.370 ns) = 10.198 ns; Loc. = LCCOMB_X12_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]'
        Info: 5: + IC(1.073 ns) + CELL(0.589 ns) = 11.860 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23|inst24~96'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.968 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR|inst'
        Info: Total cell delay = 2.711 ns ( 22.65 % )
        Info: Total interconnect delay = 9.257 ns ( 77.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Sat Dec 02 10:59:32 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


