<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='80' type='llvm::Register llvm::SIRegisterInfo::getBaseRegister() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='854' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1102' u='c' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1367' u='c' c='_ZNK4llvm15SIFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='178' type='llvm::Register llvm::SIRegisterInfo::getBaseRegister() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='321' u='c' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1087' u='c' c='_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1384' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
