/*
 *   Copyright 2017 NXP
 */

#ifndef _GRAPHICS_EXT_H
#define _GRAPHICS_EXT_H

enum {
    HAL_PIXEL_FORMAT_YCbCr_422_P = 0x100,
    HAL_PIXEL_FORMAT_YCbCr_420_P = 0x101,
    HAL_PIXEL_FORMAT_CbYCrY_422_I = 0x102,
    HAL_PIXEL_FORMAT_YCbCr_420_SP = 0x103,
    HAL_PIXEL_FORMAT_NV12_TILED = 0x104,
    HAL_PIXEL_FORMAT_NV12_G1_TILED = 0x105,
    HAL_PIXEL_FORMAT_NV12_G2_TILED = 0x106,
    HAL_PIXEL_FORMAT_NV12_G2_TILED_COMPRESSED = 0x107,
    HAL_PIXEL_FORMAT_P010 = 0x108,
    HAL_PIXEL_FORMAT_P010_TILED = 0x109,
    HAL_PIXEL_FORMAT_P010_TILED_COMPRESSED = 0x110,
};

#endif
