--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml tri_level_module
tri_level_module.ncd -o tri_level_module.twr tri_level_module.pcf


Design file:              tri_level_module.ncd
Physical constraint file: tri_level_module.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1485_i_IBUFG" PERIOD =  6.700 nS   HIGH 50.000000 % ;

 2647 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.455ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1484_i_IBUFG" PERIOD =  6.700 nS   HIGH 50.000000 % ;

 10919 items analyzed, 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum period is   6.737ns.
--------------------------------------------------------------------------------
Slack:                  -0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_3 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_23 (FF)
  Requirement:          6.700ns
  Data Path Delay:      6.737ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.700ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_3 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.XQ       Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_3
    SLICE_X36Y0.G1       net (fanout=2)        0.616   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>
    SLICE_X36Y0.Y        Tilo                  0.529   CHOICE733
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002186
    SLICE_X36Y6.F3       net (fanout=2)        0.607   CHOICE725
    SLICE_X36Y6.X        Tilo                  0.529   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.F4       net (fanout=1)        0.595   Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.X        Tilo                  0.479   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
    SLICE_X37Y10.F2      net (fanout=7)        0.894   Tri_Level_Channel_1_frame_sync_delaying__n0040
    SLICE_X37Y10.COUT    Topcyf                0.894   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_191
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_20
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.COUT    Tbyp                  0.111   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_22
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_23
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.737ns (4.025ns logic, 2.712ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_2 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_23 (FF)
  Requirement:          6.700ns
  Data Path Delay:      6.719ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.700ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_2 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y1.YQ       Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count<1>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_2
    SLICE_X36Y0.G2       net (fanout=2)        0.598   Tri_Level_Channel_1_frame_sync_delaying_delay_count<2>
    SLICE_X36Y0.Y        Tilo                  0.529   CHOICE733
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002186
    SLICE_X36Y6.F3       net (fanout=2)        0.607   CHOICE725
    SLICE_X36Y6.X        Tilo                  0.529   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.F4       net (fanout=1)        0.595   Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.X        Tilo                  0.479   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
    SLICE_X37Y10.F2      net (fanout=7)        0.894   Tri_Level_Channel_1_frame_sync_delaying__n0040
    SLICE_X37Y10.COUT    Topcyf                0.894   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_191
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_20
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.COUT    Tbyp                  0.111   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_22
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_23
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.719ns (4.025ns logic, 2.694ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_3 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_23 (FF)
  Requirement:          6.700ns
  Data Path Delay:      6.701ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.700ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_3 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.XQ       Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_3
    SLICE_X36Y0.G1       net (fanout=2)        0.616   Tri_Level_Channel_1_frame_sync_delaying_delay_count<3>
    SLICE_X36Y0.Y        Tilo                  0.529   CHOICE733
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002186
    SLICE_X36Y6.F3       net (fanout=2)        0.607   CHOICE725
    SLICE_X36Y6.X        Tilo                  0.529   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<11>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.F4       net (fanout=1)        0.595   Tri_Level_Channel_1_frame_sync_delaying__n00401_2
    SLICE_X37Y0.X        Tilo                  0.479   Tri_Level_Channel_1_frame_sync_delaying_delay_count<0>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
    SLICE_X37Y10.G2      net (fanout=7)        0.848   Tri_Level_Channel_1_frame_sync_delaying__n0040
    SLICE_X37Y10.COUT    Topcyg                0.904   Tri_Level_Channel_1_frame_sync_delaying_delay_count<19>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_201
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21
    SLICE_X37Y11.COUT    Tbyp                  0.111   Tri_Level_Channel_1_frame_sync_delaying_delay_count<21>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_22
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23
    SLICE_X37Y12.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_23
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (4.035ns logic, 2.666ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    7.868|         |    3.839|    5.107|
f1485_i        |    7.880|         |    3.851|    5.119|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    7.858|         |    3.829|    5.097|
f1485_i        |    7.870|         |    3.841|    5.109|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 37

Constraints cover 13566 paths, 0 nets, and 1837 connections

Design statistics:
   Minimum period:   6.737ns (Maximum frequency: 148.434MHz)


Analysis completed Thu Jul 14 12:12:15 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 56 MB
