Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:125]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:147]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:161]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:181]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:200]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:218]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:687]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1046]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1322]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1545]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1615]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1911]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:2003]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3453]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decompression_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/decompression_testbench/decompression_testbench.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
