

================================================================
== Vivado HLS Report for 'subconv_1x1_32_p'
================================================================
* Date:           Sat Dec 15 03:40:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4253233|  4253233|  4253233|  4253233|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  4253232|  4253232|    177218|          -|          -|    24|    no    |
        | + Loop 1.1          |   177216|   177216|      5538|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     5536|     5536|       173|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      168|      168|         7|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond8)
	2  / (exitcond8)
4 --> 
	5  / (!exitcond9)
	3  / (exitcond9)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:35
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

ST_2: exitcond7 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:35
.loopexit:1  %exitcond7 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_10 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:35
.loopexit:3  %co_10 = add i5 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.loopexit:4  br i1 %exitcond7, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader61.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader61.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader61.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_183 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader61.preheader:3  %tmp_183 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader61.preheader:4  %p_shl3_cast = zext i8 %tmp_183 to i11

ST_2: tmp_184 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader61.preheader:5  %tmp_184 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_185 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader61.preheader:6  %tmp_185 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader61.preheader:7  %p_shl1_cast = zext i6 %tmp_185 to i11

ST_2: tmp_186 (21)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader61.preheader:8  %tmp_186 = add i11 %p_shl1_cast, %p_shl2_cast

ST_2: bias_V_addr (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
.preheader61.preheader:9  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_31 (23)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:36
.preheader61.preheader:10  br label %.preheader61

ST_2: StgValue_32 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:47
:0  ret void


 <State 3>: 4.72ns
ST_3: h (25)  [1/1] 0.00ns
.preheader61:0  %h = phi i6 [ %h_10, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond8 (26)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:36
.preheader61:1  %exitcond8 = icmp eq i6 %h, -31

ST_3: empty_60 (27)  [1/1] 0.00ns
.preheader61:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_36 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:36
.preheader61:3  br i1 %exitcond8, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:0  %tmp_cast = zext i6 %h to i11

ST_3: tmp_187 (31)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:1  %tmp_187 = add i11 %tmp_cast, %tmp_186

ST_3: p_shl4_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:2  %p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_187, i5 0)

ST_3: tmp_188 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:3  %tmp_188 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_187, i1 false)

ST_3: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:4  %p_shl5_cast = zext i12 %tmp_188 to i16

ST_3: tmp_189 (35)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:43
.preheader.preheader:5  %tmp_189 = add i16 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_43 (36)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_44 (141)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (38)  [1/1] 0.00ns
.preheader:0  %w = phi i6 [ %w_10, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond9 (39)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader:1  %exitcond9 = icmp eq i6 %w, -31

ST_4: empty_61 (40)  [1/1] 0.00ns
.preheader:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_48 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader:3  br i1 %exitcond9, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_140_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_140_cast = zext i6 %w to i16

ST_4: tmp_190 (44)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:43
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_190 = add i16 %tmp_189, %tmp_140_cast

ST_4: tmp_212_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_212_cast = zext i16 %tmp_190 to i64

ST_4: ShuffleConvs_0_Downs (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %ShuffleConvs_0_Downs = getelementptr [27744 x i8]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_212_cast

ST_4: StgValue_53 (47)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:39
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_10 (138)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:36
:0  %h_10 = add i6 %h, 1

ST_4: StgValue_55 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:36
:1  br label %.preheader61


 <State 5>: 7.66ns
ST_5: p_Val2_s (49)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (50)  [1/1] 0.00ns
:1  %ci = phi i5 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_4, %_ifconv ]

ST_5: exitcond (51)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:39
:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_62 (52)  [1/1] 0.00ns
:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_4 (53)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:39
:4  %ci_4 = add i5 %ci, 1

ST_5: StgValue_61 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_145_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:0  %tmp_145_cast = zext i5 %ci to i11

ST_5: tmp_191 (57)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:1  %tmp_191 = add i11 %tmp_145_cast, %tmp_184

ST_5: tmp_213_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:2  %tmp_213_cast = sext i11 %tmp_191 to i64

ST_5: weight_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:3  %weight_V_addr = getelementptr [576 x i8]* %weight_V, i64 0, i64 %tmp_213_cast

ST_5: tmp_192 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
_ifconv:4  %tmp_192 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_5: p_shl8_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
_ifconv:5  %p_shl8_cast = zext i10 %tmp_192 to i11

ST_5: tmp_194 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
_ifconv:6  %tmp_194 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_5: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:7  %p_shl9_cast = zext i6 %tmp_194 to i11

ST_5: tmp_195 (64)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:8  %tmp_195 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_196 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:9  %tmp_196 = add i11 %tmp_cast, %tmp_195

ST_5: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:10  %p_shl6_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_196, i5 0)

ST_5: tmp_197 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:11  %tmp_197 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_196, i1 false)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:12  %p_shl7_cast = zext i12 %tmp_197 to i16

ST_5: tmp_198 (69)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:13  %tmp_198 = add i16 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_199 (70)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:14  %tmp_199 = add i16 %tmp_140_cast, %tmp_198

ST_5: weight_V_load (73)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_65 (116)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:1  %p_Val2_65 = load i8* %bias_V_addr, align 1

ST_5: w_10 (135)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:37
_ifconv1:20  %w_10 = add i6 1, %w


 <State 6>: 3.25ns
ST_6: tmp_221_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:15  %tmp_221_cast = zext i16 %tmp_199 to i64

ST_6: conv1_output_p_V_add (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:16  %conv1_output_p_V_add = getelementptr [27744 x i8]* @conv1_output_p_V, i64 0, i64 %tmp_221_cast

ST_6: weight_V_load (73)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: conv1_output_p_V_loa (75)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:19  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1


 <State 7>: 3.25ns
ST_7: conv1_output_p_V_loa (75)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:19  %conv1_output_p_V_loa = load i8* %conv1_output_p_V_add, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:20  %OP2_V = sext i8 %conv1_output_p_V_loa to i16

ST_8: p_Val2_68 (77)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:21  %p_Val2_68 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_201 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:27  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_68, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_146 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:22  %tmp_146 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_192_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:23  %tmp_192_cast = sext i14 %tmp_146 to i16

ST_9: p_Val2_69 (80)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:24  %p_Val2_69 = add i16 %tmp_192_cast, %p_Val2_68

ST_9: signbit (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 15)

ST_9: p_Val2_70 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:26  %p_Val2_70 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_69, i32 6, i32 13)

ST_9: tmp_147 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:28  %tmp_147 = zext i1 %tmp_201 to i8

ST_9: tmp_202 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node carry)
_ifconv:29  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 13)

ST_9: p_Val2_71 (86)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:30  %p_Val2_71 = add i8 %p_Val2_70, %tmp_147

ST_9: newsignbit (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_71, i32 7)

ST_9: tmp_148 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node carry)
_ifconv:32  %tmp_148 = xor i1 %newsignbit, true

ST_9: carry (89)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:33  %carry = and i1 %tmp_202, %tmp_148

ST_9: tmp_150 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:35  %tmp_150 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_69, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_204 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_69, i32 14)

ST_10: Range1_all_ones (92)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_150, -1

ST_10: Range1_all_zeros (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_150, 0

ST_10: deleted_zeros (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_149 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:39  %tmp_149 = xor i1 %tmp_204, true

ST_10: p_41_i_i (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_149

ST_10: deleted_ones (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (98)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_151 (101)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40
_ifconv:45  %tmp_151 = xor i1 %signbit, true

ST_10: overflow (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:46  %overflow = and i1 %brmerge_i_i1, %tmp_151

ST_10: brmerge40_demorgan_i (103)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node underflow)
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (106)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:50  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node sum_V)
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_151

ST_11: underflow_not (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node sum_V)
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_76_mux (110)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:54  %p_Val2_76_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_71

ST_11: p_Val2_s_63 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40 (grouped into LUT with out node sum_V)
_ifconv:55  %p_Val2_s_63 = select i1 %underflow, i8 -128, i8 %p_Val2_71

ST_11: sum_V (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:40 (out node of the LUT)
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_76_mux, i8 %p_Val2_s_63

ST_11: StgValue_123 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
_ifconv:57  br label %1


 <State 12>: 4.64ns
ST_12: tmp_141 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:0  %tmp_141 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_65 (116)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:1  %p_Val2_65 = load i8* %bias_V_addr, align 1

ST_12: tmp_142 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:2  %tmp_142 = sext i8 %p_Val2_65 to i9

ST_12: p_Val2_66 (118)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:3  %p_Val2_66 = add i9 %tmp_142, %tmp_141

ST_12: isneg (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_66, i32 8)

ST_12: result_V (120)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:5  %result_V = add i8 %p_Val2_65, %p_Val2_s

ST_12: newsignbit_10 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42
_ifconv1:6  %newsignbit_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_143 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_143 = xor i1 %newsignbit_10, true

ST_13: underflow_10 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_10 = and i1 %isneg, %tmp_143

ST_13: brmerge_i_i (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_10

ST_13: isneg_not (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_10, %isneg_not

ST_13: result_V_mux (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:42 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:42 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_10, i8 -128, i8 %result_V

ST_13: result_1 (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:42 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_193 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
_ifconv1:15  %tmp_193 = trunc i8 %result_1 to i7

ST_13: tmp_144 (131)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:43
_ifconv1:16  %tmp_144 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:43
_ifconv1:17  %p_s = select i1 %tmp_144, i7 %tmp_193, i7 0

ST_14: p_cast (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:43
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_143 (134)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:43
_ifconv1:19  store i8 %p_cast, i8* %ShuffleConvs_0_Downs, align 1

ST_14: StgValue_144 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:35) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:35) [7]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:35) [8]  (3.31 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:36) [25]  (0 ns)
	'add' operation ('tmp_187', acceleartor_hls_padding/components.cpp:43) [31]  (2.33 ns)
	'add' operation ('tmp_189', acceleartor_hls_padding/components.cpp:43) [35]  (2.39 ns)

 <State 4>: 3.88ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:37) [38]  (0 ns)
	'icmp' operation ('exitcond9', acceleartor_hls_padding/components.cpp:37) [39]  (3.88 ns)

 <State 5>: 7.66ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:39) [50]  (0 ns)
	'add' operation ('tmp_195', acceleartor_hls_padding/components.cpp:40) [64]  (1.88 ns)
	'add' operation ('tmp_196', acceleartor_hls_padding/components.cpp:40) [65]  (1.88 ns)
	'add' operation ('tmp_198', acceleartor_hls_padding/components.cpp:40) [69]  (1.95 ns)
	'add' operation ('tmp_199', acceleartor_hls_padding/components.cpp:40) [70]  (1.95 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_output_p_V_add', acceleartor_hls_padding/components.cpp:40) [72]  (0 ns)
	'load' operation ('conv1_output_p_V_loa', acceleartor_hls_padding/components.cpp:40) on array 'conv1_output_p_V' [75]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv1_output_p_V_loa', acceleartor_hls_padding/components.cpp:40) on array 'conv1_output_p_V' [75]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:40) [77]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:40) [80]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:40) [86]  (2.32 ns)
	'xor' operation ('tmp_148', acceleartor_hls_padding/components.cpp:40) [88]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:40) [89]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:40) [92]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:40) [98]  (2.07 ns)
	'or' operation ('tmp2_demorgan', acceleartor_hls_padding/components.cpp:40) [104]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:40) [105]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:40) [106]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:40) [107]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_76_mux', acceleartor_hls_padding/components.cpp:40) [110]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:40) [112]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:42) on array 'bias_V' [116]  (2.32 ns)
	'add' operation ('result.V', acceleartor_hls_padding/components.cpp:42) [120]  (2.32 ns)

 <State 13>: 7.05ns
The critical path consists of the following:
	'xor' operation ('tmp_143', acceleartor_hls_padding/components.cpp:42) [122]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:42) [123]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:42) [128]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:42) [129]  (2.07 ns)
	'icmp' operation ('tmp_144', acceleartor_hls_padding/components.cpp:43) [131]  (2.91 ns)

 <State 14>: 5.32ns
The critical path consists of the following:
	'select' operation ('p_s', acceleartor_hls_padding/components.cpp:43) [132]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:43) of variable 'p_cast', acceleartor_hls_padding/components.cpp:43 on array 'ShuffleConvs_0_Downs' [134]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
