// Copyright 2009-2019 NTESS. Under the terms
// of Contract DE-NA0003525 with NTESS, the U.S.
// Government retains certain rights in this software.
//
// Copyright (c) 2009-2019, NTESS
// All rights reserved.
//
// Portions are copyright of other developers:
// See the file CONTRIBUTORS.TXT in the top level directory
// the distribution for more information.
//
// This file is part of the SST software package. For license
// information, see the LICENSE file in the top level directory of the
// distribution.

#ifndef SST_ARIEL_SHMEM_H
#define SST_ARIEL_SHMEM_H 

#include <inttypes.h>

#include <sst/core/interprocess/ipctunnel.h>
#include "ariel_inst_class.h"

#ifdef HAVE_CUDA
#include "gpu_enum.h"

#include "host_defines.h"
#include "builtin_types.h"
#include "driver_types.h"
#include "cuda_runtime_api.h"
#endif

#define ARIEL_MAX_PAYLOAD_SIZE 64

namespace SST {
namespace ArielComponent {

enum ArielShmemCmd_t {
    ARIEL_PERFORM_EXIT = 1,
    ARIEL_PERFORM_READ = 2,
    ARIEL_PERFORM_WRITE = 4,
    ARIEL_START_DMA = 8,
    ARIEL_WAIT_DMA = 16,
    ARIEL_START_INSTRUCTION = 32,
    ARIEL_END_INSTRUCTION = 64,
    ARIEL_ISSUE_TLM_MAP = 80,
    ARIEL_ISSUE_TLM_MMAP = 81,
    ARIEL_ISSUE_TLM_MUNMAP = 82,
    ARIEL_ISSUE_TLM_FENCE = 83,
    ARIEL_ISSUE_TLM_FREE = 100,
    ARIEL_SWITCH_POOL = 110,
    ARIEL_NOOP = 128,
    ARIEL_OUTPUT_STATS = 140,
    ARIEL_ISSUE_CUDA = 144,
    ARIEL_FLUSHLINE_INSTRUCTION = 154,
    ARIEL_FENCE_INSTRUCTION = 155,
};

#ifdef HAVE_CUDA
struct CudaArguments {
    union {
        char file_name[256];
        uint64_t free_address;
        struct {
            unsigned fat_cubin_handle;
            uint64_t host_fun;
            char device_fun[512];
        } register_function;
        struct {
            void **dev_ptr;
            size_t size;
        } cuda_malloc;
        struct {
            uint64_t dst;
            uint64_t src;
            size_t count;
            cudaMemcpyKind kind;
            uint8_t data[64];
        } cuda_memcpy;
        struct {
            unsigned int gdx;
            unsigned int gdy;
            unsigned int gdz;
            unsigned int bdx;
            unsigned int bdy;
            unsigned int bdz;
            size_t sharedMem;
            cudaStream_t stream;
        } cfg_call;
        struct {
            uint64_t address;
            uint8_t value[200];
            size_t size;
            size_t offset;
        } set_arg;
        struct {
            uint64_t func;
        } cuda_launch;
        struct {
            unsigned fatCubinHandle;
            uint64_t hostVar; //pointer to...something
            char deviceName[256]; //name of variable
            int ext;
            int size;
            int constant;
            int global; 
        } register_var;
        struct {
            int numBlock;
            uint64_t hostFunc;
            int blockSize;
            size_t dynamicSMemSize;
            int flags;
        } max_active_block;
    };
};
#endif

struct ArielCommand {
    ArielShmemCmd_t command;
    uint64_t instPtr;
    union {
        struct {
            uint32_t size;
            uint64_t addr;
            uint32_t instClass;
            uint32_t simdElemCount;
            uint8_t  payload[ARIEL_MAX_PAYLOAD_SIZE];
        } inst;
        struct {
            uint64_t vaddr;
            uint64_t alloc_len;
            uint32_t alloc_level;
        } mlm_map;
        struct {
            uint64_t vaddr;
            uint64_t alloc_len;
            uint32_t alloc_level;
            uint32_t fileID;
        } mlm_mmap;
        struct {
            uint64_t vaddr;
            uint64_t alloc_len;
            uint32_t alloc_level;
            uint32_t fileID;
        } mlm_munmap;
        struct{
            uint64_t vaddr;
        } mlm_fence;
        struct {
            uint64_t vaddr;
        } mlm_free;
        struct {
            uint32_t pool;
        } switchPool;
        struct {
            uint64_t src;
            uint64_t dest;
            uint32_t len;
        } dma_start;
        struct {
            uint64_t vaddr;
        } flushline;
#ifdef HAVE_CUDA
        struct {
            GpuApi_t name;
            CudaArguments CA;
        } API;
#endif
    };
};

struct ArielSharedData {
    size_t numCores;
    uint64_t simTime;
    uint64_t cycles;
    volatile uint32_t child_attached;
    uint8_t __pad[ 256 - sizeof(uint32_t) - sizeof(size_t) - sizeof(uint64_t) - sizeof(uint64_t)];
};

class ArielTunnel : public SST::Core::Interprocess::IPCTunnel<ArielSharedData, ArielCommand>
{
public:
    /**
     * Create a new Ariel Tunnel
     */
    ArielTunnel(uint32_t comp_id, size_t numCores, size_t bufferSize) :
        SST::Core::Interprocess::IPCTunnel<ArielSharedData, ArielCommand>(comp_id, numCores, bufferSize) {
        sharedData->numCores = numCores;
        sharedData->simTime = 0;
        sharedData->cycles = 0;
        sharedData->child_attached = 0;
    }

    /**
     * Attach to an existing Ariel Tunnel (Created in another process
     */
    ArielTunnel(const std::string &region_name) :
        SST::Core::Interprocess::IPCTunnel<ArielSharedData, ArielCommand>(region_name) {
        /* Ideally, this would be done atomically, but we'll only have 1 child */
        sharedData->child_attached++;
    }

    void waitForChild(void) {
        while ( sharedData->child_attached == 0 ) ;
    }

    /** Update the current simulation cycle count in the SharedData region */
    void updateTime(uint64_t newTime) {
        sharedData->simTime = newTime;
    }

    /** Increment current cycle count */
    void incrementCycles() {
        sharedData->cycles++;
    }

    uint64_t getCycles() const {
        return sharedData->cycles;
    }

    /** Return the current time (in seconds) of the simulation */
    void getTime(struct timeval *tp) {
        uint64_t cTime = sharedData->simTime;
        tp->tv_sec = cTime / 1e9;
        tp->tv_usec = (cTime - (tp->tv_sec * 1e9)) / 1e3;
    }

    /** Return the current time in nanoseconds of the simulation */
    void getTimeNs(struct timespec *tp) {
        uint64_t cTime = sharedData->simTime;
        tp->tv_sec = cTime / 1e9;
        tp->tv_nsec = cTime - (tp->tv_sec * 1e9);
    }

};

#ifdef HAVE_CUDA
struct GpuSharedData {
    size_t numCores;
    volatile uint32_t child_attached;
    uint8_t __pad[ 256 - sizeof(uint32_t) - sizeof(size_t)];
};

struct GpuCommand {
    uint64_t ptr_address;
    unsigned fat_cubin_handle;
    int num_block;
    union {
        struct {
            GpuApi_t name;
        } API;
        struct {
            GpuApi_t name;
        } API_Return;
    };
};

class GpuReturnTunnel : public SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuCommand>
{
public:
    /**
     * Create a new Gpu Tunnel
     */
    GpuReturnTunnel(uint32_t comp_id, size_t numCores, size_t bufferSize) :
        SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuCommand>(comp_id, numCores, bufferSize)
    {
        sharedData->numCores = numCores;
        sharedData->child_attached = 0;
    }

    /**
     * Attach to an existing Gpu Tunnel (Created in another process)
     */
    GpuReturnTunnel(const std::string &region_name) :
        SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuCommand>(region_name)
    {
        /* Ideally, this would be done atomically, but we'll only have 1 child */
        sharedData->child_attached++;
    }

    void waitForChild(void)
    {
        while ( sharedData->child_attached == 0 );
    }
};

struct GpuDataCommand {
    size_t count;
    uint8_t page_4k[1<<12];
};

class GpuDataTunnel : public SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuDataCommand>
{
public:
    /**
     * Create a new Gpu Tunnel
     */
    GpuDataTunnel(uint32_t comp_id, size_t numCores, size_t bufferSize) :
        SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuDataCommand>(comp_id, numCores, bufferSize)
    {
        sharedData->numCores = numCores;
        sharedData->child_attached = 0;
    }

    /**
     * Attach to an existing Gpu Tunnel (Created in another process)
     */
    GpuDataTunnel(const std::string &region_name) :
        SST::Core::Interprocess::IPCTunnel<GpuSharedData, GpuDataCommand>(region_name)
    {
        /* Ideally, this would be done atomically, but we'll only have 1 child */
        sharedData->child_attached++;
    }

    void waitForChild(void)
    {
        while ( sharedData->child_attached == 0 ) ;
    }
};
#endif

}
}

#endif
