

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Thu Aug 23 18:07:09 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_eta_hw
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_1 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)

ST_1: sext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %sext_cast = sext i14 %data_V_read_1 to i30

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast

ST_1: tmp_44 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read_1, i32 13)


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i30 21846, %sext_cast

ST_3: tmp_43 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_43 = trunc i30 %mul to i29

ST_3: tmp_46 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_46 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %mul, i32 17, i32 29)


 <State 4>: 1.63ns
ST_4: neg_mul (8)  [1/1] 1.63ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %neg_mul = sub i29 0, %tmp_43

ST_4: tmp_45 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_45 = call i12 @_ssdm_op_PartSelect.i12.i29.i32.i32(i29 %neg_mul, i32 17, i32 28)


 <State 5>: 3.49ns
ST_5: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp = sext i12 %tmp_45 to i15

ST_5: tmp_3 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_3 = sext i13 %tmp_46 to i15

ST_5: p_v (14)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %p_v = select i1 %tmp_44, i15 %tmp, i15 %tmp_3

ST_5: tmp_47 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_47 = trunc i15 %p_v to i13

ST_5: neg_ti (16)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %neg_ti = sub i13 0, %tmp_47

ST_5: tmp_48 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %tmp_48 = trunc i15 %p_v to i13

ST_5: tmp_7 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_7 = select i1 %tmp_44, i13 %neg_ti, i13 %tmp_48

ST_5: r_V (19)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V = sub i13 1024, %tmp_7

ST_5: tmp_49 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V, i32 12)

ST_5: tmp_50 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_V, i32 10, i32 12)


 <State 6>: 2.39ns
ST_6: tmp_1 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %r_V, i3 0)

ST_6: index (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %index = sext i16 %tmp_1 to i32

ST_6: icmp (24)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %icmp = icmp sgt i3 %tmp_50, 0

ST_6: tmp_s (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_s = zext i32 %index to i64

ST_6: arcsinh_table1_addr (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %arcsinh_table1_addr = getelementptr [8192 x i12]* @arcsinh_table1, i64 0, i64 %tmp_s

ST_6: arcsinh_table1_load (27)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %arcsinh_table1_load = load i12* %arcsinh_table1_addr, align 2


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:379
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: arcsinh_table1_load (27)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %arcsinh_table1_load = load i12* %arcsinh_table1_addr, align 2

ST_7: sel_tmp1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %sel_tmp1 = xor i1 %tmp_49, true

ST_7: sel_tmp2 (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:385 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

ST_7: tmp_2 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %tmp_2 = or i1 %sel_tmp2, %tmp_49

ST_7: ssdm_int_V_write_ass (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:386 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %ssdm_int_V_write_ass = select i1 %tmp_2, i12 %sel_tmp, i12 %arcsinh_table1_load

ST_7: StgValue_41 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:388
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  ret i12 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.11ns, clock uncertainty: 0.514ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'mul' operation ('mul', src/tk-mu_simple.h:382) [6]  (2.94 ns)

 <State 2>: 2.94ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:382) [6]  (2.94 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.63ns
The critical path consists of the following:
	'sub' operation ('neg_mul', src/tk-mu_simple.h:382) [8]  (1.63 ns)

 <State 5>: 3.49ns
The critical path consists of the following:
	'select' operation ('p_v', src/tk-mu_simple.h:382) [14]  (0.71 ns)
	'sub' operation ('neg_ti', src/tk-mu_simple.h:382) [16]  (1.39 ns)
	'select' operation ('tmp_7', src/tk-mu_simple.h:382) [18]  (0 ns)
	'sub' operation ('r_V', src/tk-mu_simple.h:382) [19]  (1.39 ns)

 <State 6>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('arcsinh_table1_addr', src/tk-mu_simple.h:386) [26]  (0 ns)
	'load' operation ('arcsinh_table1_load', src/tk-mu_simple.h:386) on array 'arcsinh_table1' [27]  (2.39 ns)

 <State 7>: 3.1ns
The critical path consists of the following:
	'load' operation ('arcsinh_table1_load', src/tk-mu_simple.h:386) on array 'arcsinh_table1' [27]  (2.39 ns)
	'select' operation ('ssdm_int<14 + 1024 * 0, true>.V', src/tk-mu_simple.h:386) [32]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
