Warning (10273): Verilog HDL warning at mux_3to1_8bit.v(17): extended using "x" or "z" File: D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Project_1/mux_3to1_8bit.v Line: 17
