$date
	Sat Mar 15 02:56:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! val $end
$var wire 1 " full $end
$var wire 5 # dataout [4:0] $end
$var parameter 32 $ DATA_W $end
$var parameter 32 % LIFO_SIZE $end
$var reg 1 & clock $end
$var reg 5 ' datain [4:0] $end
$var reg 1 ( read $end
$var reg 1 ) reset $end
$var reg 1 * write $end
$scope module example_lifo $end
$var wire 1 & clock $end
$var wire 5 + datain [4:0] $end
$var wire 5 , dataout [4:0] $end
$var wire 1 ( read $end
$var wire 1 ) reset $end
$var wire 1 * write $end
$var wire 1 " full $end
$var parameter 32 - COUNT_W $end
$var parameter 32 . DATA_W $end
$var parameter 32 / LIFO_SIZE $end
$var reg 2 0 count [1:0] $end
$var reg 5 1 out_elem [4:0] $end
$var reg 1 ! val $end
$scope begin read_write $end
$upscope $end
$scope begin regs $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 /
b101 .
b10 -
b10 %
b101 $
$end
#0
$dumpvars
bx 1
bx 0
bx ,
bx +
0*
1)
0(
bx '
0&
bx #
x"
x!
$end
#1
0!
0"
b0 0
b10011 '
b10011 +
1*
0)
1&
#2
0&
#3
b1 0
b11000 '
b11000 +
1&
#4
0&
#5
1"
b10 0
0*
b10100 '
b10100 +
1&
#6
0&
#7
1(
1&
#8
0&
#9
b11000 #
b11000 ,
b11000 1
1!
0"
b1 0
1&
#10
0&
#11
b10011 #
b10011 ,
b10011 1
b0 0
1&
#12
0&
#13
0!
0(
1&
#14
0&
#15
1&
