<root><simulation><result_generated_time />2023-05-17 19:23:02<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />47316992<total_data_size_element />{'W': 131072, 'I': 92416, 'O': 184832}<total_data_reuse />{'W': 361, 'I': 512.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [608, 1, 1], 'O': [19, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 19)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 19)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('C', 2), ('OX', 19)], [('K', 4), ('K', 8), ('C', 2), ('C', 2)], []]<I />[[('K', 4), ('K', 4), ('C', 2), ('OX', 19), ('K', 4), ('K', 8)], [('C', 2), ('C', 2)], []]<O />[[('K', 4), ('K', 4), ('C', 2)], [('OX', 19), ('K', 4), ('K', 8), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [19.0, 19, 1, 1], 'I': [1.0, 512.0, 1.0, 1.0], 'O': [32.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 1048576, 1048576], 'I': [304, 739328, 739328], 'O': [128, 1478656, 1478656], 'O_partial': [128, 1478656, 0], 'O_final': [0, 0, 1478656]}<actual_mem_utilization_individual />{'W': [0.5, 0.03, 0.0], 'I': [0.59, 0.02, 0.0], 'O': [0.25, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.1, 0.0], 'I': [0.59, 0.1, 0.0], 'O': [0.25, 0.1, 0.0]}<effective_mem_size_bit />{'W': [256, 262144, 1048576], 'I': [304, 369664, 739328], 'O': [128, 1478656, 1478656], 'O_partial': [128, 1478656, 0], 'O_final': [0, 0, 1478656]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 608, 1, 1], 'O': [608, 19, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [608, 608, 1, 1], 'O': [19, 19, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2490368, 131072], [131072, 131072], [131072, 0]]<I />[[2957312, 92416], [92416, 92416], [92416, 0]]<O />[[(1293824, 1478656), (739328, 554496)], [(554496, 739328), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(1293824, 1478656), (739328, 554496)], [(554496, 739328), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[311296, 16384], [2048, 2048], [512, 0]]<I />[[369664, 11552], [1444, 1444], [361, 0]]<O />[[(161728, 184832), (92416, 69312)], [(8664, 11552), (2888, 0)], [(0, 722), (0, 0)]]<O_partial />[([161728, 184832], [92416, 69312]), ([8664, 11552], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2888, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />47316992<idle />32374784</mac_count></basic_info><energy><total_energy />105059206.6<mem_energy_breakdown><W />[110.6, 405.9, 681.9]<I />[128.4, 286.2, 480.8]<O />[178.0, 2289.5, 961.6]</mem_energy_breakdown><MAC_energy><active_MAC />103434944.5<idle_MAC />1618739.2<total />105053683.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5681<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.9569<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />81332<latency_cycle_without_data_loading />77824<ideal_computing_cycle />77824<data_loading><load_cycle_total />3508<load_cycle_individual />{'W': [16, 2048, 0], 'I': [361, 1444, 0]}<load_cycle_combined />{'W': 2048, 'I': 1444}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-77823], [-76708, -75184], [-77824, -77824]], 'I': [[-77823], [-1809, -741], [-77824, -77824]], 'O': [[-77824], [-72960, -65664], [-74936, -77102]]}<mem_stall_cycle_shared />{'W': [[-77823], [-76708, 0], [0, 0]], 'I': [[-77823], [-1809, 0], [0, 0]], 'O': [[-77824], [-72960, -65664], [-74936, -77102]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 1048576, 1048576], 'I': [304, 739328, 739328], 'O': [128, 1478656, 1478656], 'O_partial': [128, 1478656, 0], 'O_final': [0, 0, 1478656]}<data_size_each_level_total />{'W': [8192, 1048576, 1048576], 'I': [184832, 739328, 739328], 'O': [2432, 1478656, 1478656]}<loop_cycles_each_level />{'W': [608, 77824, 77824], 'I': [19456, 77824, 77824], 'O': [32, 77824, 77824]}<top_ir_loop_size />{'W': [19, 1, 1], 'I': [32, 1, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [13.5, 13.5], [13.5, 13.5]], 'I': [[8.0, 0.0], [9.5, 9.5], [9.5, 9.5]], 'O': [[8.0, 4.0], [76.0, 19.0], [19.0, 19.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 0.5], [304.0, 9.5], [9.5, 9.5]], 'O': [[8.0, 8.0], [152.0, 76.0], [76.0, 19.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [13.5, 13.5], [13.5, 0]], 'I': [[8.0, 0.5], [304.0, 9.5], [9.5, 0]], 'O': [[8.0, 4.0], [76.0, 19.0], [19.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [412.5, 99.0], [23.0, 19.0]], 'I': [[8.0, 0.5], [412.5, 99.0], [23.0, 19.0]], 'O': [[8.0, 4.0], [412.5, 99.0], [23.0, 19.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 77824], [608, 608, 128], [77824, 77824, 1]], 'I': [[1, 1, 77824], [608, 19456, 4], [77824, 77824, 1]], 'O': [[1, 1, 77824], [32, 32, 2432], [77824, 77824, 1]]}<trans_time_real />{'W': [[0, 1, 77824], [[4, 608, 128], [16, 608, 128]], [[2048, 77824, 1], [512, 77824, 1]]], 'I': [[0, 1, 77824], [[5, 19456, 4], [361, 19456, 4]], [[1444, 77824, 1], [361, 77824, 1]]], 'O': [[0, 1, 77824], [[2, 32, 2432], [5, 32, 2432]], [[2888, 77824, 1], [722, 77824, 1]]]}<single_stall_cycle />{'W': [[-1], [-604, -592], [-75776, -77312]], 'I': [[-1], [-603, -247], [-76380, -77463]], 'O': [[-1], [-30, -27], [-74936, -77102]]}<single_stall_count />{'W': [77823, 127, 0], 'I': [77823, 3, 0], 'O': [77824, 2432, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2032, 0], 'I': [1083, 0], 'O': [12160, 2888]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [2888, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-62549, -77824], [-65664, -74936]], 1: [[-77824, -77824], [-74936, -77824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>