

================================================================
== Vivado HLS Report for 'sha256_read'
================================================================
* Date:           Fri May  7 11:20:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       74| 0.100 us | 0.740 us |   10|   74|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- READ    |        1|       65|         3|          1|          1| 0 ~ 64 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   9842|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     629|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     629|   9952|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln12_fu_135_p2                 |     +    |      0|  0|    40|          33|          33|
    |i_V_fu_156_p2                      |     +    |      0|  0|    39|          32|           1|
    |Hi_fu_168_p2                       |     -    |      0|  0|    39|           9|          32|
    |Lo_fu_174_p2                       |     -    |      0|  0|    39|           9|          32|
    |sub_ln414_1_fu_218_p2              |     -    |      0|  0|    14|           9|          10|
    |sub_ln414_fu_197_p2                |     -    |      0|  0|    14|           9|          10|
    |and_ln414_1_fu_283_p2              |    and   |      0|  0|   512|         512|         512|
    |and_ln414_2_fu_289_p2              |    and   |      0|  0|   512|         512|         512|
    |and_ln414_fu_271_p2                |    and   |      0|  0|   512|         512|         512|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln414_fu_180_p2               |   icmp   |      0|  0|    18|          32|          32|
    |icmp_ln6_fu_151_p2                 |   icmp   |      0|  0|    18|          32|          32|
    |lshr_ln414_fu_265_p2               |   lshr   |      0|  0|  2171|           2|         512|
    |p_Result_s_fu_295_p2               |    or    |      0|  0|   512|         512|         512|
    |select_ln414_1_fu_207_p3           |  select  |      0|  0|    10|           1|          10|
    |select_ln414_2_fu_212_p3           |  select  |      0|  0|    10|           1|          10|
    |select_ln414_3_fu_252_p3           |  select  |      0|  0|   512|           1|         512|
    |select_ln414_fu_202_p3             |  select  |      0|  0|    10|           1|          10|
    |shl_ln414_1_fu_259_p2              |    shl   |      0|  0|  2171|           2|         512|
    |shl_ln414_fu_236_p2                |    shl   |      0|  0|  2171|         512|         512|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |xor_ln414_fu_277_p2                |    xor   |      0|  0|   512|           2|         512|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  9842|        2738|        4824|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |  15|          3|    1|          3|
    |ctx_mem_blk_n_AR         |   9|          2|    1|          2|
    |ctx_mem_blk_n_R          |   9|          2|    1|          2|
    |p_Val2_s_reg_117         |   9|          2|  512|       1024|
    |t_V_reg_106              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         24|  549|       1108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |   10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ctx_mem_addr_read_reg_349            |    8|   0|    8|          0|
    |ctx_mem_addr_reg_301                 |   32|   0|   32|          0|
    |icmp_ln414_reg_327                   |    1|   0|    1|          0|
    |icmp_ln414_reg_327_pp0_iter1_reg     |    1|   0|    1|          0|
    |icmp_ln6_reg_318                     |    1|   0|    1|          0|
    |icmp_ln6_reg_318_pp0_iter1_reg       |    1|   0|    1|          0|
    |p_Val2_s_reg_117                     |  512|   0|  512|          0|
    |t_V_reg_106                          |   32|   0|   32|          0|
    |trunc_ln414_1_reg_343                |    7|   0|   10|          3|
    |trunc_ln414_1_reg_343_pp0_iter1_reg  |    7|   0|   10|          3|
    |trunc_ln414_reg_335                  |    7|   0|   10|          3|
    |trunc_ln414_reg_335_pp0_iter1_reg    |    7|   0|   10|          3|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  629|   0|  641|         12|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   sha256_read  | return value |
|ap_return               | out |  512| ap_ctrl_hs |   sha256_read  | return value |
|m_axi_ctx_mem_AWVALID   | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWREADY   |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWADDR    | out |   32|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWID      | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWLEN     | out |   32|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWSIZE    | out |    3|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWBURST   | out |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWLOCK    | out |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWCACHE   | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWPROT    | out |    3|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWQOS     | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWREGION  | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_AWUSER    | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WVALID    | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WREADY    |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WDATA     | out |    8|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WSTRB     | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WLAST     | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WID       | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_WUSER     | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARVALID   | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARREADY   |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARADDR    | out |   32|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARID      | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARLEN     | out |   32|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARSIZE    | out |    3|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARBURST   | out |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARLOCK    | out |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARCACHE   | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARPROT    | out |    3|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARQOS     | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARREGION  | out |    4|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_ARUSER    | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RVALID    |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RREADY    | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RDATA     |  in |    8|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RLAST     |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RID       |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RUSER     |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_RRESP     |  in |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_BVALID    |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_BREADY    | out |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_BRESP     |  in |    2|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_BID       |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|m_axi_ctx_mem_BUSER     |  in |    1|    m_axi   |     ctx_mem    |    pointer   |
|ctx_mem_offset          |  in |   32|   ap_none  | ctx_mem_offset |    scalar    |
|data_V_read             |  in |  512|   ap_none  |   data_V_read  |    scalar    |
|offset_V                |  in |   10|   ap_none  |    offset_V    |    scalar    |
|byte_len_V              |  in |   32|   ap_none  |   byte_len_V   |    scalar    |
+------------------------+-----+-----+------------+----------------+--------------+

