vendor_name = ModelSim
source_file = 1, /home/ritesh/Desktop/midsemprep/dut.vhd
source_file = 1, /home/ritesh/Desktop/midsemprep/testbench.vhd
source_file = 1, /home/ritesh/Desktop/midsemprep/encoder.vhd
source_file = 1, /home/ritesh/Desktop/midsemprep/output_files/Chain1.cdf
source_file = 1, /home/ritesh/Desktop/midsemprep/output_files/Chain2.cdf
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ritesh/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ritesh/Desktop/midsemprep/db/encoder.cbx.xml
design_name = dut
instance = comp, \input_vector[1]~I , input_vector[1], dut, 1
instance = comp, \input_vector[2]~I , input_vector[2], dut, 1
instance = comp, \input_vector[0]~I , input_vector[0], dut, 1
instance = comp, \dut1|o[0] , dut1|o[0], dut, 1
instance = comp, \dut1|o[1] , dut1|o[1], dut, 1
instance = comp, \input_vector[3]~I , input_vector[3], dut, 1
instance = comp, \output_vector[0]~I , output_vector[0], dut, 1
instance = comp, \output_vector[1]~I , output_vector[1], dut, 1
