

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_23_4'
================================================================
* Date:           Mon May  5 03:30:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      451|      451|  2.255 us|  2.255 us|  451|  451|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_122  |pow_generic_double_s  |       40|       40|  0.200 us|  0.200 us|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_4  |      449|      449|        54|          4|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 4, D = 54, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add311321 = alloca i32 1"   --->   Operation 57 'alloca' 'add311321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.double, i64 %empty"   --->   Operation 59 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln20"   --->   Operation 60 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln20_cast = zext i7 %zext_ln20_read"   --->   Operation 61 'zext' 'zext_ln20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %add311321"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 66 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i7 %i_1, i7 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 68 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 69 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln23 = add i7 %i_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 70 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc32.split, void %for.end34.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 71 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 72 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 73 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %tmp_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 74 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i13 %zext_ln20_cast, i13 %zext_ln24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 75 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln24_1 = add i13 %add_ln24, i13 %tmp_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 77 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i13 %add_ln24_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 78 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i64 %data, i64 0, i64 %zext_ln24_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 79 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 80 'load' 'data_load_1' <Predicate = (!icmp_ln23)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 81 [1/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 81 'load' 'data_load_1' <Predicate = (!icmp_ln23)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %data_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 82 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 83 [5/5] (2.89ns)   --->   "%x_assign = dsub i64 %bitcast_ln24, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 83 'dsub' 'x_assign' <Predicate = (!icmp_ln23)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 84 [4/5] (2.89ns)   --->   "%x_assign = dsub i64 %bitcast_ln24, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 84 'dsub' 'x_assign' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 85 [3/5] (2.89ns)   --->   "%x_assign = dsub i64 %bitcast_ln24, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 85 'dsub' 'x_assign' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 86 [2/5] (2.89ns)   --->   "%x_assign = dsub i64 %bitcast_ln24, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 86 'dsub' 'x_assign' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 87 [1/5] (2.89ns)   --->   "%x_assign = dsub i64 %bitcast_ln24, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 87 'dsub' 'x_assign' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.60>
ST_9 : Operation 88 [41/41] (1.60ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 88 'call' 'tmp_9' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 89 [40/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 89 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 90 [39/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 90 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.61>
ST_12 : Operation 91 [38/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 91 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 92 [37/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 92 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 93 [36/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 93 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.61>
ST_15 : Operation 94 [35/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 94 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.61>
ST_16 : Operation 95 [34/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 95 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 96 [33/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 96 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.61>
ST_18 : Operation 97 [32/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 97 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.61>
ST_19 : Operation 98 [31/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 98 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.61>
ST_20 : Operation 99 [30/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 99 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.61>
ST_21 : Operation 100 [29/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 100 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.61>
ST_22 : Operation 101 [28/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 101 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.61>
ST_23 : Operation 102 [27/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 102 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.61>
ST_24 : Operation 103 [26/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 103 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.61>
ST_25 : Operation 104 [25/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 104 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 3.61>
ST_26 : Operation 105 [24/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 105 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.61>
ST_27 : Operation 106 [23/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 106 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 3.61>
ST_28 : Operation 107 [22/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 107 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 3.61>
ST_29 : Operation 108 [21/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 108 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.61>
ST_30 : Operation 109 [20/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 109 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.61>
ST_31 : Operation 110 [19/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 110 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 3.61>
ST_32 : Operation 111 [18/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 111 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.61>
ST_33 : Operation 112 [17/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 112 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 3.61>
ST_34 : Operation 113 [16/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 113 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.61>
ST_35 : Operation 114 [15/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 114 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 3.61>
ST_36 : Operation 115 [14/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 115 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 3.61>
ST_37 : Operation 116 [13/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 116 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 3.61>
ST_38 : Operation 117 [12/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 117 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 3.61>
ST_39 : Operation 118 [11/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 118 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.61>
ST_40 : Operation 119 [10/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 119 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 3.61>
ST_41 : Operation 120 [9/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 120 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 3.61>
ST_42 : Operation 121 [8/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 121 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 3.61>
ST_43 : Operation 122 [7/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 122 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 3.61>
ST_44 : Operation 123 [6/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 123 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 3.61>
ST_45 : Operation 124 [5/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 124 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 3.61>
ST_46 : Operation 125 [4/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 125 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 3.61>
ST_47 : Operation 126 [3/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 126 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 3.61>
ST_48 : Operation 127 [2/41] (3.61ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 127 'call' 'tmp_9' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 128 [1/41] (3.25ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 128 'call' 'tmp_9' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 129 [1/1] (0.00ns)   --->   "%add311321_load = load i64 %add311321" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 129 'load' 'add311321_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 130 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %add311321_load, i64 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 130 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 138 [1/1] (0.00ns)   --->   "%add311321_load_1 = load i64 %add311321"   --->   Operation 138 'load' 'add311321_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_50 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add311321_out, i64 %add311321_load_1"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_50 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 131 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %add311321_load, i64 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 131 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 132 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %add311321_load, i64 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 132 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 133 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %add311321_load, i64 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 133 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.28>
ST_54 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:5]   --->   Operation 134 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 135 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %add311321_load, i64 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:24]   --->   Operation 135 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 %add1, i64 %add311321" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 136 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_54 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23]   --->   Operation 137 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add311321_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add311321         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
i                 (alloca           ) [ 0100000000000000000000000000000000000000000000000000000]
tmp               (read             ) [ 0111111110000000000000000000000000000000000000000000000]
zext_ln20_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln20_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 0000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 0111111111111111111111111111111111111111111111111110000]
empty_62          (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
add_ln23          (add              ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_21            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln24         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln24          (add              ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln24_1        (add              ) [ 0010000000000000000000000000000000000000000000000000000]
store_ln23        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln24_1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
data_addr_1       (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000]
data_load_1       (load             ) [ 0000100000000000000000000000000000000000000000000000000]
bitcast_ln24      (bitcast          ) [ 0111111110000000000000000000000000000000000000000000000]
x_assign          (dsub             ) [ 0100000001000000000000000000000000000000000000000000000]
tmp_9             (call             ) [ 0111100000000000000000000000000000000000000000000011111]
add311321_load    (load             ) [ 0111100000000000000000000000000000000000000000000001111]
specloopname_ln5  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
add1              (dadd             ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln23        (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 0000000000000000000000000000000000000000000000000000000]
add311321_load_1  (load             ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln0         (write            ) [ 0000000000000000000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln20">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add311321_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add311321_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="add311321_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add311321/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln20_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/50 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="13" slack="0"/>
<pin id="113" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_pow_generic_double_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="109" slack="0"/>
<pin id="127" dir="0" index="4" bw="105" slack="0"/>
<pin id="128" dir="0" index="5" bw="102" slack="0"/>
<pin id="129" dir="0" index="6" bw="97" slack="0"/>
<pin id="130" dir="0" index="7" bw="92" slack="0"/>
<pin id="131" dir="0" index="8" bw="87" slack="0"/>
<pin id="132" dir="0" index="9" bw="82" slack="0"/>
<pin id="133" dir="0" index="10" bw="77" slack="0"/>
<pin id="134" dir="0" index="11" bw="58" slack="0"/>
<pin id="135" dir="0" index="12" bw="26" slack="0"/>
<pin id="136" dir="0" index="13" bw="42" slack="0"/>
<pin id="137" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="x_assign/4 add1/50 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln20_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln23_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln23_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_21_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln24_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln24_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln24_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln23_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln24_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln24_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add311321_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="49"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add311321_load/50 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln23_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="53"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/54 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add311321_load_1_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="49"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add311321_load_1/50 "/>
</bind>
</comp>

<comp id="242" class="1005" name="add311321_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add311321 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="3"/>
<pin id="259" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln23_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln24_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="data_addr_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="1"/>
<pin id="273" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="data_load_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_load_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="bitcast_ln24_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="286" class="1005" name="x_assign_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_9_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="296" class="1005" name="add311321_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add311321_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="80" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="122" pin=11"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="122" pin=12"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="122" pin=13"/></net>

<net id="158"><net_src comp="96" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="169" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="169" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="155" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="184" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="178" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="237"><net_src comp="151" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="245"><net_src comp="82" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="86" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="265"><net_src comp="172" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="210" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="274"><net_src comp="109" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="279"><net_src comp="116" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="284"><net_src comp="225" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="289"><net_src comp="151" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="294"><net_src comp="122" pin="14"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="299"><net_src comp="229" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add311321_out | {50 }
 - Input state : 
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : zext_ln20 | {1 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : data | {2 3 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : empty | {1 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {9 10 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {32 33 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {32 33 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {32 33 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {32 33 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {31 32 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {31 32 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {31 32 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {31 32 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {45 46 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {40 41 }
	Port: correlation_Pipeline_VITIS_LOOP_23_4 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {42 43 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		tmp_s : 2
		tmp_21 : 2
		zext_ln24 : 3
		add_ln24 : 4
		add_ln24_1 : 5
		store_ln23 : 3
	State 2
		data_addr_1 : 1
		data_load_1 : 2
	State 3
	State 4
		x_assign : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		add1 : 1
		write_ln0 : 1
	State 51
	State 52
	State 53
	State 54
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_double_s_fu_122 |    58   | 13.9649 |   9147  |   6514  |
|----------|---------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_151           |    3    |    0    |   457   |   698   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         add_ln23_fu_178         |    0    |    0    |    0    |    14   |
|    add   |         add_ln24_fu_204         |    0    |    0    |    0    |    17   |
|          |        add_ln24_1_fu_210        |    0    |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln23_fu_172        |    0    |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |          tmp_read_fu_90         |    0    |    0    |    0    |    0    |
|          |    zext_ln20_read_read_fu_96    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |      write_ln0_write_fu_102     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |      zext_ln20_cast_fu_155      |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln24_fu_200        |    0    |    0    |    0    |    0    |
|          |        zext_ln24_1_fu_221       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_184          |    0    |    0    |    0    |    0    |
|          |          tmp_21_fu_192          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    61   | 13.9649 |   9604  |   7270  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add311321_load_reg_296|   64   |
|   add311321_reg_242  |   64   |
|  add_ln24_1_reg_266  |   13   |
| bitcast_ln24_reg_281 |   64   |
|  data_addr_1_reg_271 |   13   |
|  data_load_1_reg_276 |   64   |
|       i_reg_250      |    7   |
|   icmp_ln23_reg_262  |    1   |
|     tmp_9_reg_291    |   64   |
|      tmp_reg_257     |   64   |
|   x_assign_reg_286   |   64   |
+----------------------+--------+
|         Total        |   482  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_151    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_151    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  || 1.22671 ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |   13   |  9604  |  7270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |   15   |  10086 |  7308  |
+-----------+--------+--------+--------+--------+
