// Seed: 1363209102
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10
);
  assign id_6 = id_9;
  wire id_12;
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    input  uwire id_4
    , id_7,
    input  uwire id_5
);
  assign id_0 = id_1;
  wire id_8;
  assign id_2 = id_5;
  module_0(
      id_2, id_5, id_0, id_1, id_3, id_4, id_0, id_2, id_3, id_3, id_3
  );
  wire id_9;
  supply0 id_10 = 1;
  wire id_11;
endmodule
