* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/INVERTER2/       
* HSPICES/SCHEMATIC/NETLIST/INVERTER2.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON JAN 31 14:04:55 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL vdd
* FILE NAME: ECE471_INVERTER2_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: INVERTER2.
* GENERATED FOR: HSPICES.
* GENERATED ON JAN 31 14:04:55 2014.
   
MN0 out in 0 0  TSMC25DN  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 PD=2.16E-6 
+PS=2.16E-6 M=1 
MP0 out in vdd vdd  TSMC25DP  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 
+PD=2.16E-6 PS=2.16E-6 M=1 
   
   
   
   
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
