[2021-09-09 10:02:59,042]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 10:02:59,042]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:59,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; ".

Peak memory: 14434304 bytes

[2021-09-09 10:02:59,310]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:59,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34496512 bytes

[2021-09-09 10:02:59,433]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 10:02:59,434]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:59,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6549504 bytes

[2021-09-09 10:02:59,456]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 12:02:11,594]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 12:02:11,594]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:11,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; ".

Peak memory: 14270464 bytes

[2021-09-09 12:02:11,900]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:12,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34799616 bytes

[2021-09-09 12:02:12,035]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 12:02:12,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:13,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :26
score:100
	Report mapping result:
		klut_size()     :41
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14237696 bytes

[2021-09-09 12:02:13,828]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 13:32:14,169]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 13:32:14,169]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:14,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; ".

Peak memory: 13897728 bytes

[2021-09-09 13:32:14,476]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:14,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-09-09 13:32:14,603]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 13:32:14,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:16,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :22
score:100
	Report mapping result:
		klut_size()     :42
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14376960 bytes

[2021-09-09 13:32:16,421]mapper_test.py:220:[INFO]: area: 17 level: 4
[2021-09-09 15:07:12,894]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 15:07:12,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:12,894]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:13,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-09 15:07:13,035]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 15:07:13,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:14,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14245888 bytes

[2021-09-09 15:07:14,986]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-09 15:36:16,628]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 15:36:16,629]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:16,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:16,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34332672 bytes

[2021-09-09 15:36:16,801]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 15:36:16,801]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:18,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14290944 bytes

[2021-09-09 15:36:18,797]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-09 16:14:20,484]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 16:14:20,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:20,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:20,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-09-09 16:14:20,618]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 16:14:20,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:22,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14295040 bytes

[2021-09-09 16:14:22,578]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-09 16:49:03,683]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 16:49:03,683]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:03,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:03,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34394112 bytes

[2021-09-09 16:49:03,847]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 16:49:03,847]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:05,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14348288 bytes

[2021-09-09 16:49:05,723]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-09 17:25:24,817]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-09 17:25:24,817]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:24,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:24,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-09-09 17:25:24,972]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-09 17:25:24,972]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:26,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14233600 bytes

[2021-09-09 17:25:26,956]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-13 23:30:21,847]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-13 23:30:21,847]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:21,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:22,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33894400 bytes

[2021-09-13 23:30:22,021]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-13 23:30:22,022]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:23,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :22
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 12197888 bytes

[2021-09-13 23:30:23,788]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-13 23:42:27,688]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-13 23:42:27,689]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:27,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:27,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-09-13 23:42:27,858]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-13 23:42:27,858]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:27,891]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6676480 bytes

[2021-09-13 23:42:27,892]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-14 09:00:12,853]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-14 09:00:12,853]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:12,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:13,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34246656 bytes

[2021-09-14 09:00:13,018]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-14 09:00:13,019]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:14,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14372864 bytes

[2021-09-14 09:00:14,722]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-14 09:21:26,592]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-14 09:21:26,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:26,593]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:26,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33935360 bytes

[2021-09-14 09:21:26,771]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-14 09:21:26,772]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:26,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6627328 bytes

[2021-09-14 09:21:26,801]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-15 15:33:37,444]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-15 15:33:37,444]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:37,444]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:37,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34004992 bytes

[2021-09-15 15:33:37,554]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-15 15:33:37,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:39,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 14426112 bytes

[2021-09-15 15:33:39,160]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-15 15:54:48,107]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-15 15:54:48,108]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,108]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34025472 bytes

[2021-09-15 15:54:48,218]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-15 15:54:48,218]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6328320 bytes

[2021-09-15 15:54:48,244]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-18 14:04:05,840]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-18 14:04:05,841]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:05,841]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:05,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34177024 bytes

[2021-09-18 14:04:05,957]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-18 14:04:05,957]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:07,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11808768 bytes

[2021-09-18 14:04:07,595]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-18 16:28:40,168]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-18 16:28:40,168]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:40,168]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:40,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34017280 bytes

[2021-09-18 16:28:40,348]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-18 16:28:40,348]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:42,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-18 16:28:42,050]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-22 08:59:03,007]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-22 08:59:03,008]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:03,008]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:03,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-09-22 08:59:03,180]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-22 08:59:03,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:03,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	Report mapping result:
		klut_size()     :45
		klut.num_gates():20
		max delay       :4
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-09-22 08:59:03,976]mapper_test.py:220:[INFO]: area: 20 level: 4
[2021-09-22 11:27:19,842]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-22 11:27:19,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:19,843]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:19,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34287616 bytes

[2021-09-22 11:27:19,961]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-22 11:27:19,961]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:21,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-22 11:27:21,616]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-23 16:46:23,148]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-23 16:46:23,148]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:23,148]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:23,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-09-23 16:46:23,265]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 16:46:23,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:24,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-09-23 16:46:24,859]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-23 17:09:22,599]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-23 17:09:22,599]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:22,599]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:22,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-09-23 17:09:22,711]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 17:09:22,711]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:24,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-09-23 17:09:24,302]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-23 18:10:59,447]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-23 18:10:59,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:59,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:59,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-09-23 18:10:59,616]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-23 18:10:59,616]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:01,223]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11505664 bytes

[2021-09-23 18:11:01,223]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-27 16:38:06,600]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-27 16:38:06,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:06,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:06,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33927168 bytes

[2021-09-27 16:38:06,713]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-27 16:38:06,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:08,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-09-27 16:38:08,291]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-27 17:44:50,491]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-27 17:44:50,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:50,492]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:50,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34185216 bytes

[2021-09-27 17:44:50,636]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-27 17:44:50,636]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:52,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
balancing!
	current map manager:
		current min nodes:79
		current min depth:9
rewriting!
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-09-27 17:44:52,272]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-28 02:11:05,028]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-28 02:11:05,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:05,029]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:05,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33918976 bytes

[2021-09-28 02:11:05,145]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 02:11:05,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:06,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-09-28 02:11:06,730]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-28 16:50:29,215]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-28 16:50:29,216]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:29,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:29,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-09-28 16:50:29,330]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 16:50:29,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:30,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 12095488 bytes

[2021-09-28 16:50:30,915]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-09-28 17:29:31,899]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-09-28 17:29:31,899]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:31,899]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:32,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-09-28 17:29:32,018]mapper_test.py:156:[INFO]: area: 16 level: 4
[2021-09-28 17:29:32,019]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:33,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 12386304 bytes

[2021-09-28 17:29:33,602]mapper_test.py:220:[INFO]: area: 18 level: 4
[2021-10-09 10:42:42,089]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-09 10:42:42,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:42,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:42,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34398208 bytes

[2021-10-09 10:42:42,208]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 10:42:42,208]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:42,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6721536 bytes

[2021-10-09 10:42:42,249]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-09 11:25:14,702]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-09 11:25:14,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:14,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:14,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-09 11:25:14,813]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 11:25:14,813]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:14,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6713344 bytes

[2021-10-09 11:25:14,855]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-09 16:32:58,580]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-09 16:32:58,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:58,580]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:58,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34111488 bytes

[2021-10-09 16:32:58,697]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 16:32:58,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:59,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-09 16:32:59,563]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-09 16:50:06,033]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-09 16:50:06,033]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:06,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:06,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-10-09 16:50:06,200]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-09 16:50:06,201]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:07,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-09 16:50:07,114]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-12 11:00:49,855]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-12 11:00:49,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:49,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:49,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-10-12 11:00:49,973]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 11:00:49,974]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:51,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11091968 bytes

[2021-10-12 11:00:51,671]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-12 11:19:30,834]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-12 11:19:30,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:30,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:30,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34103296 bytes

[2021-10-12 11:19:30,957]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 11:19:30,958]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:31,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6295552 bytes

[2021-10-12 11:19:31,003]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-12 13:36:18,283]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-12 13:36:18,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:18,283]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:18,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34000896 bytes

[2021-10-12 13:36:18,452]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 13:36:18,452]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:20,144]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11022336 bytes

[2021-10-12 13:36:20,144]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-12 15:06:58,550]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-12 15:06:58,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:58,551]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:58,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-12 15:06:58,672]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 15:06:58,673]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:00,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :20
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11059200 bytes

[2021-10-12 15:07:00,336]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-12 18:51:55,851]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-12 18:51:55,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:55,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:56,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33845248 bytes

[2021-10-12 18:51:56,011]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-12 18:51:56,012]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:57,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-12 18:51:57,677]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-18 11:45:28,100]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-18 11:45:28,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:28,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:28,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33898496 bytes

[2021-10-18 11:45:28,218]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-18 11:45:28,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:29,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-10-18 11:45:29,922]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-18 12:04:19,839]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-18 12:04:19,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-10-18 12:04:19,964]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-18 12:04:19,964]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 5853184 bytes

[2021-10-18 12:04:19,991]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-19 14:12:16,551]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-19 14:12:16,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,716]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-10-19 14:12:16,717]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-19 14:12:16,718]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6029312 bytes

[2021-10-19 14:12:16,746]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-22 13:34:35,295]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-22 13:34:35,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:35,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:35,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-10-22 13:34:35,411]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 13:34:35,411]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:35,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:34:35,489]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-22 13:55:28,053]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-22 13:55:28,053]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:28,053]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:28,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-10-22 13:55:28,169]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 13:55:28,169]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:28,219]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 8826880 bytes

[2021-10-22 13:55:28,220]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-22 14:02:37,402]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-22 14:02:37,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:37,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34045952 bytes

[2021-10-22 14:02:37,523]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 14:02:37,524]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:37,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-22 14:02:37,550]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-22 14:05:58,216]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-22 14:05:58,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33959936 bytes

[2021-10-22 14:05:58,336]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-22 14:05:58,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 6111232 bytes

[2021-10-22 14:05:58,362]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-23 13:34:54,911]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-23 13:34:54,912]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:54,912]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:55,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33878016 bytes

[2021-10-23 13:34:55,034]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-23 13:34:55,034]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:56,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():21
		max delay       :4
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-23 13:34:56,669]mapper_test.py:224:[INFO]: area: 21 level: 4
[2021-10-24 17:46:34,868]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-24 17:46:34,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:34,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:34,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-10-24 17:46:34,986]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-24 17:46:34,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:36,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11550720 bytes

[2021-10-24 17:46:36,664]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-24 18:07:00,531]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-24 18:07:00,532]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:00,532]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:00,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-10-24 18:07:00,702]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-24 18:07:00,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:02,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:9
	current map manager:
		current min nodes:79
		current min depth:8
	current map manager:
		current min nodes:79
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :21
score:100
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-24 18:07:02,400]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-26 10:25:51,086]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-26 10:25:51,086]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:51,087]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34045952 bytes

[2021-10-26 10:25:51,206]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 10:25:51,206]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:51,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	current map manager:
		current min nodes:79
		current min depth:11
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 5808128 bytes

[2021-10-26 10:25:51,234]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-26 11:04:54,053]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-26 11:04:54,054]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:54,054]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:54,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-10-26 11:04:54,210]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 11:04:54,210]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:55,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11145216 bytes

[2021-10-26 11:04:55,860]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-26 11:25:34,181]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-26 11:25:34,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:34,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:34,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 11:25:34,303]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 11:25:34,304]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:35,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :45
		klut.num_gates():20
		max delay       :4
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-26 11:25:35,939]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-26 12:23:39,851]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-26 12:23:39,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:39,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:39,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33996800 bytes

[2021-10-26 12:23:39,968]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 12:23:39,968]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:41,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-26 12:23:41,614]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-26 14:13:19,438]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-26 14:13:19,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-10-26 14:13:19,561]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-26 14:13:19,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-26 14:13:19,580]mapper_test.py:224:[INFO]: area: 18 level: 4
[2021-10-29 16:10:24,759]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-10-29 16:10:24,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:24,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:24,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-10-29 16:10:24,877]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-10-29 16:10:24,877]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:24,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():46
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-29 16:10:24,897]mapper_test.py:224:[INFO]: area: 46 level: 4
[2021-11-03 09:52:17,669]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-03 09:52:17,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33914880 bytes

[2021-11-03 09:52:17,785]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 09:52:17,785]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,806]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():46
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig_output.v
	Peak memory: 5922816 bytes

[2021-11-03 09:52:17,806]mapper_test.py:226:[INFO]: area: 46 level: 4
[2021-11-03 10:04:28,587]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-03 10:04:28,587]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,587]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:28,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-11-03 10:04:28,713]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 10:04:28,713]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,741]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():46
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig_output.v
	Peak memory: 5890048 bytes

[2021-11-03 10:04:28,742]mapper_test.py:226:[INFO]: area: 46 level: 4
[2021-11-03 13:44:28,339]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-03 13:44:28,339]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:28,339]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:28,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33992704 bytes

[2021-11-03 13:44:28,471]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 13:44:28,471]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:28,500]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():46
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig_output.v
	Peak memory: 5910528 bytes

[2021-11-03 13:44:28,501]mapper_test.py:226:[INFO]: area: 46 level: 4
[2021-11-03 13:50:43,669]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-03 13:50:43,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34041856 bytes

[2021-11-03 13:50:43,792]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-03 13:50:43,792]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():46
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig_output.v
	Peak memory: 6000640 bytes

[2021-11-03 13:50:43,815]mapper_test.py:226:[INFO]: area: 46 level: 4
[2021-11-04 15:57:40,842]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-04 15:57:40,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34144256 bytes

[2021-11-04 15:57:40,959]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-04 15:57:40,960]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,989]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():21
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-04 15:57:40,989]mapper_test.py:226:[INFO]: area: 21 level: 4
[2021-11-16 12:28:30,000]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-16 12:28:30,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:30,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-11-16 12:28:30,174]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 12:28:30,174]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:30,201]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.00091 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():21
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 12:28:30,202]mapper_test.py:228:[INFO]: area: 21 level: 4
[2021-11-16 14:17:27,462]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-16 14:17:27,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34037760 bytes

[2021-11-16 14:17:27,582]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 14:17:27,583]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,609]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.000913 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():21
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-16 14:17:27,610]mapper_test.py:228:[INFO]: area: 21 level: 4
[2021-11-16 14:23:48,233]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-16 14:23:48,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:48,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:48,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-11-16 14:23:48,404]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-16 14:23:48,404]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:48,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.001457 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():21
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 14:23:48,434]mapper_test.py:228:[INFO]: area: 21 level: 4
[2021-11-17 16:36:26,881]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-17 16:36:26,881]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,881]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34295808 bytes

[2021-11-17 16:36:27,005]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-17 16:36:27,005]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.000952 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-17 16:36:27,030]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-18 10:19:03,610]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-18 10:19:03,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-11-18 10:19:03,734]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-18 10:19:03,735]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,767]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.003407 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-18 10:19:03,767]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-23 16:11:54,270]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-23 16:11:54,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33951744 bytes

[2021-11-23 16:11:54,394]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-23 16:11:54,394]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,420]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.002273 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-23 16:11:54,420]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-23 16:42:52,652]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-23 16:42:52,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:52,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34095104 bytes

[2021-11-23 16:42:52,828]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-23 16:42:52,829]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:52,851]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.002553 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-23 16:42:52,852]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 11:39:05,794]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 11:39:05,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33935360 bytes

[2021-11-24 11:39:05,964]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 11:39:05,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,989]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 5.1e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-24 11:39:05,990]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 12:02:20,086]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 12:02:20,087]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,087]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-11-24 12:02:20,257]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:02:20,257]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 4.9e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:02:20,281]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 12:06:06,273]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 12:06:06,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 12:06:06,393]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:06:06,393]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.000981 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-24 12:06:06,412]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 12:11:42,496]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 12:11:42,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:11:42,615]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:11:42,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00033 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():16
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 5517312 bytes

[2021-11-24 12:11:42,640]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 12:58:05,161]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 12:58:05,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34054144 bytes

[2021-11-24 12:58:05,279]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 12:58:05,280]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.000955 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-24 12:58:05,306]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 13:11:55,562]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 13:11:55,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:55,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:55,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-11-24 13:11:55,681]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 13:11:55,682]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:57,395]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 0.000965 secs
Mapping time: 0.001044 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 11071488 bytes

[2021-11-24 13:11:57,396]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-24 13:34:48,566]mapper_test.py:79:[INFO]: run case "cordic_comb"
[2021-11-24 13:34:48,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:48,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:48,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      55.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      18.0.  Edge =       55.  Cut =      283.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      275.  T =     0.00 sec
P:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      278.  T =     0.00 sec
F:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       53.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      228.  T =     0.00 sec
A:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
E:  Del =    4.00.  Ar =      16.0.  Edge =       51.  Cut =      206.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %
Peak memory: 33943552 bytes

[2021-11-24 13:34:48,682]mapper_test.py:160:[INFO]: area: 16 level: 4
[2021-11-24 13:34:48,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:50,386]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
Mapping time: 5e-05 secs
Mapping time: 5.3e-05 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():18
		max delay       :4
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v
	Peak memory: 10985472 bytes

[2021-11-24 13:34:50,386]mapper_test.py:228:[INFO]: area: 18 level: 4
