[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PropBinding/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 87
LIB: work
FILE: ${SURELOG_DIR}/tests/PropBinding/dut.sv
n<> u<86> t<Top_level_rule> c<1> l<3:1> el<21:1>
  n<> u<1> t<Null_rule> p<86> s<85> l<3:1> el<3:1>
  n<> u<85> t<Source_text> p<86> c<84> l<3:1> el<18:10>
    n<> u<84> t<Description> p<85> c<83> l<3:1> el<18:10>
      n<> u<83> t<Module_declaration> p<84> c<24> l<3:1> el<18:10>
        n<> u<24> t<Module_ansi_header> p<83> c<2> s<25> l<3:1> el<7:3>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<3:1> el<3:7>
          n<clock_divider_assertions> u<3> t<STRING_CONST> p<24> s<4> l<3:8> el<3:32>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<3:33> el<3:33>
          n<> u<23> t<Port_declaration_list> p<24> c<10> l<3:33> el<7:2>
            n<> u<10> t<Ansi_port_declaration> p<23> c<8> s<16> l<4:5> el<4:14>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<4:5> el<4:10>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<4:5> el<4:10>
                n<> u<7> t<Net_port_type> p<8> c<6> l<4:11> el<4:11>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<4:11> el<4:11>
              n<clk> u<9> t<STRING_CONST> p<10> l<4:11> el<4:14>
            n<> u<16> t<Ansi_port_declaration> p<23> c<14> s<22> l<5:5> el<5:16>
              n<> u<14> t<Net_port_header> p<16> c<11> s<15> l<5:5> el<5:10>
                n<> u<11> t<PortDir_Inp> p<14> s<13> l<5:5> el<5:10>
                n<> u<13> t<Net_port_type> p<14> c<12> l<5:11> el<5:11>
                  n<> u<12> t<Data_type_or_implicit> p<13> l<5:11> el<5:11>
              n<reset> u<15> t<STRING_CONST> p<16> l<5:11> el<5:16>
            n<> u<22> t<Ansi_port_declaration> p<23> c<20> l<6:5> el<6:18>
              n<> u<20> t<Net_port_header> p<22> c<17> s<21> l<6:5> el<6:10>
                n<> u<17> t<PortDir_Inp> p<20> s<19> l<6:5> el<6:10>
                n<> u<19> t<Net_port_type> p<20> c<18> l<6:11> el<6:11>
                  n<> u<18> t<Data_type_or_implicit> p<19> l<6:11> el<6:11>
              n<clk_out> u<21> t<STRING_CONST> p<22> l<6:11> el<6:18>
        n<// Prop> u<25> t<LINE_COMMENT> p<83> s<63> l<9:5> el<9:12>
        n<> u<63> t<Non_port_module_item> p<83> c<62> s<64> l<10:5> el<13:16>
          n<> u<62> t<Module_or_generate_item> p<63> c<61> l<10:5> el<13:16>
            n<> u<61> t<Module_common_item> p<62> c<60> l<10:5> el<13:16>
              n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<10:5> el<13:16>
                n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<10:5> el<13:16>
                  n<> u<58> t<Assertion_item_declaration> p<59> c<57> l<10:5> el<13:16>
                    n<> u<57> t<Property_declaration> p<58> c<26> l<10:5> el<13:16>
                      n<p_reset> u<26> t<STRING_CONST> p<57> s<54> l<10:14> el<10:21>
                      n<> u<54> t<Property_spec> p<57> c<33> s<55> l<11:9> el<12:31>
                        n<> u<33> t<Clocking_event> p<54> c<32> s<53> l<11:9> el<11:23>
                          n<> u<32> t<Event_expression> p<33> c<27> l<11:11> el<11:22>
                            n<> u<27> t<Edge_Posedge> p<32> s<31> l<11:11> el<11:18>
                            n<> u<31> t<Expression> p<32> c<30> l<11:19> el<11:22>
                              n<> u<30> t<Primary> p<31> c<29> l<11:19> el<11:22>
                                n<> u<29> t<Primary_literal> p<30> c<28> l<11:19> el<11:22>
                                  n<clk> u<28> t<STRING_CONST> p<29> l<11:19> el<11:22>
                        n<> u<53> t<Property_expr> p<54> c<39> l<12:9> el<12:31>
                          n<> u<39> t<Sequence_expr> p<53> c<38> s<52> l<12:9> el<12:14>
                            n<> u<38> t<Expression_or_dist> p<39> c<37> l<12:9> el<12:14>
                              n<> u<37> t<Expression> p<38> c<36> l<12:9> el<12:14>
                                n<> u<36> t<Primary> p<37> c<35> l<12:9> el<12:14>
                                  n<> u<35> t<Primary_literal> p<36> c<34> l<12:9> el<12:14>
                                    n<reset> u<34> t<STRING_CONST> p<35> l<12:9> el<12:14>
                          n<> u<52> t<OVERLAP_IMPLY> p<53> s<51> l<12:15> el<12:18>
                          n<> u<51> t<Property_expr> p<53> c<50> l<12:19> el<12:31>
                            n<> u<50> t<Sequence_expr> p<51> c<41> l<12:19> el<12:31>
                              n<> u<41> t<Cycle_delay_range> p<50> c<40> s<49> l<12:19> el<12:22>
                                n<##1> u<40> t<POUND_POUND_DELAY> p<41> l<12:19> el<12:22>
                              n<> u<49> t<Sequence_expr> p<50> c<48> l<12:23> el<12:31>
                                n<> u<48> t<Expression_or_dist> p<49> c<47> l<12:23> el<12:31>
                                  n<> u<47> t<Expression> p<48> c<46> l<12:23> el<12:31>
                                    n<> u<46> t<Unary_Not> p<47> s<45> l<12:23> el<12:24>
                                    n<> u<45> t<Expression> p<47> c<44> l<12:24> el<12:31>
                                      n<> u<44> t<Primary> p<45> c<43> l<12:24> el<12:31>
                                        n<> u<43> t<Primary_literal> p<44> c<42> l<12:24> el<12:31>
                                          n<clk_out> u<42> t<STRING_CONST> p<43> l<12:24> el<12:31>
                      n<// clk_out should be low if counter is reset> u<55> t<LINE_COMMENT> p<57> s<56> l<12:34> el<12:78>
                      n<> u<56> t<ENDPROPERTY> p<57> l<13:5> el<13:16>
        n<// Assert Property> u<64> t<LINE_COMMENT> p<83> s<81> l<15:5> el<15:23>
        n<> u<81> t<Non_port_module_item> p<83> c<80> s<82> l<16:5> el<16:31>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<16:5> el<16:31>
            n<> u<79> t<Module_common_item> p<80> c<78> l<16:5> el<16:31>
              n<> u<78> t<Assertion_item> p<79> c<77> l<16:5> el<16:31>
                n<> u<77> t<Concurrent_assertion_item> p<78> c<76> l<16:5> el<16:31>
                  n<> u<76> t<Concurrent_assertion_statement> p<77> c<75> l<16:5> el<16:31>
                    n<> u<75> t<Assert_property_statement> p<76> c<72> l<16:5> el<16:31>
                      n<> u<72> t<Property_spec> p<75> c<71> s<74> l<16:22> el<16:29>
                        n<> u<71> t<Property_expr> p<72> c<70> l<16:22> el<16:29>
                          n<> u<70> t<Sequence_expr> p<71> c<69> l<16:22> el<16:29>
                            n<> u<69> t<Expression_or_dist> p<70> c<68> l<16:22> el<16:29>
                              n<> u<68> t<Expression> p<69> c<67> l<16:22> el<16:29>
                                n<> u<67> t<Primary> p<68> c<66> l<16:22> el<16:29>
                                  n<> u<66> t<Primary_literal> p<67> c<65> l<16:22> el<16:29>
                                    n<p_reset> u<65> t<STRING_CONST> p<66> l<16:22> el<16:29>
                      n<> u<74> t<Action_block> p<75> c<73> l<16:30> el<16:31>
                        n<> u<73> t<Statement_or_null> p<74> l<16:30> el<16:31>
        n<> u<82> t<ENDMODULE> p<83> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PropBinding/dut.sv:3:1: No timescale set for "clock_divider_assertions".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PropBinding/dut.sv:3:1: Compile module "work@clock_divider_assertions".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assert                                                 1
Constant                                               1
Design                                                 1
Identifier                                             1
IntTypespec                                            1
Module                                                 1
ModuleTypespec                                         1
Net                                                    3
Operation                                              4
Port                                                   3
PropertyDecl                                           1
PropertySpec                                           2
RefObj                                                 4
RefTypespec                                            1
SourceFile                                             1
------------------------------------------------------------
Total:                                                26
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PropBinding/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PropBinding/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@clock_divider_assertions), line:3:8, endln:3:32
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:work@clock_divider_assertions
  |vpiPropertyDecl:
  \_PropertyDecl: (work@clock_divider_assertions.p_reset), line:10:5, endln:13:16
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:p_reset
    |vpiFullName:work@clock_divider_assertions.p_reset
    |vpiPropertySpec:
    \_PropertySpec: , line:11:9, endln:12:31
      |vpiParent:
      \_PropertyDecl: (work@clock_divider_assertions.p_reset), line:10:5, endln:13:16
      |vpiClockingEvent:
      \_Operation: , line:11:11, endln:11:22
        |vpiParent:
        \_PropertySpec: , line:11:9, endln:12:31
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@clock_divider_assertions.p_reset.clk), line:11:19, endln:11:22
          |vpiParent:
          \_Operation: , line:11:11, endln:11:22
          |vpiName:clk
          |vpiFullName:work@clock_divider_assertions.p_reset.clk
          |vpiActual:
          \_Net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
      |vpiPropertyExpr:
      \_Operation: , line:12:9, endln:12:31
        |vpiParent:
        \_PropertySpec: , line:11:9, endln:12:31
        |vpiOpType:52
        |vpiOperand:
        \_RefObj: (work@clock_divider_assertions.p_reset.reset), line:12:9, endln:12:14
          |vpiParent:
          \_Operation: , line:12:9, endln:12:31
          |vpiName:reset
          |vpiFullName:work@clock_divider_assertions.p_reset.reset
          |vpiActual:
          \_Net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
        |vpiOperand:
        \_Operation: , line:12:19, endln:12:31
          |vpiParent:
          \_Operation: , line:12:9, endln:12:31
          |vpiOpType:53
          |vpiOperand:
          \_Constant: , line:12:19, endln:12:22
            |vpiParent:
            \_Operation: , line:12:19, endln:12:31
            |vpiTypespec:
            \_RefTypespec: (work@clock_divider_assertions.p_reset), line:12:19, endln:12:22
              |vpiParent:
              \_Constant: , line:12:19, endln:12:22
              |vpiFullName:work@clock_divider_assertions.p_reset
              |vpiActual:
              \_IntTypespec: 
            |vpiConstType:9
            |vpiSize:64
            |vpiDecompile:1
            |vpiValue:1
          |vpiOperand:
          \_Operation: , line:12:23, endln:12:31
            |vpiParent:
            \_Operation: , line:12:19, endln:12:31
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@clock_divider_assertions.p_reset.clk_out), line:12:24, endln:12:31
              |vpiParent:
              \_Operation: , line:12:23, endln:12:31
              |vpiName:clk_out
              |vpiFullName:work@clock_divider_assertions.p_reset.clk_out
              |vpiActual:
              \_Net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
  |vpiConcurrentAssertions:
  \_Assert: (work@clock_divider_assertions), line:16:5, endln:16:31
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiFullName:work@clock_divider_assertions
    |vpiProperty:
    \_PropertySpec: , line:16:22, endln:16:29
      |vpiParent:
      \_Assert: (work@clock_divider_assertions), line:16:5, endln:16:31
      |vpiPropertyExpr:
      \_RefObj: (work@clock_divider_assertions.p_reset), line:16:22, endln:16:29
        |vpiParent:
        \_PropertySpec: , line:16:22, endln:16:29
        |vpiName:p_reset
        |vpiFullName:work@clock_divider_assertions.p_reset
        |vpiActual:
        \_PropertyDecl: (work@clock_divider_assertions.p_reset), line:10:5, endln:13:16
  |vpiImportTypespec:
  \_Net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk
    |vpiFullName:work@clock_divider_assertions.clk
  |vpiImportTypespec:
  \_Net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:reset
    |vpiFullName:work@clock_divider_assertions.reset
  |vpiImportTypespec:
  \_Net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk_out
    |vpiFullName:work@clock_divider_assertions.clk_out
  |vpiImportTypespec:
  \_Assert: (work@clock_divider_assertions), line:16:5, endln:16:31
  |vpiDefName:work@clock_divider_assertions
  |vpiNet:
  \_Net: (work@clock_divider_assertions.clk), line:4:11, endln:4:14
  |vpiNet:
  \_Net: (work@clock_divider_assertions.reset), line:5:11, endln:5:16
  |vpiNet:
  \_Net: (work@clock_divider_assertions.clk_out), line:6:11, endln:6:18
  |vpiPort:
  \_Port: (clk), line:4:11, endln:4:14
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:5:11, endln:5:16
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (clk_out), line:6:11, endln:6:18
    |vpiParent:
    \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
    |vpiName:clk_out
    |vpiDirection:1
|vpiTypespec:
\_IntTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_ModuleTypespec: (work@clock_divider_assertions)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@clock_divider_assertions
  |vpiModule:
  \_Module: work@clock_divider_assertions (work@clock_divider_assertions), file:${SURELOG_DIR}/tests/PropBinding/dut.sv, line:3:1, endln:18:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PropBinding/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/PropBinding/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              26      26       0         0
----------------------------------------------------------------
                                    26      26       0         0
===================== END REDUCTION RESULT =====================
