$date
	Tue Jan 27 19:11:33 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb4 $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sin $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ sin $end
$var wire 1 ! sout $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
1#
0"
x!
$end
#5
0!
b0 %
0$
0#
1"
#10
0"
#15
b1 %
1"
1$
1#
#20
0"
#25
b11 %
1"
#30
0"
#35
b111 %
1"
#40
0"
#45
1!
b1110 %
1"
0$
#50
0"
#55
b1100 %
1"
