#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 31 18:45:06 2022
# Process ID: 13928
# Current directory: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19576 D:\WorkSpace\Git_Project\RISC-V_CPU\vivado\test1\project\project_1.xpr
# Log file: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/vivado.log
# Journal file: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/WorkTools/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 756.488 ; gain = 125.766
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'soc_top_inst/clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 5300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, soc_top_inst/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'soc_top_inst/clk_wiz_0/sys_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'soc_top_inst/clk_wiz_0/inst'
Finished Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'soc_top_inst/clk_wiz_0/inst'
Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'soc_top_inst/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.855 ; gain = 575.203
Finished Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'soc_top_inst/clk_wiz_0/inst'
Parsing XDC File [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1697.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1755.180 ; gain = 883.383
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 18:50:30 2022...
