

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec  8 09:14:22 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  266|    3|  267|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_dut_calc_svd_fu_76  |dut_calc_svd  |  264|  264|  264|  264|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    436|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     31|    7892|  12275|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|      70|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     31|    7962|  12715|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       7|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+------+-------+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------+--------------+---------+-------+------+-------+
    |grp_dut_calc_svd_fu_76  |dut_calc_svd  |        0|     31|  7892|  12275|
    +------------------------+--------------+---------+-------+------+-------+
    |Total                   |              |        0|     31|  7892|  12275|
    +------------------------+--------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_106_p2     |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i_fu_207_p2  |     -    |      0|  0|   32|           1|          32|
    |tmp_13_i_i_fu_120_p2    |     -    |      0|  0|    8|           7|           8|
    |cond_fu_221_p2          |   icmp   |      0|  0|   11|          32|           1|
    |tmp_15_i_i_fu_166_p2    |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_41               |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_200_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_213_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_130_p3   |  select  |      0|  0|    9|           1|           9|
    |tmp_17_i_i_fu_172_p2    |    shl   |      0|  0|  239|          78|          78|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  436|         154|         226|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          4|    1|          4|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_in_V_read    |   1|          3|    1|          3|
    |strm_out_V_write  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |   4|         11|    4|         11|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_reg_grp_dut_calc_svd_fu_76_ap_start  |   1|   0|    1|          0|
    |cond_reg_248                            |   1|   0|    1|          0|
    |isNeg_reg_237                           |   1|   0|    1|          0|
    |loc_V_1_reg_232                         |  23|   0|   23|          0|
    |p_Val2_s_reg_227                        |  32|   0|   32|          0|
    |sh_assign_1_reg_242                     |   9|   0|    9|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  70|   0|   70|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_1 [1/1] 4.38ns
_ifconv:5  %tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_1 to i32

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_13_i_i [1/1] 1.72ns
_ifconv:15  %tmp_13_i_i = sub i8 127, %loc_V

ST_1: tmp_13_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_13_i_i_cast = sext i8 %tmp_13_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_13_i_i_cast, i9 %sh_assign


 <State 2>: 7.74ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str40, [1 x i8]* @p_str41, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str42)

ST_2: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38)

ST_2: stg_16 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !167

ST_2: stg_17 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !173

ST_2: stg_18 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_s [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_14_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_14_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_15_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_15_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_17_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_17_i_i = shl i78 %tmp_i_i, %tmp_14_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_15_i_i, i32 23)

ST_2: tmp_2 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_2 = zext i1 %tmp to i32

ST_2: tmp_3 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_17_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_2, i32 %tmp_3

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 0.00ns (grouped into LUT with out node cond)
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: cond [1/1] 2.52ns (out node of the LUT)
_ifconv:29  %cond = icmp eq i32 %p_Val2_5, 1

ST_2: stg_34 [1/1] 0.00ns
_ifconv:30  br i1 %cond, label %0, label %._crit_edge

ST_2: stg_35 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 0.00ns
ST_3: stg_36 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_37 [1/1] 0.00ns
:1  br label %._crit_edge

ST_3: stg_38 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_1                 (read          ) [ 0000]
p_Val2_s              (bitcast       ) [ 0010]
loc_V                 (partselect    ) [ 0000]
loc_V_1               (trunc         ) [ 0010]
tmp_i_i_i_cast1       (zext          ) [ 0000]
sh_assign             (add           ) [ 0000]
isNeg                 (bitselect     ) [ 0010]
tmp_13_i_i            (sub           ) [ 0000]
tmp_13_i_i_cast       (sext          ) [ 0000]
sh_assign_1           (select        ) [ 0010]
empty                 (specinterface ) [ 0000]
empty_7               (specinterface ) [ 0000]
stg_16                (specbitsmap   ) [ 0000]
stg_17                (specbitsmap   ) [ 0000]
stg_18                (spectopmodule ) [ 0000]
p_Result_s            (bitselect     ) [ 0000]
p_Result_1            (bitconcatenate) [ 0000]
tmp_i_i               (zext          ) [ 0000]
sh_assign_1_cast      (sext          ) [ 0000]
sh_assign_1_cast_cast (sext          ) [ 0000]
tmp_14_i_i            (zext          ) [ 0000]
tmp_15_i_i            (lshr          ) [ 0000]
tmp_17_i_i            (shl           ) [ 0000]
tmp                   (bitselect     ) [ 0000]
tmp_2                 (zext          ) [ 0000]
tmp_3                 (partselect    ) [ 0000]
p_Val2_3              (select        ) [ 0000]
p_Val2_8_i_i          (sub           ) [ 0000]
p_Val2_5              (select        ) [ 0000]
cond                  (icmp          ) [ 0011]
stg_34                (br            ) [ 0000]
stg_36                (call          ) [ 0000]
stg_37                (br            ) [ 0000]
stg_38                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_svd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_dut_calc_svd_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_35/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Val2_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="loc_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="0" index="3" bw="6" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="loc_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_i_i_i_cast1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sh_assign_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="isNeg_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_13_i_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13_i_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_13_i_i_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_i_i_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sh_assign_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="0" index="2" bw="9" slack="0"/>
<pin id="134" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Result_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="23" slack="1"/>
<pin id="149" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_i_i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sh_assign_1_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sh_assign_1_cast_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="1"/>
<pin id="161" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_14_i_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_15_i_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_15_i_i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_17_i_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_17_i_i/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="78" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Val2_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_Val2_8_i_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i_i/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Val2_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="cond_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_Val2_s_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="232" class="1005" name="loc_V_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="23" slack="1"/>
<pin id="234" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="isNeg_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="242" class="1005" name="sh_assign_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="cond_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="70" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="84" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="84" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="88" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="88" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="112" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="106" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="145" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="152" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="172" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="186" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="190" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="138" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="200" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="84" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="235"><net_src comp="98" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="240"><net_src comp="112" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="245"><net_src comp="130" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="251"><net_src comp="221" pin="2"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {2 3 }
 - Input state : 
	Port: dut : strm_in_V | {1 2 3 }
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_13_i_i : 2
		tmp_13_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_14_i_i : 1
		tmp_15_i_i : 1
		tmp_17_i_i : 2
		tmp : 2
		tmp_2 : 3
		tmp_3 : 3
		p_Val2_3 : 4
		p_Val2_8_i_i : 5
		p_Val2_5 : 6
		cond : 7
		stg_34 : 8
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |    grp_dut_calc_svd_fu_76    |    31   |  34.956 |   8087  |  11595  |
|----------|------------------------------|---------|---------|---------|---------|
|    shl   |       tmp_17_i_i_fu_172      |    0    |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      sh_assign_1_fu_130      |    0    |    0    |    0    |    9    |
|  select  |        p_Val2_3_fu_200       |    0    |    0    |    0    |    32   |
|          |        p_Val2_5_fu_213       |    0    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|   lshr   |       tmp_15_i_i_fu_166      |    0    |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|---------|
|    sub   |       tmp_13_i_i_fu_120      |    0    |    0    |    0    |    8    |
|          |      p_Val2_8_i_i_fu_207     |    0    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |          cond_fu_221         |    0    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |       sh_assign_fu_106       |    0    |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |       tmp_1_read_fu_70       |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|          loc_V_fu_88         |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_190         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |         loc_V_1_fu_98        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |    tmp_i_i_i_cast1_fu_102    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_i_i_fu_152        |    0    |    0    |    0    |    0    |
|          |       tmp_14_i_i_fu_162      |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_186         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         isNeg_fu_112         |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_s_fu_138      |    0    |    0    |    0    |    0    |
|          |          tmp_fu_178          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |    tmp_13_i_i_cast_fu_126    |    0    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_156   |    0    |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_159 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|       p_Result_1_fu_145      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    31   |  34.956 |   8087  |  11878  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    cond_reg_248   |    1   |
|   isNeg_reg_237   |    1   |
|  loc_V_1_reg_232  |   23   |
|  p_Val2_s_reg_227 |   32   |
|sh_assign_1_reg_242|    9   |
+-------------------+--------+
|       Total       |   66   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   31   |   34   |  8087  |  11878 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   31   |   34   |  8153  |  11878 |
+-----------+--------+--------+--------+--------+
