# Verilog_UART_receiver
UART receiver module built with Verilog HDL. Built for the MAX 10 FPGA

See UART_receiver_report.pdf for project details and simulation results.
