<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="adder8bit00" device="LCMXO2-7000HE-5TG144C" default_implementation="adder8bit00">
    <Options>
        <Option name="HDL type" value="Verilog"/>
    </Options>
    <Implementation title="adder8bit00" dir="adder8bit00" description="adder8bit00" synthesis="synplify" default_strategy="Strategy1">
        <Options>
            <Option name="HDL type" value="Verilog"/>
            <Option name="def_top" value="adder4bit00"/>
            <Option name="lib" value="work"/>
        </Options>
        <Source name="remote_files/sources/Arquitectura/addertbt00/xor00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/and00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/pakageha00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/ha00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/or00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/packagefa00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/fa00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/xnor00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="remote_files/sources/Arquitectura/addertbt00/packageadder4bit00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="adder8bit00.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work" top_module="adder4bit00"/>
        </Source>
        <Source name="adder8bit00.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="adder8bit00/adder8bit00.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="adder8bit001.sty"/>
</BaliProject>
