

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Sun Nov 24 10:25:15 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28| 0.280 us | 0.280 us |   28|   28|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1_GEMM_3D_FLOAT_LOOP_3  |       26|       26|         5|          2|          1|    12|    yes   |
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_V724_1 = alloca i32"   --->   Operation 8 'alloca' 'output_V724_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_V723_1 = alloca i32"   --->   Operation 9 'alloca' 'output_V723_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_V_1 = alloca i32"   --->   Operation 10 'alloca' 'output_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_V722_1 = alloca i32"   --->   Operation 11 'alloca' 'output_V722_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V7_1 = alloca i32"   --->   Operation 12 'alloca' 'output_V7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_V16_1 = alloca i32"   --->   Operation 13 'alloca' 'output_V16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_V621_1 = alloca i32"   --->   Operation 14 'alloca' 'output_V621_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_V620_1 = alloca i32"   --->   Operation 15 'alloca' 'output_V620_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_V17_1 = alloca i32"   --->   Operation 16 'alloca' 'output_V17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_V619_1 = alloca i32"   --->   Operation 17 'alloca' 'output_V619_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V6_1 = alloca i32"   --->   Operation 18 'alloca' 'output_V6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_V18_1 = alloca i32"   --->   Operation 19 'alloca' 'output_V18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_44 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read15)" [./layer.h:264]   --->   Operation 20 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read14)" [./layer.h:264]   --->   Operation 21 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_46 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read13)" [./layer.h:264]   --->   Operation 22 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_47 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read12)" [./layer.h:264]   --->   Operation 23 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_48 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read11)" [./layer.h:264]   --->   Operation 24 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1026 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [./layer.h:264]   --->   Operation 25 'read' 'p_read1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read925 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [./layer.h:264]   --->   Operation 26 'read' 'p_read925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read824 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [./layer.h:264]   --->   Operation 27 'read' 'p_read824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read723 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [./layer.h:264]   --->   Operation 28 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read622 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [./layer.h:264]   --->   Operation 29 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read521 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [./layer.h:264]   --->   Operation 30 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read420 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [./layer.h:264]   --->   Operation 31 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read319 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [./layer.h:264]   --->   Operation 32 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read218 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [./layer.h:264]   --->   Operation 33 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read117 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [./layer.h:264]   --->   Operation 34 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [./layer.h:264]   --->   Operation 35 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:267]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln267, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:267]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln270_2, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:270]   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%k_0_0 = phi i2 [ 0, %0 ], [ %add_ln269, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:269]   --->   Operation 39 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln267 = icmp eq i4 %indvar_flatten, -4" [./layer.h:267]   --->   Operation 40 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln267 = add i4 %indvar_flatten, 1" [./layer.h:267]   --->   Operation 41 'add' 'add_ln267' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %2, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:267]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [./layer.h:267]   --->   Operation 43 'add' 'i' <Predicate = (!icmp_ln267)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln269 = icmp eq i2 %k_0_0, -1" [./layer.h:269]   --->   Operation 44 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln270 = select i1 %icmp_ln269, i2 0, i2 %k_0_0" [./layer.h:270]   --->   Operation 45 'select' 'select_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln270_2 = select i1 %icmp_ln269, i3 %i, i3 %i_0" [./layer.h:270]   --->   Operation 46 'select' 'select_ln270_2' <Predicate = (!icmp_ln267)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln270_2, i2 0)" [./layer.h:272]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i5 %tmp to i64" [./layer.h:272]   --->   Operation 48 'zext' 'zext_ln1117' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [16 x i32]* %input_2_0_V, i64 0, i64 %zext_ln1117" [./layer.h:272]   --->   Operation 49 'getelementptr' 'input_2_0_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln1117 = or i5 %tmp, 1" [./layer.h:272]   --->   Operation 50 'or' 'or_ln1117' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln1117)" [./layer.h:272]   --->   Operation 51 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_3 = getelementptr [16 x i32]* %input_2_0_V, i64 0, i64 %tmp_35" [./layer.h:272]   --->   Operation 52 'getelementptr' 'input_2_0_V_addr_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [16 x i32]* %input_2_1_V, i64 0, i64 %zext_ln1117" [./layer.h:272]   --->   Operation 53 'getelementptr' 'input_2_1_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_3 = getelementptr [16 x i32]* %input_2_1_V, i64 0, i64 %tmp_35" [./layer.h:272]   --->   Operation 54 'getelementptr' 'input_2_1_V_addr_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [16 x i32]* %input_2_2_V, i64 0, i64 %zext_ln1117" [./layer.h:272]   --->   Operation 55 'getelementptr' 'input_2_2_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_3 = getelementptr [16 x i32]* %input_2_2_V, i64 0, i64 %tmp_35" [./layer.h:272]   --->   Operation 56 'getelementptr' 'input_2_2_V_addr_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i3 %select_ln270_2 to i2" [./layer.h:270]   --->   Operation 57 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.95ns)   --->   "%tmp_27 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_read16, i32 %p_read117, i32 %p_read218, i32 %p_read319, i2 %trunc_ln270)" [./layer.h:272]   --->   Operation 58 'mux' 'tmp_27' <Predicate = (!icmp_ln267)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%input_2_0_V_load = load i32* %input_2_0_V_addr, align 4" [./layer.h:272]   --->   Operation 59 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%input_2_1_V_load = load i32* %input_2_1_V_addr, align 4" [./layer.h:272]   --->   Operation 60 'load' 'input_2_1_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%input_2_2_V_load = load i32* %input_2_2_V_addr, align 4" [./layer.h:272]   --->   Operation 61 'load' 'input_2_2_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 62 [1/1] (1.95ns)   --->   "%tmp_29 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_read420, i32 %p_read521, i32 %p_read622, i32 %p_read723, i2 %trunc_ln270)" [./layer.h:272]   --->   Operation 62 'mux' 'tmp_29' <Predicate = (!icmp_ln267)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%input_2_0_V_load_1 = load i32* %input_2_0_V_addr_3, align 4" [./layer.h:272]   --->   Operation 63 'load' 'input_2_0_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%input_2_1_V_load_1 = load i32* %input_2_1_V_addr_3, align 4" [./layer.h:272]   --->   Operation 64 'load' 'input_2_1_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%input_2_2_V_load_1 = load i32* %input_2_2_V_addr_3, align 4" [./layer.h:272]   --->   Operation 65 'load' 'input_2_2_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 66 [1/1] (1.95ns)   --->   "%tmp_31 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_read824, i32 %p_read925, i32 %p_read1026, i32 %p_read_48, i2 %trunc_ln270)" [./layer.h:272]   --->   Operation 66 'mux' 'tmp_31' <Predicate = (!icmp_ln267)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.95ns)   --->   "%tmp_33 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i2 %trunc_ln270)" [./layer.h:272]   --->   Operation 67 'mux' 'tmp_33' <Predicate = (!icmp_ln267)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln270, label %branch7 [
    i2 0, label %branch1.GEMM_3D_FLOAT_LOOP_3_end_crit_edge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./layer.h:272]   --->   Operation 68 'switch' <Predicate = (!icmp_ln267 & select_ln270 == 1)> <Delay = 1.30>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 69 'br' <Predicate = (!icmp_ln267 & select_ln270 == 1 & trunc_ln270 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 70 'br' <Predicate = (!icmp_ln267 & select_ln270 == 1 & trunc_ln270 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 71 'br' <Predicate = (!icmp_ln267 & select_ln270 == 1 & trunc_ln270 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 72 'br' <Predicate = (!icmp_ln267 & select_ln270 == 1 & trunc_ln270 == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln270, label %branch3 [
    i2 0, label %branch0.GEMM_3D_FLOAT_LOOP_3_end_crit_edge
    i2 1, label %branch166
    i2 -2, label %branch267
  ]" [./layer.h:272]   --->   Operation 73 'switch' <Predicate = (!icmp_ln267 & select_ln270 == 0)> <Delay = 1.30>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 74 'br' <Predicate = (!icmp_ln267 & select_ln270 == 0 & trunc_ln270 == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 75 'br' <Predicate = (!icmp_ln267 & select_ln270 == 0 & trunc_ln270 == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 76 'br' <Predicate = (!icmp_ln267 & select_ln270 == 0 & trunc_ln270 == 0)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 77 'br' <Predicate = (!icmp_ln267 & select_ln270 == 0 & trunc_ln270 == 3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln270, label %branch11 [
    i2 0, label %branch2.GEMM_3D_FLOAT_LOOP_3_end_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [./layer.h:272]   --->   Operation 78 'switch' <Predicate = (!icmp_ln267 & select_ln270 != 0 & select_ln270 != 1)> <Delay = 1.30>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 79 'br' <Predicate = (!icmp_ln267 & select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 80 'br' <Predicate = (!icmp_ln267 & select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 81 'br' <Predicate = (!icmp_ln267 & select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %GEMM_3D_FLOAT_LOOP_3_end" [./layer.h:272]   --->   Operation 82 'br' <Predicate = (!icmp_ln267 & select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln1117_1 = or i5 %tmp, 2" [./layer.h:272]   --->   Operation 83 'or' 'or_ln1117_1' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln1117_1)" [./layer.h:272]   --->   Operation 84 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_4 = getelementptr [16 x i32]* %input_2_0_V, i64 0, i64 %tmp_36" [./layer.h:272]   --->   Operation 85 'getelementptr' 'input_2_0_V_addr_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln1117_2 = or i5 %tmp, 3" [./layer.h:272]   --->   Operation 86 'or' 'or_ln1117_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln1117_2)" [./layer.h:272]   --->   Operation 87 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%input_2_0_V_addr_5 = getelementptr [16 x i32]* %input_2_0_V, i64 0, i64 %tmp_37" [./layer.h:272]   --->   Operation 88 'getelementptr' 'input_2_0_V_addr_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_4 = getelementptr [16 x i32]* %input_2_1_V, i64 0, i64 %tmp_36" [./layer.h:272]   --->   Operation 89 'getelementptr' 'input_2_1_V_addr_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_2_1_V_addr_5 = getelementptr [16 x i32]* %input_2_1_V, i64 0, i64 %tmp_37" [./layer.h:272]   --->   Operation 90 'getelementptr' 'input_2_1_V_addr_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_4 = getelementptr [16 x i32]* %input_2_2_V, i64 0, i64 %tmp_36" [./layer.h:272]   --->   Operation 91 'getelementptr' 'input_2_2_V_addr_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%input_2_2_V_addr_5 = getelementptr [16 x i32]* %input_2_2_V, i64 0, i64 %tmp_37" [./layer.h:272]   --->   Operation 92 'getelementptr' 'input_2_2_V_addr_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%input_2_0_V_load = load i32* %input_2_0_V_addr, align 4" [./layer.h:272]   --->   Operation 93 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%input_2_1_V_load = load i32* %input_2_1_V_addr, align 4" [./layer.h:272]   --->   Operation 94 'load' 'input_2_1_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%input_2_2_V_load = load i32* %input_2_2_V_addr, align 4" [./layer.h:272]   --->   Operation 95 'load' 'input_2_2_V_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (1.77ns)   --->   "%tmp_28 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %input_2_0_V_load, i32 %input_2_1_V_load, i32 %input_2_2_V_load, i2 %select_ln270)" [./layer.h:272]   --->   Operation 96 'mux' 'tmp_28' <Predicate = (!icmp_ln267)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%input_2_0_V_load_1 = load i32* %input_2_0_V_addr_3, align 4" [./layer.h:272]   --->   Operation 97 'load' 'input_2_0_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%input_2_1_V_load_1 = load i32* %input_2_1_V_addr_3, align 4" [./layer.h:272]   --->   Operation 98 'load' 'input_2_1_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%input_2_2_V_load_1 = load i32* %input_2_2_V_addr_3, align 4" [./layer.h:272]   --->   Operation 99 'load' 'input_2_2_V_load_1' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 100 [1/1] (1.77ns)   --->   "%tmp_30 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %input_2_0_V_load_1, i32 %input_2_1_V_load_1, i32 %input_2_2_V_load_1, i2 %select_ln270)" [./layer.h:272]   --->   Operation 100 'mux' 'tmp_30' <Predicate = (!icmp_ln267)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%input_2_0_V_load_2 = load i32* %input_2_0_V_addr_4, align 4" [./layer.h:272]   --->   Operation 101 'load' 'input_2_0_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%input_2_1_V_load_2 = load i32* %input_2_1_V_addr_4, align 4" [./layer.h:272]   --->   Operation 102 'load' 'input_2_1_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%input_2_2_V_load_2 = load i32* %input_2_2_V_addr_4, align 4" [./layer.h:272]   --->   Operation 103 'load' 'input_2_2_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 104 [2/2] (2.32ns)   --->   "%input_2_0_V_load_3 = load i32* %input_2_0_V_addr_5, align 4" [./layer.h:272]   --->   Operation 104 'load' 'input_2_0_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 105 [2/2] (2.32ns)   --->   "%input_2_1_V_load_3 = load i32* %input_2_1_V_addr_5, align 4" [./layer.h:272]   --->   Operation 105 'load' 'input_2_1_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 106 [2/2] (2.32ns)   --->   "%input_2_2_V_load_3 = load i32* %input_2_2_V_addr_5, align 4" [./layer.h:272]   --->   Operation 106 'load' 'input_2_2_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 107 [1/1] (1.56ns)   --->   "%add_ln269 = add i2 %select_ln270, 1" [./layer.h:269]   --->   Operation 107 'add' 'add_ln269' <Predicate = (!icmp_ln267)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i32 %tmp_27 to i54" [./layer.h:272]   --->   Operation 108 'sext' 'sext_ln1117' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %tmp_28 to i54" [./layer.h:272]   --->   Operation 109 'sext' 'sext_ln1118' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i54 %sext_ln1117, %sext_ln1118" [./layer.h:272]   --->   Operation 110 'mul' 'mul_ln1118' <Predicate = (!icmp_ln267)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %tmp_29 to i54" [./layer.h:272]   --->   Operation 111 'sext' 'sext_ln1192' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %tmp_30 to i54" [./layer.h:272]   --->   Operation 112 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i54 %sext_ln1192, %sext_ln1192_1" [./layer.h:272]   --->   Operation 113 'mul' 'mul_ln1192' <Predicate = (!icmp_ln267)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %mul_ln1118, i32 22, i32 53)" [./layer.h:272]   --->   Operation 114 'partselect' 'tmp_38' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (2.32ns)   --->   "%input_2_0_V_load_2 = load i32* %input_2_0_V_addr_4, align 4" [./layer.h:272]   --->   Operation 115 'load' 'input_2_0_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%input_2_1_V_load_2 = load i32* %input_2_1_V_addr_4, align 4" [./layer.h:272]   --->   Operation 116 'load' 'input_2_1_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%input_2_2_V_load_2 = load i32* %input_2_2_V_addr_4, align 4" [./layer.h:272]   --->   Operation 117 'load' 'input_2_2_V_load_2' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 118 [1/1] (1.77ns)   --->   "%tmp_32 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %input_2_0_V_load_2, i32 %input_2_1_V_load_2, i32 %input_2_2_V_load_2, i2 %select_ln270)" [./layer.h:272]   --->   Operation 118 'mux' 'tmp_32' <Predicate = (!icmp_ln267)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/2] (2.32ns)   --->   "%input_2_0_V_load_3 = load i32* %input_2_0_V_addr_5, align 4" [./layer.h:272]   --->   Operation 119 'load' 'input_2_0_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%input_2_1_V_load_3 = load i32* %input_2_1_V_addr_5, align 4" [./layer.h:272]   --->   Operation 120 'load' 'input_2_1_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%input_2_2_V_load_3 = load i32* %input_2_2_V_addr_5, align 4" [./layer.h:272]   --->   Operation 121 'load' 'input_2_2_V_load_3' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 122 [1/1] (1.77ns)   --->   "%tmp_34 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %input_2_0_V_load_3, i32 %input_2_1_V_load_3, i32 %input_2_2_V_load_3, i2 %select_ln270)" [./layer.h:272]   --->   Operation 122 'mux' 'tmp_34' <Predicate = (!icmp_ln267)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = call i54 @_ssdm_op_BitConcatenate.i54.i32.i22(i32 %tmp_38, i22 0)" [./layer.h:272]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.26ns)   --->   "%add_ln1192 = add i54 %shl_ln, %mul_ln1192" [./layer.h:272]   --->   Operation 124 'add' 'add_ln1192' <Predicate = (!icmp_ln267)> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %tmp_31 to i54" [./layer.h:272]   --->   Operation 125 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %tmp_32 to i54" [./layer.h:272]   --->   Operation 126 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i54 %sext_ln1192_2, %sext_ln1192_3" [./layer.h:272]   --->   Operation 127 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln267)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %add_ln1192, i32 22, i32 53)" [./layer.h:272]   --->   Operation 128 'partselect' 'tmp_39' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %tmp_33 to i54" [./layer.h:272]   --->   Operation 129 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i32 %tmp_34 to i54" [./layer.h:272]   --->   Operation 130 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i54 %sext_ln1192_4, %sext_ln1192_5" [./layer.h:272]   --->   Operation 131 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln267)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.52>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @GEMM_3D_FLOAT_LOOP_1)"   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 133 'speclooptripcount' 'empty' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str32) nounwind" [./layer.h:269]   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str32)" [./layer.h:269]   --->   Operation 135 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./layer.h:270]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i54 @_ssdm_op_BitConcatenate.i54.i32.i22(i32 %tmp_39, i22 0)" [./layer.h:272]   --->   Operation 137 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.26ns)   --->   "%add_ln1192_2 = add i54 %shl_ln728_4, %mul_ln1192_1" [./layer.h:272]   --->   Operation 138 'add' 'add_ln1192_2' <Predicate = (!icmp_ln267)> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %add_ln1192_2, i32 22, i32 53)" [./layer.h:272]   --->   Operation 139 'partselect' 'tmp_40' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i54 @_ssdm_op_BitConcatenate.i54.i32.i22(i32 %tmp_40, i22 0)" [./layer.h:272]   --->   Operation 140 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (3.26ns)   --->   "%add_ln1192_3 = add i54 %shl_ln728_5, %mul_ln1192_2" [./layer.h:272]   --->   Operation 141 'add' 'add_ln1192_3' <Predicate = (!icmp_ln267)> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %add_ln1192_3, i32 22, i32 53)" [./layer.h:272]   --->   Operation 142 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.13ns)   --->   "switch i2 %select_ln270, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [./layer.h:272]   --->   Operation 143 'switch' <Predicate = (!icmp_ln267)> <Delay = 1.13>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V620_1" [./layer.h:272]   --->   Operation 144 'store' <Predicate = (select_ln270 == 1 & trunc_ln270 == 2)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V619_1" [./layer.h:272]   --->   Operation 145 'store' <Predicate = (select_ln270 == 1 & trunc_ln270 == 1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V6_1" [./layer.h:272]   --->   Operation 146 'store' <Predicate = (select_ln270 == 1 & trunc_ln270 == 0)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V621_1" [./layer.h:272]   --->   Operation 147 'store' <Predicate = (select_ln270 == 1 & trunc_ln270 == 3)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V17_1" [./layer.h:272]   --->   Operation 148 'store' <Predicate = (select_ln270 == 0 & trunc_ln270 == 2)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V16_1" [./layer.h:272]   --->   Operation 149 'store' <Predicate = (select_ln270 == 0 & trunc_ln270 == 1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V_1" [./layer.h:272]   --->   Operation 150 'store' <Predicate = (select_ln270 == 0 & trunc_ln270 == 0)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V18_1" [./layer.h:272]   --->   Operation 151 'store' <Predicate = (select_ln270 == 0 & trunc_ln270 == 3)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V723_1" [./layer.h:272]   --->   Operation 152 'store' <Predicate = (select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 2)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V722_1" [./layer.h:272]   --->   Operation 153 'store' <Predicate = (select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 1)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V7_1" [./layer.h:272]   --->   Operation 154 'store' <Predicate = (select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 0)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "store i32 %trunc_ln708_6, i32* %output_V724_1" [./layer.h:272]   --->   Operation 155 'store' <Predicate = (select_ln270 != 0 & select_ln270 != 1 & trunc_ln270 == 3)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str32, i32 %tmp_s)" [./layer.h:273]   --->   Operation 156 'specregionend' 'empty_147' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 157 'br' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%output_V724_1_load = load i32* %output_V724_1" [./layer.h:276]   --->   Operation 158 'load' 'output_V724_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%output_V723_1_load = load i32* %output_V723_1" [./layer.h:276]   --->   Operation 159 'load' 'output_V723_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%output_V_1_load = load i32* %output_V_1" [./layer.h:276]   --->   Operation 160 'load' 'output_V_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%output_V722_1_load = load i32* %output_V722_1" [./layer.h:276]   --->   Operation 161 'load' 'output_V722_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%output_V7_1_load = load i32* %output_V7_1" [./layer.h:276]   --->   Operation 162 'load' 'output_V7_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%output_V16_1_load = load i32* %output_V16_1" [./layer.h:276]   --->   Operation 163 'load' 'output_V16_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%output_V621_1_load = load i32* %output_V621_1" [./layer.h:276]   --->   Operation 164 'load' 'output_V621_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%output_V620_1_load = load i32* %output_V620_1" [./layer.h:276]   --->   Operation 165 'load' 'output_V620_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%output_V17_1_load = load i32* %output_V17_1" [./layer.h:276]   --->   Operation 166 'load' 'output_V17_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%output_V619_1_load = load i32* %output_V619_1" [./layer.h:276]   --->   Operation 167 'load' 'output_V619_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%output_V6_1_load = load i32* %output_V6_1" [./layer.h:276]   --->   Operation 168 'load' 'output_V6_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%output_V18_1_load = load i32* %output_V18_1" [./layer.h:276]   --->   Operation 169 'load' 'output_V18_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %output_V_1_load, 0" [./layer.h:276]   --->   Operation 170 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %output_V16_1_load, 1" [./layer.h:276]   --->   Operation 171 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %output_V17_1_load, 2" [./layer.h:276]   --->   Operation 172 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %output_V18_1_load, 3" [./layer.h:276]   --->   Operation 173 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %output_V6_1_load, 4" [./layer.h:276]   --->   Operation 174 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %output_V619_1_load, 5" [./layer.h:276]   --->   Operation 175 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %output_V620_1_load, 6" [./layer.h:276]   --->   Operation 176 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %output_V621_1_load, 7" [./layer.h:276]   --->   Operation 177 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %output_V7_1_load, 8" [./layer.h:276]   --->   Operation 178 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %output_V722_1_load, 9" [./layer.h:276]   --->   Operation 179 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %output_V723_1_load, 10" [./layer.h:276]   --->   Operation 180 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %output_V724_1_load, 11" [./layer.h:276]   --->   Operation 181 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11" [./layer.h:276]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./layer.h:267) with incoming values : ('add_ln267', ./layer.h:267) [50]  (1.77 ns)

 <State 2>: 4.95ns
The critical path consists of the following:
	'phi' operation ('i_0', ./layer.h:270) with incoming values : ('select_ln270_2', ./layer.h:270) [51]  (0 ns)
	'add' operation ('i', ./layer.h:267) [57]  (1.65 ns)
	'select' operation ('select_ln270_2', ./layer.h:270) [62]  (0.98 ns)
	'getelementptr' operation ('input_2_0_V_addr', ./layer.h:272) [65]  (0 ns)
	'load' operation ('input_2_0_V_load', ./layer.h:272) on array 'input_2_0_V' [89]  (2.32 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'load' operation ('input_2_0_V_load', ./layer.h:272) on array 'input_2_0_V' [89]  (2.32 ns)
	'mux' operation ('tmp_28', ./layer.h:272) [92]  (1.77 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:272) [94]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_1', ./layer.h:272) [113]  (8.51 ns)

 <State 6>: 6.52ns
The critical path consists of the following:
	'add' operation ('add_ln1192_2', ./layer.h:272) [116]  (3.26 ns)
	'add' operation ('add_ln1192_3', ./layer.h:272) [127]  (3.26 ns)
	'store' operation ('store_ln272', ./layer.h:272) of variable 'trunc_ln708_6', ./layer.h:272 on local variable 'output_V7_1' [167]  (0 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
