#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 07 18:06:12 2015
# Process ID: 16156
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/constrs_1/imports/ZYBO_Master_xdc/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.srcs/constrs_1/imports/ZYBO_Master_xdc/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.367 ; gain = 265.918
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 469.352 ; gain = 3.246
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 124ee1ee2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 930.805 ; gain = 0.004

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 68 cells.
Phase 2 Constant Propagation | Checksum: 1ae8b4449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 930.805 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 291 unconnected nets.
INFO: [Opt 31-11] Eliminated 334 unconnected cells.
Phase 3 Sweep | Checksum: 1c0e9ddee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 930.805 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c0e9ddee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 930.805 ; gain = 0.004
Implement Debug Cores | Checksum: e533f177
Logic Optimization | Checksum: e533f177

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1c0e9ddee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 930.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 930.805 ; gain = 465.438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 930.805 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 106e27896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 930.805 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.805 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 1b99c3b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 930.805 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 1b99c3b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 1b99c3b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: ef6a5c6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e3f894cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1c5c7cac9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 2.2.1 Place Init Design | Checksum: 2501ced33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 2.2 Build Placer Netlist Model | Checksum: 2501ced33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 2501ced33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 2.3 Constrain Clocks/Macros | Checksum: 2501ced33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 2 Placer Initialization | Checksum: 2501ced33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2674e4ee4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2674e4ee4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 125e1f1e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a033c401

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1a033c401

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1501e6f50

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 16e9cac4a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 4.6 Small Shape Detail Placement | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 4 Detail Placement | Checksum: 1d594dadb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1782fdf40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1782fdf40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.803. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 5.2.2 Post Placement Optimization | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 5.2 Post Commit Optimization | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 5.5 Placer Reporting | Checksum: 1c8923ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b2513044

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b2513044

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
Ending Placer Task | Checksum: 11d56fc60

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 942.387 ; gain = 11.582
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 942.387 ; gain = 11.582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 942.387 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 942.387 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 942.387 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 942.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8210ec35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 977.645 ; gain = 35.258

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8210ec35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 980.277 ; gain = 37.891

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8210ec35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 987.645 ; gain = 45.258
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16f963609

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 996.828 ; gain = 54.441
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.811  | TNS=0.000  | WHS=-0.188 | THS=-23.263|

Phase 2 Router Initialization | Checksum: 182704fb4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12cb3ba63

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 147951185

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 996.988 ; gain = 54.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.307  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 200294fd2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X8Y51/IMUX_L12
Overlapping nets: 2
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_7_n_0
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[5]
2. INT_L_X6Y52/IMUX_L10
Overlapping nets: 2
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[7]
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9_n_0
3. INT_L_X8Y51/IMUX_L46
Overlapping nets: 2
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_7_n_0
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[6]
4. INT_L_X6Y51/EE2BEG3
Overlapping nets: 2
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[7]
	design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[6]

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 23f34bd11

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 996.988 ; gain = 54.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.728  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ed4fc2f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602
Phase 4 Rip-up And Reroute | Checksum: 19ed4fc2f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 242c3f089

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.877  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 242c3f089

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 242c3f089

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602
Phase 5 Delay and Skew Optimization | Checksum: 242c3f089

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 243d629f2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.877  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c0c8b158

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.488457 %
  Global Horizontal Routing Utilization  = 0.670496 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 218c1b6b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 218c1b6b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17579944d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.877  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17579944d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 996.988 ; gain = 54.602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 996.988 ; gain = 54.602
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.527 . Memory (MB): peak = 996.988 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1322.633 ; gain = 312.141
INFO: [Common 17-206] Exiting Vivado at Mon Dec 07 18:07:51 2015...
