<stg><name>myFuncAccel4</name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="2" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="29" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_15), !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_14), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_13), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_12), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_11), !map !61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_10), !map !67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_9), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_8), !map !79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_7), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_6), !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_5), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_4), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_3), !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_2), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_1), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_0), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader51.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(float %threshold), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.preheader51.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i128* %data1_V), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.preheader51.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i128* %data_out_V), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader51.preheader:21  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:22  %threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold)

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:23  %size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader51.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader51.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader51.preheader:26  call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
.preheader51.preheader:27  call void (...)* @_ssdm_op_SpecInterface(float* %data0_0, float* %data0_1, float* %data0_2, float* %data0_3, float* %data0_4, float* %data0_5, float* %data0_6, float* %data0_7, float* %data0_8, float* %data0_9, float* %data0_10, float* %data0_11, float* %data0_12, float* %data0_13, float* %data0_14, float* %data0_15, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader51.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i128* %data1_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader51.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i128* %data_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:30  %data0_0_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_0)

]]></Node>
<StgValue><ssdm name="data0_0_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:31  %data0_1_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_1)

]]></Node>
<StgValue><ssdm name="data0_1_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:32  %data0_2_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_2)

]]></Node>
<StgValue><ssdm name="data0_2_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:33  %data0_3_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_3)

]]></Node>
<StgValue><ssdm name="data0_3_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:34  %data0_4_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_4)

]]></Node>
<StgValue><ssdm name="data0_4_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:35  %data0_5_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_5)

]]></Node>
<StgValue><ssdm name="data0_5_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:36  %data0_6_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_6)

]]></Node>
<StgValue><ssdm name="data0_6_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:37  %data0_7_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_7)

]]></Node>
<StgValue><ssdm name="data0_7_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:38  %data0_8_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_8)

]]></Node>
<StgValue><ssdm name="data0_8_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:39  %data0_9_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_9)

]]></Node>
<StgValue><ssdm name="data0_9_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:40  %data0_10_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_10)

]]></Node>
<StgValue><ssdm name="data0_10_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:41  %data0_11_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_11)

]]></Node>
<StgValue><ssdm name="data0_11_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:42  %data0_12_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_12)

]]></Node>
<StgValue><ssdm name="data0_12_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:43  %data0_13_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_13)

]]></Node>
<StgValue><ssdm name="data0_13_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:44  %data0_14_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_14)

]]></Node>
<StgValue><ssdm name="data0_14_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51.preheader:45  %data0_15_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_15)

]]></Node>
<StgValue><ssdm name="data0_15_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.preheader51.preheader:46  %bitcast_ln72_1 = bitcast float %threshold_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln72_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="32">
<![CDATA[
.preheader51.preheader:47  %trunc_ln72 = trunc i32 %bitcast_ln72_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader51.preheader:48  %icmp_ln72_3 = icmp eq i23 %trunc_ln72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:49  br label %.preheader51

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader51:0  %i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51:1  %icmp_ln45 = icmp eq i32 %i_1, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader51:2  %i = add i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:3  br i1 %icmp_ln45, label %0, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_1:3  %p_Val2_s = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %data1_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="128">
<![CDATA[
hls_label_1:4  %trunc_ln681 = trunc i128 %p_Val2_s to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:5  %bitcast_ln56 = bitcast i32 %trunc_ln681 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln56"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:6  %p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:8  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:10  %p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:12  %tmp_2 = fmul float %data0_0_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:23  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:27  %icmp_ln72_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:28  %or_ln72_1 = or i1 %icmp_ln72_3, %icmp_ln72_2

]]></Node>
<StgValue><ssdm name="or_ln72_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:33  %tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:51  %tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:69  %tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:12  %tmp_2 = fmul float %data0_0_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:33  %tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:51  %tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:69  %tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:12  %tmp_2 = fmul float %data0_0_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:33  %tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:51  %tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:69  %tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:12  %tmp_2 = fmul float %data0_0_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:33  %tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:51  %tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:69  %tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %tmp_3 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:34  %tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:52  %tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:70  %tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:7  %bitcast_ln56_1 = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln56_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %tmp_3 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:14  %tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:34  %tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:35  %tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:52  %tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:53  %tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:70  %tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:71  %tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_3_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %tmp_3 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:14  %tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:34  %tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:35  %tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:52  %tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:53  %tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:70  %tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:71  %tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_3_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %tmp_3 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:14  %tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:34  %tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:35  %tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:52  %tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:53  %tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:70  %tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:71  %tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_3_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %tmp_3 = fadd float %tmp_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:14  %tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:34  %tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:35  %tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:52  %tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:53  %tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:70  %tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:71  %tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1

]]></Node>
<StgValue><ssdm name="tmp_2_3_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:15  %tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:9  %bitcast_ln56_2 = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln56_2"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:15  %tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:16  %tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:37  %tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:55  %tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:73  %tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:15  %tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:16  %tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:37  %tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:55  %tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:73  %tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:15  %tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:16  %tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:37  %tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:55  %tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:73  %tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="176" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:15  %tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:16  %tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:37  %tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:55  %tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_3_1"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:73  %tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2

]]></Node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:17  %tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:56  %tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:74  %tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:11  %bitcast_ln56_3 = bitcast i32 %p_Result_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln56_3"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:17  %tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_0_3"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:39  %tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:56  %tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:57  %tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:74  %tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:75  %tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_3_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="197" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:17  %tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_0_3"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:39  %tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:56  %tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:57  %tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:74  %tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:75  %tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_3_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:17  %tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_0_3"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:39  %tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:56  %tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:57  %tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:74  %tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:75  %tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_3_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="213" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:17  %tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_0_3"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:39  %tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:56  %tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:57  %tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:74  %tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_3_2"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:75  %tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3

]]></Node>
<StgValue><ssdm name="tmp_2_3_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="221" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:19  %tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:40  %tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:58  %tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:76  %tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:19  %tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:40  %tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:58  %tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:76  %tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:19  %tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:40  %tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:58  %tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:76  %tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:19  %tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:40  %tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:58  %tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:76  %tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:19  %tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3

]]></Node>
<StgValue><ssdm name="tmp_3_0_3"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:40  %tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_3_1_3"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:58  %tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_3_2_3"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:76  %tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_3_3_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="241" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:30  %tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:48  %tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:66  %tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:84  %tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:20  %bitcast_ln72 = bitcast float %tmp_3_0_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:21  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="23" op_0_bw="32">
<![CDATA[
hls_label_1:22  %trunc_ln72_1 = trunc i32 %bitcast_ln72 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln72_1"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:24  %icmp_ln72 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:25  %icmp_ln72_1 = icmp eq i23 %trunc_ln72_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_1"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:26  %or_ln72 = or i1 %icmp_ln72_1, %icmp_ln72

]]></Node>
<StgValue><ssdm name="or_ln72"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:29  %and_ln72 = and i1 %or_ln72, %or_ln72_1

]]></Node>
<StgValue><ssdm name="and_ln72"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:30  %tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:31  %and_ln72_1 = and i1 %and_ln72, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln72_1"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:32  %zext_ln68 = zext i1 %and_ln72_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:41  %bitcast_ln72_2 = bitcast float %tmp_3_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln72_2"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:42  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="32">
<![CDATA[
hls_label_1:43  %trunc_ln72_2 = trunc i32 %bitcast_ln72_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln72_2"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:44  %icmp_ln72_4 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72_4"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:45  %icmp_ln72_5 = icmp eq i23 %trunc_ln72_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_5"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:46  %or_ln72_2 = or i1 %icmp_ln72_5, %icmp_ln72_4

]]></Node>
<StgValue><ssdm name="or_ln72_2"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:47  %and_ln72_2 = and i1 %or_ln72_2, %or_ln72_1

]]></Node>
<StgValue><ssdm name="and_ln72_2"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:48  %tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:49  %and_ln72_3 = and i1 %and_ln72_2, %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln72_3"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:50  %zext_ln68_1 = zext i1 %and_ln72_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:59  %bitcast_ln72_3 = bitcast float %tmp_3_2_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln72_3"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:60  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="32">
<![CDATA[
hls_label_1:61  %trunc_ln72_3 = trunc i32 %bitcast_ln72_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln72_3"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:62  %icmp_ln72_6 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72_6"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:63  %icmp_ln72_7 = icmp eq i23 %trunc_ln72_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_7"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:64  %or_ln72_3 = or i1 %icmp_ln72_7, %icmp_ln72_6

]]></Node>
<StgValue><ssdm name="or_ln72_3"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:65  %and_ln72_4 = and i1 %or_ln72_3, %or_ln72_1

]]></Node>
<StgValue><ssdm name="and_ln72_4"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:66  %tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:67  %and_ln72_5 = and i1 %and_ln72_4, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln72_5"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:68  %zext_ln68_2 = zext i1 %and_ln72_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
hls_label_1:77  %bitcast_ln72_4 = bitcast float %tmp_3_3_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln72_4"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:78  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="32">
<![CDATA[
hls_label_1:79  %trunc_ln72_4 = trunc i32 %bitcast_ln72_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln72_4"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:80  %icmp_ln72_8 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln72_8"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:81  %icmp_ln72_9 = icmp eq i23 %trunc_ln72_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln72_9"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:82  %or_ln72_4 = or i1 %icmp_ln72_9, %icmp_ln72_8

]]></Node>
<StgValue><ssdm name="or_ln72_4"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:83  %and_ln72_6 = and i1 %or_ln72_4, %or_ln72_1

]]></Node>
<StgValue><ssdm name="and_ln72_6"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:84  %tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:85  %and_ln72_7 = and i1 %and_ln72_6, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln72_7"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1">
<![CDATA[
hls_label_1:86  %zext_ln72 = zext i1 %and_ln72_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1:87  %add_ln72 = add i2 %zext_ln68_1, %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1:89  %add_ln72_1 = add i2 %zext_ln68_2, %zext_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1:88  %zext_ln72_1 = zext i2 %add_ln72 to i3

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1:90  %zext_ln72_2 = zext i2 %add_ln72_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:91  %add_ln72_2 = add i3 %zext_ln72_2, %zext_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:92  %icmp_ln78 = icmp eq i3 %add_ln72_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:93  %select_ln79 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:94  %select_ln79_1 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_2

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:95  %select_ln79_2 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_3

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:96  %select_ln79_3 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_4

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_1:97  %p_Result_2_3 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %select_ln79_3, i32 %select_ln79_2, i32 %select_ln79_1, i32 %select_ln79)

]]></Node>
<StgValue><ssdm name="p_Result_2_3"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_1:98  call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="297" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1000, i32 1000, i32 1000, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
hls_label_1:98  call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:99  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:100  br label %.preheader51

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
