# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "27fd088c"
attribute \hdlname "\\lut6x2"
attribute \top 1
attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:18.1-69.10"
module \lut6x2
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:26.8-26.17"
  wire \<const1>
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.43-10.45"
  wire \LUT6_2_inst.I0
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.47-10.49"
  wire \LUT6_2_inst.I1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.51-10.53"
  wire \LUT6_2_inst.I2
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.55-10.57"
  wire \LUT6_2_inst.I3
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.59-10.61"
  wire \LUT6_2_inst.I4
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.63-10.65"
  wire \LUT6_2_inst.I5
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.33-10.35"
  wire \LUT6_2_inst.O5
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.22-10.24"
  wire \LUT6_2_inst.O6
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:22.14-22.15"
  wire width 5 input 1 \a
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:28.13-28.19"
  wire width 5 \a_IBUF
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:23.10-23.12"
  wire output 2 \q1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:30.8-30.15"
  wire \q1_OBUF
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:24.10-24.12"
  wire output 3 \q2
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:32.8-32.15"
  wire \q2_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:20.30-26.14"
  cell \LUT5 \LUT6_2_inst.LUT5
    parameter \INIT 32'10010110011010010110100110010110
    connect \I0 \a_IBUF [0]
    connect \I1 \a_IBUF [1]
    connect \I2 \a_IBUF [2]
    connect \I3 \a_IBUF [3]
    connect \I4 \a_IBUF [4]
    connect \O \q1_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:37.5-45.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:12.24-19.14"
  cell \LUT6 \LUT6_2_inst.LUT6
    parameter \INIT 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \I0 \a_IBUF [0]
    connect \I1 \a_IBUF [1]
    connect \I2 \a_IBUF [2]
    connect \I3 \a_IBUF [3]
    connect \I4 \a_IBUF [4]
    connect \I5 \<const1>
    connect \O \q2_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:46.7-47.24"
  cell \VCC \VCC
    connect \P \<const1>
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:48.8-50.23"
  cell \IBUF \a_IBUF[0]_inst
    connect \I \a [0]
    connect \O \a_IBUF [0]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:51.8-53.23"
  cell \IBUF \a_IBUF[1]_inst
    connect \I \a [1]
    connect \O \a_IBUF [1]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:54.8-56.23"
  cell \IBUF \a_IBUF[2]_inst
    connect \I \a [2]
    connect \O \a_IBUF [2]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:57.8-59.23"
  cell \IBUF \a_IBUF[3]_inst
    connect \I \a [3]
    connect \O \a_IBUF [3]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:60.8-62.23"
  cell \IBUF \a_IBUF[4]_inst
    connect \I \a [4]
    connect \O \a_IBUF [4]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:63.8-65.16"
  cell \OBUF \q1_OBUF_inst
    connect \I \q1_OBUF
    connect \O \q1
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_lut5s/outputs_vivado_xilinx_7/netlist.v:66.8-68.16"
  cell \OBUF \q2_OBUF_inst
    connect \I \q2_OBUF
    connect \O \q2
  end
end
